mbed library sources for airmote
Fork of mbed-src by
targets/cmsis/TARGET_RENESAS/TARGET_RZ_A1H/mmu_Renesas_RZ_A1.c@482:d9a48e768ce0, 2015-02-27 (annotated)
- Committer:
- mbed_official
- Date:
- Fri Feb 27 10:00:08 2015 +0000
- Revision:
- 482:d9a48e768ce0
- Parent:
- 409:a95c696104d3
Synchronized with git revision 43d7f387ec8e6fef8c03cb5e3a74f7b1596c8f8c
Full URL: https://github.com/mbedmicro/mbed/commit/43d7f387ec8e6fef8c03cb5e3a74f7b1596c8f8c/
RZ/A1H - Modify to support GCC and Fix some bugs of driver.
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
mbed_official | 390:35c2c1cf29cd | 1 | /**************************************************************************//** |
mbed_official | 390:35c2c1cf29cd | 2 | * @file mmu_Renesas_RZ_A1.c |
mbed_official | 390:35c2c1cf29cd | 3 | * @brief MMU Startup File for |
mbed_official | 390:35c2c1cf29cd | 4 | * mmu_Renesas_RZ_A1 Device Series |
mbed_official | 390:35c2c1cf29cd | 5 | * @version V1.01 |
mbed_official | 390:35c2c1cf29cd | 6 | * @date 2 Aug 2013 |
mbed_official | 390:35c2c1cf29cd | 7 | * |
mbed_official | 390:35c2c1cf29cd | 8 | * @note |
mbed_official | 390:35c2c1cf29cd | 9 | * |
mbed_official | 390:35c2c1cf29cd | 10 | ******************************************************************************/ |
mbed_official | 390:35c2c1cf29cd | 11 | /* Copyright (c) 2011 - 2013 ARM LIMITED |
mbed_official | 390:35c2c1cf29cd | 12 | |
mbed_official | 390:35c2c1cf29cd | 13 | All rights reserved. |
mbed_official | 390:35c2c1cf29cd | 14 | Redistribution and use in source and binary forms, with or without |
mbed_official | 390:35c2c1cf29cd | 15 | modification, are permitted provided that the following conditions are met: |
mbed_official | 390:35c2c1cf29cd | 16 | - Redistributions of source code must retain the above copyright |
mbed_official | 390:35c2c1cf29cd | 17 | notice, this list of conditions and the following disclaimer. |
mbed_official | 390:35c2c1cf29cd | 18 | - Redistributions in binary form must reproduce the above copyright |
mbed_official | 390:35c2c1cf29cd | 19 | notice, this list of conditions and the following disclaimer in the |
mbed_official | 390:35c2c1cf29cd | 20 | documentation and/or other materials provided with the distribution. |
mbed_official | 390:35c2c1cf29cd | 21 | - Neither the name of ARM nor the names of its contributors may be used |
mbed_official | 390:35c2c1cf29cd | 22 | to endorse or promote products derived from this software without |
mbed_official | 390:35c2c1cf29cd | 23 | specific prior written permission. |
mbed_official | 390:35c2c1cf29cd | 24 | * |
mbed_official | 390:35c2c1cf29cd | 25 | THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
mbed_official | 390:35c2c1cf29cd | 26 | AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
mbed_official | 390:35c2c1cf29cd | 27 | IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
mbed_official | 390:35c2c1cf29cd | 28 | ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE |
mbed_official | 390:35c2c1cf29cd | 29 | LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
mbed_official | 390:35c2c1cf29cd | 30 | CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
mbed_official | 390:35c2c1cf29cd | 31 | SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS |
mbed_official | 390:35c2c1cf29cd | 32 | INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN |
mbed_official | 390:35c2c1cf29cd | 33 | CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) |
mbed_official | 390:35c2c1cf29cd | 34 | ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
mbed_official | 390:35c2c1cf29cd | 35 | POSSIBILITY OF SUCH DAMAGE. |
mbed_official | 390:35c2c1cf29cd | 36 | ---------------------------------------------------------------------------*/ |
mbed_official | 390:35c2c1cf29cd | 37 | |
mbed_official | 390:35c2c1cf29cd | 38 | |
mbed_official | 390:35c2c1cf29cd | 39 | #define Renesas_RZ_A1_SPI_MIO_BASE (0x3fe00000UL) /*!< (SPI_MIO ) Base Address */ |
mbed_official | 390:35c2c1cf29cd | 40 | #define Renesas_RZ_A1_BSC_BASE (0x3ff00000UL) /*!< (BSC ) Base Address */ |
mbed_official | 390:35c2c1cf29cd | 41 | #define Renesas_RZ_A1_PERIPH_BASE0 (0xe8000000UL) /*!< (PERIPH0 ) Base Address */ |
mbed_official | 390:35c2c1cf29cd | 42 | #define Renesas_RZ_A1_PERIPH_BASE1 (0xfcf00000UL) /*!< (PERIPH1 ) Base Address */ |
mbed_official | 390:35c2c1cf29cd | 43 | // L1 Cache info and restrictions about architecture of the caches (CCSIR register): |
mbed_official | 390:35c2c1cf29cd | 44 | // Write-Through support *not* available |
mbed_official | 390:35c2c1cf29cd | 45 | // Write-Back support available. |
mbed_official | 390:35c2c1cf29cd | 46 | // Read allocation support available. |
mbed_official | 390:35c2c1cf29cd | 47 | // Write allocation support available. |
mbed_official | 390:35c2c1cf29cd | 48 | |
mbed_official | 390:35c2c1cf29cd | 49 | //Note: You should use the Shareable attribute carefully. |
mbed_official | 390:35c2c1cf29cd | 50 | //For cores without coherency logic (such as SCU) marking a region as shareable forces the processor to not cache that region regardless the inner cache settings. |
mbed_official | 390:35c2c1cf29cd | 51 | //CA9-RTX uses LDREX/STREX instructions relying on Local monitors. Local monitors will be used only when the region gets cached, regions that are not cached will use the Global Monitor. |
mbed_official | 390:35c2c1cf29cd | 52 | //Some A9 implementations does not include Global Monitors, so wrongly setting the attribute Shareable may cause STREX to fail. |
mbed_official | 390:35c2c1cf29cd | 53 | |
mbed_official | 390:35c2c1cf29cd | 54 | //Recall: When the Shareable attribute is applied to a memory region that is not Write-Back, Normal memory, data held in this region is treated as Non-cacheable. |
mbed_official | 390:35c2c1cf29cd | 55 | //When SMP bit = 0, Inner WB/WA Cacheable Shareable attributes are treated as Non-cacheable. |
mbed_official | 390:35c2c1cf29cd | 56 | //When SMP bit = 1, Inner WB/WA Cacheable Shareable attributes are treated as Cacheable. |
mbed_official | 390:35c2c1cf29cd | 57 | |
mbed_official | 390:35c2c1cf29cd | 58 | |
mbed_official | 390:35c2c1cf29cd | 59 | //Following MMU configuration is expected |
mbed_official | 390:35c2c1cf29cd | 60 | //SCTLR.AFE == 1 (Simplified access permissions model - AP[2:1] define access permissions, AP[0] is an access flag) |
mbed_official | 390:35c2c1cf29cd | 61 | //SCTLR.TRE == 0 (TEX remap disabled, so memory type and attributes are described directly by bits in the descriptor) |
mbed_official | 390:35c2c1cf29cd | 62 | //Domain 0 is always the Client domain |
mbed_official | 390:35c2c1cf29cd | 63 | //Descriptors place all memory in domain 0 |
mbed_official | 390:35c2c1cf29cd | 64 | //There are no restrictions by privilege level (PL0 can access all memory) |
mbed_official | 390:35c2c1cf29cd | 65 | |
mbed_official | 390:35c2c1cf29cd | 66 | #include <stdint.h> |
mbed_official | 390:35c2c1cf29cd | 67 | #include "MBRZA1H.h" |
mbed_official | 390:35c2c1cf29cd | 68 | |
mbed_official | 390:35c2c1cf29cd | 69 | //Import symbols from linker |
mbed_official | 390:35c2c1cf29cd | 70 | extern uint32_t Image$$VECTORS$$Base; |
mbed_official | 390:35c2c1cf29cd | 71 | extern uint32_t Image$$RO_DATA$$Base; |
mbed_official | 390:35c2c1cf29cd | 72 | extern uint32_t Image$$RW_DATA$$Base; |
mbed_official | 390:35c2c1cf29cd | 73 | extern uint32_t Image$$ZI_DATA$$Base; |
mbed_official | 390:35c2c1cf29cd | 74 | extern uint32_t Image$$TTB$$ZI$$Base; |
mbed_official | 482:d9a48e768ce0 | 75 | #if defined( __CC_ARM ) |
mbed_official | 482:d9a48e768ce0 | 76 | #else |
mbed_official | 482:d9a48e768ce0 | 77 | extern uint32_t Image$$RW_DATA_NC$$Base; |
mbed_official | 482:d9a48e768ce0 | 78 | extern uint32_t Image$$ZI_DATA_NC$$Base; |
mbed_official | 482:d9a48e768ce0 | 79 | #endif |
mbed_official | 390:35c2c1cf29cd | 80 | |
mbed_official | 409:a95c696104d3 | 81 | extern uint32_t Image$$VECTORS$$Limit; |
mbed_official | 409:a95c696104d3 | 82 | extern uint32_t Image$$RO_DATA$$Limit; |
mbed_official | 409:a95c696104d3 | 83 | extern uint32_t Image$$RW_DATA$$Limit; |
mbed_official | 409:a95c696104d3 | 84 | extern uint32_t Image$$ZI_DATA$$Limit; |
mbed_official | 482:d9a48e768ce0 | 85 | #if defined( __CC_ARM ) |
mbed_official | 482:d9a48e768ce0 | 86 | #else |
mbed_official | 482:d9a48e768ce0 | 87 | extern uint32_t Image$$RW_DATA_NC$$Limit; |
mbed_official | 482:d9a48e768ce0 | 88 | extern uint32_t Image$$ZI_DATA_NC$$Limit; |
mbed_official | 482:d9a48e768ce0 | 89 | #endif |
mbed_official | 409:a95c696104d3 | 90 | |
mbed_official | 482:d9a48e768ce0 | 91 | #define VECTORS_SIZE (((uint32_t)&Image$$VECTORS$$Limit >> 20) - ((uint32_t)&Image$$VECTORS$$Base >> 20) + 1) |
mbed_official | 482:d9a48e768ce0 | 92 | #define RO_DATA_SIZE (((uint32_t)&Image$$RO_DATA$$Limit >> 20) - ((uint32_t)&Image$$RO_DATA$$Base >> 20) + 1) |
mbed_official | 482:d9a48e768ce0 | 93 | #define RW_DATA_SIZE (((uint32_t)&Image$$RW_DATA$$Limit >> 20) - ((uint32_t)&Image$$RW_DATA$$Base >> 20) + 1) |
mbed_official | 482:d9a48e768ce0 | 94 | #define ZI_DATA_SIZE (((uint32_t)&Image$$ZI_DATA$$Limit >> 20) - ((uint32_t)&Image$$ZI_DATA$$Base >> 20) + 1) |
mbed_official | 482:d9a48e768ce0 | 95 | #if defined( __CC_ARM ) |
mbed_official | 482:d9a48e768ce0 | 96 | #else |
mbed_official | 482:d9a48e768ce0 | 97 | #define RW_DATA_NC_SIZE (((uint32_t)&Image$$RW_DATA_NC$$Limit >> 20) - ((uint32_t)&Image$$RW_DATA_NC$$Base >> 20) + 1) |
mbed_official | 482:d9a48e768ce0 | 98 | #define ZI_DATA_NC_SIZE (((uint32_t)&Image$$ZI_DATA_NC$$Limit >> 20) - ((uint32_t)&Image$$ZI_DATA_NC$$Base >> 20) + 1) |
mbed_official | 482:d9a48e768ce0 | 99 | #endif |
mbed_official | 409:a95c696104d3 | 100 | |
mbed_official | 390:35c2c1cf29cd | 101 | static uint32_t Sect_Normal; //outer & inner wb/wa, non-shareable, executable, rw, domain 0, base addr 0 |
mbed_official | 390:35c2c1cf29cd | 102 | static uint32_t Sect_Normal_NC; //non-shareable, non-executable, rw, domain 0, base addr 0 |
mbed_official | 390:35c2c1cf29cd | 103 | static uint32_t Sect_Normal_Cod; //outer & inner wb/wa, non-shareable, executable, ro, domain 0, base addr 0 |
mbed_official | 390:35c2c1cf29cd | 104 | static uint32_t Sect_Normal_RO; //as Sect_Normal_Cod, but not executable |
mbed_official | 390:35c2c1cf29cd | 105 | static uint32_t Sect_Normal_RW; //as Sect_Normal_Cod, but writeable and not executable |
mbed_official | 390:35c2c1cf29cd | 106 | static uint32_t Sect_Device_RO; //device, non-shareable, non-executable, ro, domain 0, base addr 0 |
mbed_official | 390:35c2c1cf29cd | 107 | static uint32_t Sect_Device_RW; //as Sect_Device_RO, but writeable |
mbed_official | 390:35c2c1cf29cd | 108 | |
mbed_official | 390:35c2c1cf29cd | 109 | /* Define global descriptors */ |
mbed_official | 390:35c2c1cf29cd | 110 | static uint32_t Page_L1_4k = 0x0; //generic |
mbed_official | 390:35c2c1cf29cd | 111 | static uint32_t Page_L1_64k = 0x0; //generic |
mbed_official | 390:35c2c1cf29cd | 112 | static uint32_t Page_4k_Device_RW; //Shared device, not executable, rw, domain 0 |
mbed_official | 390:35c2c1cf29cd | 113 | static uint32_t Page_64k_Device_RW; //Shared device, not executable, rw, domain 0 |
mbed_official | 390:35c2c1cf29cd | 114 | |
mbed_official | 390:35c2c1cf29cd | 115 | void create_translation_table(void) |
mbed_official | 390:35c2c1cf29cd | 116 | { |
mbed_official | 390:35c2c1cf29cd | 117 | mmu_region_attributes_Type region; |
mbed_official | 390:35c2c1cf29cd | 118 | |
mbed_official | 390:35c2c1cf29cd | 119 | /* |
mbed_official | 390:35c2c1cf29cd | 120 | * Generate descriptors. Refer to MBRZA1H.h to get information about attributes |
mbed_official | 390:35c2c1cf29cd | 121 | * |
mbed_official | 390:35c2c1cf29cd | 122 | */ |
mbed_official | 390:35c2c1cf29cd | 123 | //Create descriptors for Vectors, RO, RW, ZI sections |
mbed_official | 390:35c2c1cf29cd | 124 | section_normal(Sect_Normal, region); |
mbed_official | 390:35c2c1cf29cd | 125 | section_normal_cod(Sect_Normal_Cod, region); |
mbed_official | 390:35c2c1cf29cd | 126 | section_normal_ro(Sect_Normal_RO, region); |
mbed_official | 390:35c2c1cf29cd | 127 | section_normal_rw(Sect_Normal_RW, region); |
mbed_official | 390:35c2c1cf29cd | 128 | //Create descriptors for peripherals |
mbed_official | 390:35c2c1cf29cd | 129 | section_device_ro(Sect_Device_RO, region); |
mbed_official | 390:35c2c1cf29cd | 130 | section_device_rw(Sect_Device_RW, region); |
mbed_official | 390:35c2c1cf29cd | 131 | section_normal_nc(Sect_Normal_NC, region); |
mbed_official | 390:35c2c1cf29cd | 132 | //Create descriptors for 64k pages |
mbed_official | 390:35c2c1cf29cd | 133 | page64k_device_rw(Page_L1_64k, Page_64k_Device_RW, region); |
mbed_official | 390:35c2c1cf29cd | 134 | //Create descriptors for 4k pages |
mbed_official | 390:35c2c1cf29cd | 135 | page4k_device_rw(Page_L1_4k, Page_4k_Device_RW, region); |
mbed_official | 390:35c2c1cf29cd | 136 | |
mbed_official | 390:35c2c1cf29cd | 137 | /* |
mbed_official | 390:35c2c1cf29cd | 138 | * Define MMU flat-map regions and attributes |
mbed_official | 390:35c2c1cf29cd | 139 | * |
mbed_official | 390:35c2c1cf29cd | 140 | */ |
mbed_official | 390:35c2c1cf29cd | 141 | |
mbed_official | 390:35c2c1cf29cd | 142 | //Create 4GB of faulting entries |
mbed_official | 390:35c2c1cf29cd | 143 | __TTSection (&Image$$TTB$$ZI$$Base, 0, 4096, DESCRIPTOR_FAULT); |
mbed_official | 390:35c2c1cf29cd | 144 | |
mbed_official | 390:35c2c1cf29cd | 145 | // R7S72100 memory map. |
mbed_official | 390:35c2c1cf29cd | 146 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_NORFLASH_BASE0 , 64, Sect_Normal_RO); |
mbed_official | 390:35c2c1cf29cd | 147 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_NORFLASH_BASE1 , 64, Sect_Normal_RO); |
mbed_official | 390:35c2c1cf29cd | 148 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_SDRAM_BASE0 , 64, Sect_Normal_RW); |
mbed_official | 390:35c2c1cf29cd | 149 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_SDRAM_BASE1 , 64, Sect_Normal_RW); |
mbed_official | 390:35c2c1cf29cd | 150 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_USER_AREA0 , 64, Sect_Normal_RW); |
mbed_official | 390:35c2c1cf29cd | 151 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_USER_AREA1 , 64, Sect_Normal_RW); |
mbed_official | 390:35c2c1cf29cd | 152 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_SPI_IO0 , 64, Sect_Normal_RO); |
mbed_official | 390:35c2c1cf29cd | 153 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_SPI_IO1 , 64, Sect_Normal_RO); |
mbed_official | 390:35c2c1cf29cd | 154 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_ONCHIP_SRAM_BASE , 10, Sect_Normal_RW); |
mbed_official | 390:35c2c1cf29cd | 155 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_SPI_MIO_BASE , 1, Sect_Device_RW); |
mbed_official | 390:35c2c1cf29cd | 156 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_BSC_BASE , 1, Sect_Device_RW); |
mbed_official | 390:35c2c1cf29cd | 157 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_PERIPH_BASE0 , 3, Sect_Device_RW); |
mbed_official | 390:35c2c1cf29cd | 158 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_PERIPH_BASE1 , 49, Sect_Device_RW); |
mbed_official | 390:35c2c1cf29cd | 159 | |
mbed_official | 390:35c2c1cf29cd | 160 | //Define Image |
mbed_official | 409:a95c696104d3 | 161 | __TTSection (&Image$$TTB$$ZI$$Base, (uint32_t)&Image$$RO_DATA$$Base, RO_DATA_SIZE, Sect_Normal_RO); |
mbed_official | 409:a95c696104d3 | 162 | __TTSection (&Image$$TTB$$ZI$$Base, (uint32_t)&Image$$VECTORS$$Base, VECTORS_SIZE, Sect_Normal_Cod); |
mbed_official | 409:a95c696104d3 | 163 | __TTSection (&Image$$TTB$$ZI$$Base, (uint32_t)&Image$$RW_DATA$$Base, RW_DATA_SIZE, Sect_Normal_RW); |
mbed_official | 409:a95c696104d3 | 164 | __TTSection (&Image$$TTB$$ZI$$Base, (uint32_t)&Image$$ZI_DATA$$Base, ZI_DATA_SIZE, Sect_Normal_RW); |
mbed_official | 482:d9a48e768ce0 | 165 | #if defined( __CC_ARM ) |
mbed_official | 409:a95c696104d3 | 166 | __TTSection (&Image$$TTB$$ZI$$Base, Renesas_RZ_A1_ONCHIP_SRAM_NC_BASE, 10, Sect_Normal_NC); |
mbed_official | 482:d9a48e768ce0 | 167 | #else |
mbed_official | 482:d9a48e768ce0 | 168 | __TTSection (&Image$$TTB$$ZI$$Base, (uint32_t)&Image$$RW_DATA_NC$$Base, RW_DATA_NC_SIZE, Sect_Normal_NC); |
mbed_official | 482:d9a48e768ce0 | 169 | __TTSection (&Image$$TTB$$ZI$$Base, (uint32_t)&Image$$ZI_DATA_NC$$Base, ZI_DATA_NC_SIZE, Sect_Normal_NC); |
mbed_official | 482:d9a48e768ce0 | 170 | #endif |
mbed_official | 390:35c2c1cf29cd | 171 | |
mbed_official | 390:35c2c1cf29cd | 172 | /* Set location of level 1 page table |
mbed_official | 390:35c2c1cf29cd | 173 | ; 31:14 - Translation table base addr (31:14-TTBCR.N, TTBCR.N is 0 out of reset) |
mbed_official | 390:35c2c1cf29cd | 174 | ; 13:7 - 0x0 |
mbed_official | 390:35c2c1cf29cd | 175 | ; 6 - IRGN[0] 0x0 (Inner WB WA) |
mbed_official | 390:35c2c1cf29cd | 176 | ; 5 - NOS 0x0 (Non-shared) |
mbed_official | 390:35c2c1cf29cd | 177 | ; 4:3 - RGN 0x1 (Outer WB WA) |
mbed_official | 390:35c2c1cf29cd | 178 | ; 2 - IMP 0x0 (Implementation Defined) |
mbed_official | 390:35c2c1cf29cd | 179 | ; 1 - S 0x0 (Non-shared) |
mbed_official | 390:35c2c1cf29cd | 180 | ; 0 - IRGN[1] 0x1 (Inner WB WA) */ |
mbed_official | 390:35c2c1cf29cd | 181 | __set_TTBR0(((uint32_t)&Image$$TTB$$ZI$$Base) | 9); |
mbed_official | 390:35c2c1cf29cd | 182 | |
mbed_official | 390:35c2c1cf29cd | 183 | /* Set up domain access control register |
mbed_official | 390:35c2c1cf29cd | 184 | ; We set domain 0 to Client and all other domains to No Access. |
mbed_official | 390:35c2c1cf29cd | 185 | ; All translation table entries specify domain 0 */ |
mbed_official | 390:35c2c1cf29cd | 186 | __set_DACR(1); |
mbed_official | 390:35c2c1cf29cd | 187 | } |
mbed_official | 390:35c2c1cf29cd | 188 | |
mbed_official | 390:35c2c1cf29cd | 189 | |
mbed_official | 390:35c2c1cf29cd | 190 | /*---------------------------------------------------------------------------- |
mbed_official | 390:35c2c1cf29cd | 191 | * end of file |
mbed_official | 390:35c2c1cf29cd | 192 | *---------------------------------------------------------------------------*/ |