Zakaria ElQotbi
mbed library sources for airmote
Fork of
mbed-src
by 
mbed official
targets/cmsis/TARGET_RENESAS/TARGET_RZ_A1H/inc/iobitmasks/cpg_iobitmask.h@625:88d3fa07e462, 2015-11-24 (annotated)
- Committer:
- zskdan
- Date:
- Tue Nov 24 14:02:46 2015 +0000
- Revision:
- 625:88d3fa07e462
- Parent:
- 390:35c2c1cf29cd
remove unused service
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| mbed_official | 390:35c2c1cf29cd | 1 | /******************************************************************************* |
| mbed_official | 390:35c2c1cf29cd | 2 | * DISCLAIMER |
| mbed_official | 390:35c2c1cf29cd | 3 | * This software is supplied by Renesas Electronics Corporation and is only |
| mbed_official | 390:35c2c1cf29cd | 4 | * intended for use with Renesas products. No other uses are authorized. This |
| mbed_official | 390:35c2c1cf29cd | 5 | * software is owned by Renesas Electronics Corporation and is protected under |
| mbed_official | 390:35c2c1cf29cd | 6 | * all applicable laws, including copyright laws. |
| mbed_official | 390:35c2c1cf29cd | 7 | * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING |
| mbed_official | 390:35c2c1cf29cd | 8 | * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT |
| mbed_official | 390:35c2c1cf29cd | 9 | * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE |
| mbed_official | 390:35c2c1cf29cd | 10 | * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. |
| mbed_official | 390:35c2c1cf29cd | 11 | * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS |
| mbed_official | 390:35c2c1cf29cd | 12 | * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE |
| mbed_official | 390:35c2c1cf29cd | 13 | * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR |
| mbed_official | 390:35c2c1cf29cd | 14 | * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE |
| mbed_official | 390:35c2c1cf29cd | 15 | * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. |
| mbed_official | 390:35c2c1cf29cd | 16 | * Renesas reserves the right, without notice, to make changes to this software |
| mbed_official | 390:35c2c1cf29cd | 17 | * and to discontinue the availability of this software. By using this software, |
| mbed_official | 390:35c2c1cf29cd | 18 | * you agree to the additional terms and conditions found by accessing the |
| mbed_official | 390:35c2c1cf29cd | 19 | * following link: |
| mbed_official | 390:35c2c1cf29cd | 20 | * http://www.renesas.com/disclaimer |
| mbed_official | 390:35c2c1cf29cd | 21 | * Copyright (C) 2012 - 2014 Renesas Electronics Corporation. All rights reserved. |
| mbed_official | 390:35c2c1cf29cd | 22 | *******************************************************************************/ |
| mbed_official | 390:35c2c1cf29cd | 23 | /******************************************************************************* |
| mbed_official | 390:35c2c1cf29cd | 24 | * File Name : cpg_iobitmask.h |
| mbed_official | 390:35c2c1cf29cd | 25 | * $Rev: 1115 $ |
| mbed_official | 390:35c2c1cf29cd | 26 | * $Date:: 2014-07-09 15:35:02 +0900#$ |
| mbed_official | 390:35c2c1cf29cd | 27 | * Description : CPG register define header |
| mbed_official | 390:35c2c1cf29cd | 28 | *******************************************************************************/ |
| mbed_official | 390:35c2c1cf29cd | 29 | #ifndef CPG_IOBITMASK_H |
| mbed_official | 390:35c2c1cf29cd | 30 | #define CPG_IOBITMASK_H |
| mbed_official | 390:35c2c1cf29cd | 31 | |
| mbed_official | 390:35c2c1cf29cd | 32 | |
| mbed_official | 390:35c2c1cf29cd | 33 | /* ==== Mask values for IO registers ==== */ |
| mbed_official | 390:35c2c1cf29cd | 34 | #define CPG_FRQCR_IFC (0x0300u) |
| mbed_official | 390:35c2c1cf29cd | 35 | #define CPG_FRQCR_CKOEN (0x3000u) |
| mbed_official | 390:35c2c1cf29cd | 36 | #define CPG_FRQCR_CKOEN2 (0x4000u) |
| mbed_official | 390:35c2c1cf29cd | 37 | |
| mbed_official | 390:35c2c1cf29cd | 38 | #define CPG_FRQCR2_GFC (0x0003u) |
| mbed_official | 390:35c2c1cf29cd | 39 | |
| mbed_official | 390:35c2c1cf29cd | 40 | #define CPG_CPUSTS_ISBUSY (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 41 | |
| mbed_official | 390:35c2c1cf29cd | 42 | #define CPG_STBCR1_DEEP (0x40u) |
| mbed_official | 390:35c2c1cf29cd | 43 | #define CPG_STBCR1_STBY (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 44 | |
| mbed_official | 390:35c2c1cf29cd | 45 | #define CPG_STBCR2_MSTP20 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 46 | #define CPG_STBCR2_HIZ (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 47 | |
| mbed_official | 390:35c2c1cf29cd | 48 | #define CPG_STBREQ1_STBRQ10 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 49 | #define CPG_STBREQ1_STBRQ12 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 50 | #define CPG_STBREQ1_STBRQ13 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 51 | #define CPG_STBREQ1_STBRQ15 (0x20u) |
| mbed_official | 390:35c2c1cf29cd | 52 | |
| mbed_official | 390:35c2c1cf29cd | 53 | #define CPG_STBREQ2_STBRQ20 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 54 | #define CPG_STBREQ2_STBRQ21 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 55 | #define CPG_STBREQ2_STBRQ22 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 56 | #define CPG_STBREQ2_STBRQ23 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 57 | #define CPG_STBREQ2_STBRQ24 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 58 | #define CPG_STBREQ2_STBRQ25 (0x20u) |
| mbed_official | 390:35c2c1cf29cd | 59 | #define CPG_STBREQ2_STBRQ26 (0x40u) |
| mbed_official | 390:35c2c1cf29cd | 60 | #define CPG_STBREQ2_STBRQ27 (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 61 | |
| mbed_official | 390:35c2c1cf29cd | 62 | #define CPG_STBACK1_STBAK10 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 63 | #define CPG_STBACK1_STBAK12 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 64 | #define CPG_STBACK1_STBAK13 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 65 | #define CPG_STBACK1_STBAK15 (0x20u) |
| mbed_official | 390:35c2c1cf29cd | 66 | |
| mbed_official | 390:35c2c1cf29cd | 67 | #define CPG_STBACK2_STBAK20 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 68 | #define CPG_STBACK2_STBAK21 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 69 | #define CPG_STBACK2_STBAK22 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 70 | #define CPG_STBACK2_STBAK23 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 71 | #define CPG_STBACK2_STBAK24 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 72 | #define CPG_STBACK2_STBAK25 (0x20u) |
| mbed_official | 390:35c2c1cf29cd | 73 | #define CPG_STBACK2_STBAK26 (0x40u) |
| mbed_official | 390:35c2c1cf29cd | 74 | #define CPG_STBACK2_STBAK27 (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 75 | |
| mbed_official | 390:35c2c1cf29cd | 76 | #define CPG_SYSCR1_VRAME0 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 77 | #define CPG_SYSCR1_VRAME1 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 78 | #define CPG_SYSCR1_VRAME2 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 79 | #define CPG_SYSCR1_VRAME3 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 80 | #define CPG_SYSCR1_VRAME4 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 81 | |
| mbed_official | 390:35c2c1cf29cd | 82 | #define CPG_SYSCR2_VRAMWE0 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 83 | #define CPG_SYSCR2_VRAMWE1 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 84 | #define CPG_SYSCR2_VRAMWE2 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 85 | #define CPG_SYSCR2_VRAMWE3 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 86 | #define CPG_SYSCR2_VRAMWE4 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 87 | |
| mbed_official | 390:35c2c1cf29cd | 88 | #define CPG_SYSCR3_RRAMWE0 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 89 | #define CPG_SYSCR3_RRAMWE1 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 90 | #define CPG_SYSCR3_RRAMWE2 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 91 | #define CPG_SYSCR3_RRAMWE3 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 92 | |
| mbed_official | 390:35c2c1cf29cd | 93 | #define CPG_STBCR3_MSTP30 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 94 | #define CPG_STBCR3_MSTP31 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 95 | #define CPG_STBCR3_MSTP32 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 96 | #define CPG_STBCR3_MSTP33 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 97 | #define CPG_STBCR3_MSTP34 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 98 | #define CPG_STBCR3_MSTP35 (0x20u) |
| mbed_official | 390:35c2c1cf29cd | 99 | #define CPG_STBCR3_MSTP36 (0x40u) |
| mbed_official | 390:35c2c1cf29cd | 100 | #define CPG_STBCR3_MSTP37 (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 101 | |
| mbed_official | 390:35c2c1cf29cd | 102 | #define CPG_STBCR4_MSTP40 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 103 | #define CPG_STBCR4_MSTP41 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 104 | #define CPG_STBCR4_MSTP42 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 105 | #define CPG_STBCR4_MSTP43 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 106 | #define CPG_STBCR4_MSTP44 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 107 | #define CPG_STBCR4_MSTP45 (0x20u) |
| mbed_official | 390:35c2c1cf29cd | 108 | #define CPG_STBCR4_MSTP46 (0x40u) |
| mbed_official | 390:35c2c1cf29cd | 109 | #define CPG_STBCR4_MSTP47 (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 110 | |
| mbed_official | 390:35c2c1cf29cd | 111 | #define CPG_STBCR5_MSTP50 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 112 | #define CPG_STBCR5_MSTP51 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 113 | #define CPG_STBCR5_MSTP52 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 114 | #define CPG_STBCR5_MSTP53 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 115 | #define CPG_STBCR5_MSTP54 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 116 | #define CPG_STBCR5_MSTP55 (0x20u) |
| mbed_official | 390:35c2c1cf29cd | 117 | #define CPG_STBCR5_MSTP56 (0x40u) |
| mbed_official | 390:35c2c1cf29cd | 118 | #define CPG_STBCR5_MSTP57 (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 119 | |
| mbed_official | 390:35c2c1cf29cd | 120 | #define CPG_STBCR6_MSTP60 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 121 | #define CPG_STBCR6_MSTP61 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 122 | #define CPG_STBCR6_MSTP62 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 123 | #define CPG_STBCR6_MSTP63 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 124 | #define CPG_STBCR6_MSTP64 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 125 | #define CPG_STBCR6_MSTP65 (0x20u) |
| mbed_official | 390:35c2c1cf29cd | 126 | #define CPG_STBCR6_MSTP66 (0x40u) |
| mbed_official | 390:35c2c1cf29cd | 127 | #define CPG_STBCR6_MSTP67 (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 128 | |
| mbed_official | 390:35c2c1cf29cd | 129 | #define CPG_STBCR7_MSTP70 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 130 | #define CPG_STBCR7_MSTP71 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 131 | #define CPG_STBCR7_MSTP73 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 132 | #define CPG_STBCR7_MSTP74 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 133 | #define CPG_STBCR7_MSTP76 (0x40u) |
| mbed_official | 390:35c2c1cf29cd | 134 | #define CPG_STBCR7_MSTP77 (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 135 | |
| mbed_official | 390:35c2c1cf29cd | 136 | #define CPG_STBCR8_MSTP81 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 137 | #define CPG_STBCR8_MSTP82 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 138 | #define CPG_STBCR8_MSTP83 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 139 | #define CPG_STBCR8_MSTP84 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 140 | #define CPG_STBCR8_MSTP85 (0x20u) |
| mbed_official | 390:35c2c1cf29cd | 141 | #define CPG_STBCR8_MSTP86 (0x40u) |
| mbed_official | 390:35c2c1cf29cd | 142 | #define CPG_STBCR8_MSTP87 (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 143 | |
| mbed_official | 390:35c2c1cf29cd | 144 | #define CPG_STBCR9_MSTP90 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 145 | #define CPG_STBCR9_MSTP91 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 146 | #define CPG_STBCR9_MSTP92 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 147 | #define CPG_STBCR9_MSTP93 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 148 | #define CPG_STBCR9_MSTP94 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 149 | #define CPG_STBCR9_MSTP95 (0x20u) |
| mbed_official | 390:35c2c1cf29cd | 150 | #define CPG_STBCR9_MSTP96 (0x40u) |
| mbed_official | 390:35c2c1cf29cd | 151 | #define CPG_STBCR9_MSTP97 (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 152 | |
| mbed_official | 390:35c2c1cf29cd | 153 | #define CPG_STBCR10_MSTP100 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 154 | #define CPG_STBCR10_MSTP101 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 155 | #define CPG_STBCR10_MSTP102 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 156 | #define CPG_STBCR10_MSTP103 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 157 | #define CPG_STBCR10_MSTP104 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 158 | #define CPG_STBCR10_MSTP105 (0x20u) |
| mbed_official | 390:35c2c1cf29cd | 159 | #define CPG_STBCR10_MSTP106 (0x40u) |
| mbed_official | 390:35c2c1cf29cd | 160 | #define CPG_STBCR10_MSTP107 (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 161 | |
| mbed_official | 390:35c2c1cf29cd | 162 | #define CPG_STBCR11_MSTP110 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 163 | #define CPG_STBCR11_MSTP111 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 164 | #define CPG_STBCR11_MSTP112 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 165 | #define CPG_STBCR11_MSTP113 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 166 | #define CPG_STBCR11_MSTP114 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 167 | #define CPG_STBCR11_MSTP115 (0x20u) |
| mbed_official | 390:35c2c1cf29cd | 168 | |
| mbed_official | 390:35c2c1cf29cd | 169 | #define CPG_STBCR12_MSTP120 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 170 | #define CPG_STBCR12_MSTP121 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 171 | #define CPG_STBCR12_MSTP122 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 172 | #define CPG_STBCR12_MSTP123 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 173 | |
| mbed_official | 390:35c2c1cf29cd | 174 | #define CPG_STBCR13_MSTP131 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 175 | #define CPG_STBCR13_MSTP132 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 176 | |
| mbed_official | 390:35c2c1cf29cd | 177 | #define CPG_SWRSTCR1_SRST11 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 178 | #define CPG_SWRSTCR1_SRST12 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 179 | #define CPG_SWRSTCR1_SRST13 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 180 | #define CPG_SWRSTCR1_SRST14 (0x10u) |
| mbed_official | 390:35c2c1cf29cd | 181 | #define CPG_SWRSTCR1_SRST15 (0x20u) |
| mbed_official | 390:35c2c1cf29cd | 182 | #define CPG_SWRSTCR1_SRST16 (0x40u) |
| mbed_official | 390:35c2c1cf29cd | 183 | #define CPG_SWRSTCR1_AXTALE (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 184 | |
| mbed_official | 390:35c2c1cf29cd | 185 | #define CPG_SWRSTCR2_SRST21 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 186 | |
| mbed_official | 390:35c2c1cf29cd | 187 | #define CPG_SWRSTCR3_SRST32 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 188 | |
| mbed_official | 390:35c2c1cf29cd | 189 | #define CPG_RRAMKP_RRAMKP0 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 190 | #define CPG_RRAMKP_RRAMKP1 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 191 | #define CPG_RRAMKP_RRAMKP2 (0x04u) |
| mbed_official | 390:35c2c1cf29cd | 192 | #define CPG_RRAMKP_RRAMKP3 (0x08u) |
| mbed_official | 390:35c2c1cf29cd | 193 | |
| mbed_official | 390:35c2c1cf29cd | 194 | #define CPG_DSCTR_RAMBOOT (0x40u) |
| mbed_official | 390:35c2c1cf29cd | 195 | #define CPG_DSCTR_EBUSKEEPE (0x80u) |
| mbed_official | 390:35c2c1cf29cd | 196 | |
| mbed_official | 390:35c2c1cf29cd | 197 | #define CPG_DSSSR_P8_2 (0x0001u) |
| mbed_official | 390:35c2c1cf29cd | 198 | #define CPG_DSSSR_P9_1 (0x0002u) |
| mbed_official | 390:35c2c1cf29cd | 199 | #define CPG_DSSSR_P2_15 (0x0004u) |
| mbed_official | 390:35c2c1cf29cd | 200 | #define CPG_DSSSR_P7_8 (0x0008u) |
| mbed_official | 390:35c2c1cf29cd | 201 | #define CPG_DSSSR_P5_9 (0x0010u) |
| mbed_official | 390:35c2c1cf29cd | 202 | #define CPG_DSSSR_P6_4 (0x0020u) |
| mbed_official | 390:35c2c1cf29cd | 203 | #define CPG_DSSSR_RTCAR (0x0040u) |
| mbed_official | 390:35c2c1cf29cd | 204 | #define CPG_DSSSR_NMI (0x0100u) |
| mbed_official | 390:35c2c1cf29cd | 205 | #define CPG_DSSSR_P3_3 (0x0200u) |
| mbed_official | 390:35c2c1cf29cd | 206 | #define CPG_DSSSR_P8_7 (0x0400u) |
| mbed_official | 390:35c2c1cf29cd | 207 | #define CPG_DSSSR_P2_12 (0x0800u) |
| mbed_official | 390:35c2c1cf29cd | 208 | #define CPG_DSSSR_P3_1 (0x1000u) |
| mbed_official | 390:35c2c1cf29cd | 209 | #define CPG_DSSSR_P3_9 (0x2000u) |
| mbed_official | 390:35c2c1cf29cd | 210 | #define CPG_DSSSR_P6_2 (0x4000u) |
| mbed_official | 390:35c2c1cf29cd | 211 | |
| mbed_official | 390:35c2c1cf29cd | 212 | #define CPG_DSESR_P8_2E (0x0001u) |
| mbed_official | 390:35c2c1cf29cd | 213 | #define CPG_DSESR_P9_1E (0x0002u) |
| mbed_official | 390:35c2c1cf29cd | 214 | #define CPG_DSESR_P2_15E (0x0004u) |
| mbed_official | 390:35c2c1cf29cd | 215 | #define CPG_DSESR_P7_8E (0x0008u) |
| mbed_official | 390:35c2c1cf29cd | 216 | #define CPG_DSESR_P5_9E (0x0010u) |
| mbed_official | 390:35c2c1cf29cd | 217 | #define CPG_DSESR_P6_4E (0x0020u) |
| mbed_official | 390:35c2c1cf29cd | 218 | #define CPG_DSESR_NMIE (0x0100u) |
| mbed_official | 390:35c2c1cf29cd | 219 | #define CPG_DSESR_P3_3E (0x0200u) |
| mbed_official | 390:35c2c1cf29cd | 220 | #define CPG_DSESR_P8_7E (0x0400u) |
| mbed_official | 390:35c2c1cf29cd | 221 | #define CPG_DSESR_P2_12E (0x0800u) |
| mbed_official | 390:35c2c1cf29cd | 222 | #define CPG_DSESR_P3_1E (0x1000u) |
| mbed_official | 390:35c2c1cf29cd | 223 | #define CPG_DSESR_P3_9E (0x2000u) |
| mbed_official | 390:35c2c1cf29cd | 224 | #define CPG_DSESR_P6_2E (0x4000u) |
| mbed_official | 390:35c2c1cf29cd | 225 | |
| mbed_official | 390:35c2c1cf29cd | 226 | #define CPG_DSFR_P8_2F (0x0001u) |
| mbed_official | 390:35c2c1cf29cd | 227 | #define CPG_DSFR_P9_1F (0x0002u) |
| mbed_official | 390:35c2c1cf29cd | 228 | #define CPG_DSFR_P2_15F (0x0004u) |
| mbed_official | 390:35c2c1cf29cd | 229 | #define CPG_DSFR_P7_8F (0x0008u) |
| mbed_official | 390:35c2c1cf29cd | 230 | #define CPG_DSFR_P5_9F (0x0010u) |
| mbed_official | 390:35c2c1cf29cd | 231 | #define CPG_DSFR_P6_4F (0x0020u) |
| mbed_official | 390:35c2c1cf29cd | 232 | #define CPG_DSFR_RTCARF (0x0040u) |
| mbed_official | 390:35c2c1cf29cd | 233 | #define CPG_DSFR_NMIF (0x0100u) |
| mbed_official | 390:35c2c1cf29cd | 234 | #define CPG_DSFR_P3_3F (0x0200u) |
| mbed_official | 390:35c2c1cf29cd | 235 | #define CPG_DSFR_P8_7F (0x0400u) |
| mbed_official | 390:35c2c1cf29cd | 236 | #define CPG_DSFR_P2_12F (0x0800u) |
| mbed_official | 390:35c2c1cf29cd | 237 | #define CPG_DSFR_P3_1F (0x1000u) |
| mbed_official | 390:35c2c1cf29cd | 238 | #define CPG_DSFR_P3_9F (0x2000u) |
| mbed_official | 390:35c2c1cf29cd | 239 | #define CPG_DSFR_P6_2F (0x4000u) |
| mbed_official | 390:35c2c1cf29cd | 240 | #define CPG_DSFR_IOKEEP (0x8000u) |
| mbed_official | 390:35c2c1cf29cd | 241 | |
| mbed_official | 390:35c2c1cf29cd | 242 | #define CPG_XTALCTR_GAIN0 (0x01u) |
| mbed_official | 390:35c2c1cf29cd | 243 | #define CPG_XTALCTR_GAIN1 (0x02u) |
| mbed_official | 390:35c2c1cf29cd | 244 | |
| mbed_official | 390:35c2c1cf29cd | 245 | |
| mbed_official | 390:35c2c1cf29cd | 246 | /* ==== Shift values for IO registers ==== */ |
| mbed_official | 390:35c2c1cf29cd | 247 | #define CPG_FRQCR_IFC_SHIFT (8u) |
| mbed_official | 390:35c2c1cf29cd | 248 | #define CPG_FRQCR_CKOEN_SHIFT (12u) |
| mbed_official | 390:35c2c1cf29cd | 249 | #define CPG_FRQCR_CKOEN2_SHIFT (14u) |
| mbed_official | 390:35c2c1cf29cd | 250 | |
| mbed_official | 390:35c2c1cf29cd | 251 | #define CPG_FRQCR2_GFC_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 252 | |
| mbed_official | 390:35c2c1cf29cd | 253 | #define CPG_CPUSTS_ISBUSY_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 254 | |
| mbed_official | 390:35c2c1cf29cd | 255 | #define CPG_STBCR1_DEEP_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 256 | #define CPG_STBCR1_STBY_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 257 | |
| mbed_official | 390:35c2c1cf29cd | 258 | #define CPG_STBCR2_MSTP20_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 259 | #define CPG_STBCR2_HIZ_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 260 | |
| mbed_official | 390:35c2c1cf29cd | 261 | #define CPG_STBREQ1_STBRQ10_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 262 | #define CPG_STBREQ1_STBRQ12_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 263 | #define CPG_STBREQ1_STBRQ13_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 264 | #define CPG_STBREQ1_STBRQ15_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 265 | |
| mbed_official | 390:35c2c1cf29cd | 266 | #define CPG_STBREQ2_STBRQ20_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 267 | #define CPG_STBREQ2_STBRQ21_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 268 | #define CPG_STBREQ2_STBRQ22_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 269 | #define CPG_STBREQ2_STBRQ23_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 270 | #define CPG_STBREQ2_STBRQ24_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 271 | #define CPG_STBREQ2_STBRQ25_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 272 | #define CPG_STBREQ2_STBRQ26_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 273 | #define CPG_STBREQ2_STBRQ27_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 274 | |
| mbed_official | 390:35c2c1cf29cd | 275 | #define CPG_STBACK1_STBAK10_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 276 | #define CPG_STBACK1_STBAK12_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 277 | #define CPG_STBACK1_STBAK13_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 278 | #define CPG_STBACK1_STBAK15_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 279 | |
| mbed_official | 390:35c2c1cf29cd | 280 | #define CPG_STBACK2_STBAK20_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 281 | #define CPG_STBACK2_STBAK21_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 282 | #define CPG_STBACK2_STBAK22_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 283 | #define CPG_STBACK2_STBAK23_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 284 | #define CPG_STBACK2_STBAK24_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 285 | #define CPG_STBACK2_STBAK25_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 286 | #define CPG_STBACK2_STBAK26_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 287 | #define CPG_STBACK2_STBAK27_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 288 | |
| mbed_official | 390:35c2c1cf29cd | 289 | #define CPG_SYSCR1_VRAME0_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 290 | #define CPG_SYSCR1_VRAME1_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 291 | #define CPG_SYSCR1_VRAME2_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 292 | #define CPG_SYSCR1_VRAME3_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 293 | #define CPG_SYSCR1_VRAME4_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 294 | |
| mbed_official | 390:35c2c1cf29cd | 295 | #define CPG_SYSCR2_VRAMWE0_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 296 | #define CPG_SYSCR2_VRAMWE1_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 297 | #define CPG_SYSCR2_VRAMWE2_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 298 | #define CPG_SYSCR2_VRAMWE3_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 299 | #define CPG_SYSCR2_VRAMWE4_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 300 | |
| mbed_official | 390:35c2c1cf29cd | 301 | #define CPG_SYSCR3_RRAMWE0_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 302 | #define CPG_SYSCR3_RRAMWE1_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 303 | #define CPG_SYSCR3_RRAMWE2_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 304 | #define CPG_SYSCR3_RRAMWE3_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 305 | |
| mbed_official | 390:35c2c1cf29cd | 306 | #define CPG_STBCR3_MSTP30_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 307 | #define CPG_STBCR3_MSTP31_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 308 | #define CPG_STBCR3_MSTP32_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 309 | #define CPG_STBCR3_MSTP33_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 310 | #define CPG_STBCR3_MSTP34_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 311 | #define CPG_STBCR3_MSTP35_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 312 | #define CPG_STBCR3_MSTP36_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 313 | #define CPG_STBCR3_MSTP37_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 314 | |
| mbed_official | 390:35c2c1cf29cd | 315 | #define CPG_STBCR4_MSTP40_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 316 | #define CPG_STBCR4_MSTP41_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 317 | #define CPG_STBCR4_MSTP42_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 318 | #define CPG_STBCR4_MSTP43_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 319 | #define CPG_STBCR4_MSTP44_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 320 | #define CPG_STBCR4_MSTP45_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 321 | #define CPG_STBCR4_MSTP46_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 322 | #define CPG_STBCR4_MSTP47_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 323 | |
| mbed_official | 390:35c2c1cf29cd | 324 | #define CPG_STBCR5_MSTP50_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 325 | #define CPG_STBCR5_MSTP51_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 326 | #define CPG_STBCR5_MSTP52_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 327 | #define CPG_STBCR5_MSTP53_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 328 | #define CPG_STBCR5_MSTP54_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 329 | #define CPG_STBCR5_MSTP55_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 330 | #define CPG_STBCR5_MSTP56_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 331 | #define CPG_STBCR5_MSTP57_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 332 | |
| mbed_official | 390:35c2c1cf29cd | 333 | #define CPG_STBCR6_MSTP60_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 334 | #define CPG_STBCR6_MSTP61_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 335 | #define CPG_STBCR6_MSTP62_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 336 | #define CPG_STBCR6_MSTP63_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 337 | #define CPG_STBCR6_MSTP64_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 338 | #define CPG_STBCR6_MSTP65_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 339 | #define CPG_STBCR6_MSTP66_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 340 | #define CPG_STBCR6_MSTP67_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 341 | |
| mbed_official | 390:35c2c1cf29cd | 342 | #define CPG_STBCR7_MSTP70_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 343 | #define CPG_STBCR7_MSTP71_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 344 | #define CPG_STBCR7_MSTP73_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 345 | #define CPG_STBCR7_MSTP74_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 346 | #define CPG_STBCR7_MSTP76_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 347 | #define CPG_STBCR7_MSTP77_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 348 | |
| mbed_official | 390:35c2c1cf29cd | 349 | #define CPG_STBCR8_MSTP81_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 350 | #define CPG_STBCR8_MSTP82_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 351 | #define CPG_STBCR8_MSTP83_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 352 | #define CPG_STBCR8_MSTP84_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 353 | #define CPG_STBCR8_MSTP85_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 354 | #define CPG_STBCR8_MSTP86_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 355 | #define CPG_STBCR8_MSTP87_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 356 | |
| mbed_official | 390:35c2c1cf29cd | 357 | #define CPG_STBCR9_MSTP90_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 358 | #define CPG_STBCR9_MSTP91_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 359 | #define CPG_STBCR9_MSTP92_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 360 | #define CPG_STBCR9_MSTP93_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 361 | #define CPG_STBCR9_MSTP94_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 362 | #define CPG_STBCR9_MSTP95_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 363 | #define CPG_STBCR9_MSTP96_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 364 | #define CPG_STBCR9_MSTP97_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 365 | |
| mbed_official | 390:35c2c1cf29cd | 366 | #define CPG_STBCR10_MSTP100_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 367 | #define CPG_STBCR10_MSTP101_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 368 | #define CPG_STBCR10_MSTP102_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 369 | #define CPG_STBCR10_MSTP103_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 370 | #define CPG_STBCR10_MSTP104_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 371 | #define CPG_STBCR10_MSTP105_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 372 | #define CPG_STBCR10_MSTP106_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 373 | #define CPG_STBCR10_MSTP107_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 374 | |
| mbed_official | 390:35c2c1cf29cd | 375 | #define CPG_STBCR11_MSTP110_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 376 | #define CPG_STBCR11_MSTP111_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 377 | #define CPG_STBCR11_MSTP112_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 378 | #define CPG_STBCR11_MSTP113_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 379 | #define CPG_STBCR11_MSTP114_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 380 | #define CPG_STBCR11_MSTP115_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 381 | |
| mbed_official | 390:35c2c1cf29cd | 382 | #define CPG_STBCR12_MSTP120_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 383 | #define CPG_STBCR12_MSTP121_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 384 | #define CPG_STBCR12_MSTP122_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 385 | #define CPG_STBCR12_MSTP123_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 386 | |
| mbed_official | 390:35c2c1cf29cd | 387 | #define CPG_STBCR13_MSTP131_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 388 | #define CPG_STBCR13_MSTP132_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 389 | |
| mbed_official | 390:35c2c1cf29cd | 390 | #define CPG_SWRSTCR1_SRST11_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 391 | #define CPG_SWRSTCR1_SRST12_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 392 | #define CPG_SWRSTCR1_SRST13_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 393 | #define CPG_SWRSTCR1_SRST14_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 394 | #define CPG_SWRSTCR1_SRST15_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 395 | #define CPG_SWRSTCR1_SRST16_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 396 | #define CPG_SWRSTCR1_AXTALE_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 397 | |
| mbed_official | 390:35c2c1cf29cd | 398 | #define CPG_SWRSTCR2_SRST21_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 399 | |
| mbed_official | 390:35c2c1cf29cd | 400 | #define CPG_SWRSTCR3_SRST32_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 401 | |
| mbed_official | 390:35c2c1cf29cd | 402 | #define CPG_RRAMKP_RRAMKP0_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 403 | #define CPG_RRAMKP_RRAMKP1_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 404 | #define CPG_RRAMKP_RRAMKP2_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 405 | #define CPG_RRAMKP_RRAMKP3_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 406 | |
| mbed_official | 390:35c2c1cf29cd | 407 | #define CPG_DSCTR_RAMBOOT_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 408 | #define CPG_DSCTR_EBUSKEEPE_SHIFT (7u) |
| mbed_official | 390:35c2c1cf29cd | 409 | |
| mbed_official | 390:35c2c1cf29cd | 410 | #define CPG_DSSSR_P8_2_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 411 | #define CPG_DSSSR_P9_1_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 412 | #define CPG_DSSSR_P2_15_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 413 | #define CPG_DSSSR_P7_8_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 414 | #define CPG_DSSSR_P5_9_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 415 | #define CPG_DSSSR_P6_4_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 416 | #define CPG_DSSSR_RTCAR_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 417 | #define CPG_DSSSR_NMI_SHIFT (8u) |
| mbed_official | 390:35c2c1cf29cd | 418 | #define CPG_DSSSR_P3_3_SHIFT (9u) |
| mbed_official | 390:35c2c1cf29cd | 419 | #define CPG_DSSSR_P8_7_SHIFT (10u) |
| mbed_official | 390:35c2c1cf29cd | 420 | #define CPG_DSSSR_P2_12_SHIFT (11u) |
| mbed_official | 390:35c2c1cf29cd | 421 | #define CPG_DSSSR_P3_1_SHIFT (12u) |
| mbed_official | 390:35c2c1cf29cd | 422 | #define CPG_DSSSR_P3_9_SHIFT (13u) |
| mbed_official | 390:35c2c1cf29cd | 423 | #define CPG_DSSSR_P6_2_SHIFT (14u) |
| mbed_official | 390:35c2c1cf29cd | 424 | |
| mbed_official | 390:35c2c1cf29cd | 425 | #define CPG_DSESR_P8_2E_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 426 | #define CPG_DSESR_P9_1E_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 427 | #define CPG_DSESR_P2_15E_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 428 | #define CPG_DSESR_P7_8E_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 429 | #define CPG_DSESR_P5_9E_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 430 | #define CPG_DSESR_P6_4E_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 431 | #define CPG_DSESR_NMIE_SHIFT (8u) |
| mbed_official | 390:35c2c1cf29cd | 432 | #define CPG_DSESR_P3_3E_SHIFT (9u) |
| mbed_official | 390:35c2c1cf29cd | 433 | #define CPG_DSESR_P8_7E_SHIFT (10u) |
| mbed_official | 390:35c2c1cf29cd | 434 | #define CPG_DSESR_P2_12E_SHIFT (11u) |
| mbed_official | 390:35c2c1cf29cd | 435 | #define CPG_DSESR_P3_1E_SHIFT (12u) |
| mbed_official | 390:35c2c1cf29cd | 436 | #define CPG_DSESR_P3_9E_SHIFT (13u) |
| mbed_official | 390:35c2c1cf29cd | 437 | #define CPG_DSESR_P6_2E_SHIFT (14u) |
| mbed_official | 390:35c2c1cf29cd | 438 | |
| mbed_official | 390:35c2c1cf29cd | 439 | #define CPG_DSFR_P8_2F_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 440 | #define CPG_DSFR_P9_1F_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 441 | #define CPG_DSFR_P2_15F_SHIFT (2u) |
| mbed_official | 390:35c2c1cf29cd | 442 | #define CPG_DSFR_P7_8F_SHIFT (3u) |
| mbed_official | 390:35c2c1cf29cd | 443 | #define CPG_DSFR_P5_9F_SHIFT (4u) |
| mbed_official | 390:35c2c1cf29cd | 444 | #define CPG_DSFR_P6_4F_SHIFT (5u) |
| mbed_official | 390:35c2c1cf29cd | 445 | #define CPG_DSFR_RTCARF_SHIFT (6u) |
| mbed_official | 390:35c2c1cf29cd | 446 | #define CPG_DSFR_NMIF_SHIFT (8u) |
| mbed_official | 390:35c2c1cf29cd | 447 | #define CPG_DSFR_P3_3F_SHIFT (9u) |
| mbed_official | 390:35c2c1cf29cd | 448 | #define CPG_DSFR_P8_7F_SHIFT (10u) |
| mbed_official | 390:35c2c1cf29cd | 449 | #define CPG_DSFR_P2_12F_SHIFT (11u) |
| mbed_official | 390:35c2c1cf29cd | 450 | #define CPG_DSFR_P3_1F_SHIFT (12u) |
| mbed_official | 390:35c2c1cf29cd | 451 | #define CPG_DSFR_P3_9F_SHIFT (13u) |
| mbed_official | 390:35c2c1cf29cd | 452 | #define CPG_DSFR_P6_2F_SHIFT (14u) |
| mbed_official | 390:35c2c1cf29cd | 453 | #define CPG_DSFR_IOKEEP_SHIFT (15u) |
| mbed_official | 390:35c2c1cf29cd | 454 | |
| mbed_official | 390:35c2c1cf29cd | 455 | #define CPG_XTALCTR_GAIN0_SHIFT (0u) |
| mbed_official | 390:35c2c1cf29cd | 456 | #define CPG_XTALCTR_GAIN1_SHIFT (1u) |
| mbed_official | 390:35c2c1cf29cd | 457 | |
| mbed_official | 390:35c2c1cf29cd | 458 | |
| mbed_official | 390:35c2c1cf29cd | 459 | #endif /* CPG_IOBITMASK_H */ |
| mbed_official | 390:35c2c1cf29cd | 460 | |
| mbed_official | 390:35c2c1cf29cd | 461 | /* End of File */ |