zain aftab
/
mbed-src2
Important changes to repositories hosted on mbed.com
Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.
To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.
It is also possible to export all your personal repositories from the account settings page.
Fork of
mbed-src
by 
mbed official
targets/cmsis/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFM32WG_STK3800/efm32wg_fpueh.h@636:a11c0372f0ba, 2015-09-30 (annotated)
- Committer:
- mbed_official
- Date:
- Wed Sep 30 17:00:09 2015 +0100
- Revision:
- 636:a11c0372f0ba
- Parent:
- 526:c320967f86b9
Synchronized with git revision d29c98dae61be0946ddf3a3c641c7726056f9452
Full URL: https://github.com/mbedmicro/mbed/commit/d29c98dae61be0946ddf3a3c641c7726056f9452/
Added support for SAMW25
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| mbed_official | 526:c320967f86b9 | 1 | /**************************************************************************//** |
| mbed_official | 526:c320967f86b9 | 2 | * @file efm32wg_fpueh.h |
| mbed_official | 526:c320967f86b9 | 3 | * @brief EFM32WG_FPUEH register and bit field definitions |
| mbed_official | 526:c320967f86b9 | 4 | * @version 3.20.6 |
| mbed_official | 526:c320967f86b9 | 5 | ****************************************************************************** |
| mbed_official | 526:c320967f86b9 | 6 | * @section License |
| mbed_official | 526:c320967f86b9 | 7 | * <b>(C) Copyright 2014 Silicon Laboratories, Inc. http://www.silabs.com</b> |
| mbed_official | 526:c320967f86b9 | 8 | ****************************************************************************** |
| mbed_official | 526:c320967f86b9 | 9 | * |
| mbed_official | 526:c320967f86b9 | 10 | * Permission is granted to anyone to use this software for any purpose, |
| mbed_official | 526:c320967f86b9 | 11 | * including commercial applications, and to alter it and redistribute it |
| mbed_official | 526:c320967f86b9 | 12 | * freely, subject to the following restrictions: |
| mbed_official | 526:c320967f86b9 | 13 | * |
| mbed_official | 526:c320967f86b9 | 14 | * 1. The origin of this software must not be misrepresented; you must not |
| mbed_official | 526:c320967f86b9 | 15 | * claim that you wrote the original software.@n |
| mbed_official | 526:c320967f86b9 | 16 | * 2. Altered source versions must be plainly marked as such, and must not be |
| mbed_official | 526:c320967f86b9 | 17 | * misrepresented as being the original software.@n |
| mbed_official | 526:c320967f86b9 | 18 | * 3. This notice may not be removed or altered from any source distribution. |
| mbed_official | 526:c320967f86b9 | 19 | * |
| mbed_official | 526:c320967f86b9 | 20 | * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. |
| mbed_official | 526:c320967f86b9 | 21 | * has no obligation to support this Software. Silicon Laboratories, Inc. is |
| mbed_official | 526:c320967f86b9 | 22 | * providing the Software "AS IS", with no express or implied warranties of any |
| mbed_official | 526:c320967f86b9 | 23 | * kind, including, but not limited to, any implied warranties of |
| mbed_official | 526:c320967f86b9 | 24 | * merchantability or fitness for any particular purpose or warranties against |
| mbed_official | 526:c320967f86b9 | 25 | * infringement of any proprietary rights of a third party. |
| mbed_official | 526:c320967f86b9 | 26 | * |
| mbed_official | 526:c320967f86b9 | 27 | * Silicon Laboratories, Inc. will not be liable for any consequential, |
| mbed_official | 526:c320967f86b9 | 28 | * incidental, or special damages, or any other relief, or for any claim by |
| mbed_official | 526:c320967f86b9 | 29 | * any third party, arising from your use of this Software. |
| mbed_official | 526:c320967f86b9 | 30 | * |
| mbed_official | 526:c320967f86b9 | 31 | *****************************************************************************/ |
| mbed_official | 526:c320967f86b9 | 32 | /**************************************************************************//** |
| mbed_official | 526:c320967f86b9 | 33 | * @defgroup EFM32WG_FPUEH |
| mbed_official | 526:c320967f86b9 | 34 | * @{ |
| mbed_official | 526:c320967f86b9 | 35 | * @brief EFM32WG_FPUEH Register Declaration |
| mbed_official | 526:c320967f86b9 | 36 | *****************************************************************************/ |
| mbed_official | 526:c320967f86b9 | 37 | typedef struct |
| mbed_official | 526:c320967f86b9 | 38 | { |
| mbed_official | 526:c320967f86b9 | 39 | __I uint32_t IF; /**< Interrupt Flag Register */ |
| mbed_official | 526:c320967f86b9 | 40 | __IO uint32_t IFS; /**< Interrupt Flag Set Register */ |
| mbed_official | 526:c320967f86b9 | 41 | __IO uint32_t IFC; /**< Interrupt Flag Clear Register */ |
| mbed_official | 526:c320967f86b9 | 42 | __IO uint32_t IEN; /**< Interrupt Enable Register */ |
| mbed_official | 526:c320967f86b9 | 43 | } FPUEH_TypeDef; /** @} */ |
| mbed_official | 526:c320967f86b9 | 44 | |
| mbed_official | 526:c320967f86b9 | 45 | /**************************************************************************//** |
| mbed_official | 526:c320967f86b9 | 46 | * @defgroup EFM32WG_FPUEH_BitFields |
| mbed_official | 526:c320967f86b9 | 47 | * @{ |
| mbed_official | 526:c320967f86b9 | 48 | *****************************************************************************/ |
| mbed_official | 526:c320967f86b9 | 49 | |
| mbed_official | 526:c320967f86b9 | 50 | /* Bit fields for FPUEH IF */ |
| mbed_official | 526:c320967f86b9 | 51 | #define _FPUEH_IF_RESETVALUE 0x00000000UL /**< Default value for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 52 | #define _FPUEH_IF_MASK 0x0000003FUL /**< Mask for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 53 | #define FPUEH_IF_FPIOC (0x1UL << 0) /**< FPU invalid operation */ |
| mbed_official | 526:c320967f86b9 | 54 | #define _FPUEH_IF_FPIOC_SHIFT 0 /**< Shift value for FPUEH_FPIOC */ |
| mbed_official | 526:c320967f86b9 | 55 | #define _FPUEH_IF_FPIOC_MASK 0x1UL /**< Bit mask for FPUEH_FPIOC */ |
| mbed_official | 526:c320967f86b9 | 56 | #define _FPUEH_IF_FPIOC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 57 | #define FPUEH_IF_FPIOC_DEFAULT (_FPUEH_IF_FPIOC_DEFAULT << 0) /**< Shifted mode DEFAULT for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 58 | #define FPUEH_IF_FPDZC (0x1UL << 1) /**< FPU divide-by-zero exception */ |
| mbed_official | 526:c320967f86b9 | 59 | #define _FPUEH_IF_FPDZC_SHIFT 1 /**< Shift value for FPUEH_FPDZC */ |
| mbed_official | 526:c320967f86b9 | 60 | #define _FPUEH_IF_FPDZC_MASK 0x2UL /**< Bit mask for FPUEH_FPDZC */ |
| mbed_official | 526:c320967f86b9 | 61 | #define _FPUEH_IF_FPDZC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 62 | #define FPUEH_IF_FPDZC_DEFAULT (_FPUEH_IF_FPDZC_DEFAULT << 1) /**< Shifted mode DEFAULT for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 63 | #define FPUEH_IF_FPUFC (0x1UL << 2) /**< FPU underflow exception */ |
| mbed_official | 526:c320967f86b9 | 64 | #define _FPUEH_IF_FPUFC_SHIFT 2 /**< Shift value for FPUEH_FPUFC */ |
| mbed_official | 526:c320967f86b9 | 65 | #define _FPUEH_IF_FPUFC_MASK 0x4UL /**< Bit mask for FPUEH_FPUFC */ |
| mbed_official | 526:c320967f86b9 | 66 | #define _FPUEH_IF_FPUFC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 67 | #define FPUEH_IF_FPUFC_DEFAULT (_FPUEH_IF_FPUFC_DEFAULT << 2) /**< Shifted mode DEFAULT for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 68 | #define FPUEH_IF_FPOFC (0x1UL << 3) /**< FPU overflow exception */ |
| mbed_official | 526:c320967f86b9 | 69 | #define _FPUEH_IF_FPOFC_SHIFT 3 /**< Shift value for FPUEH_FPOFC */ |
| mbed_official | 526:c320967f86b9 | 70 | #define _FPUEH_IF_FPOFC_MASK 0x8UL /**< Bit mask for FPUEH_FPOFC */ |
| mbed_official | 526:c320967f86b9 | 71 | #define _FPUEH_IF_FPOFC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 72 | #define FPUEH_IF_FPOFC_DEFAULT (_FPUEH_IF_FPOFC_DEFAULT << 3) /**< Shifted mode DEFAULT for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 73 | #define FPUEH_IF_FPIDC (0x1UL << 4) /**< FPU input denormal exception */ |
| mbed_official | 526:c320967f86b9 | 74 | #define _FPUEH_IF_FPIDC_SHIFT 4 /**< Shift value for FPUEH_FPIDC */ |
| mbed_official | 526:c320967f86b9 | 75 | #define _FPUEH_IF_FPIDC_MASK 0x10UL /**< Bit mask for FPUEH_FPIDC */ |
| mbed_official | 526:c320967f86b9 | 76 | #define _FPUEH_IF_FPIDC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 77 | #define FPUEH_IF_FPIDC_DEFAULT (_FPUEH_IF_FPIDC_DEFAULT << 4) /**< Shifted mode DEFAULT for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 78 | #define FPUEH_IF_FPIXC (0x1UL << 5) /**< FPU inexact exception */ |
| mbed_official | 526:c320967f86b9 | 79 | #define _FPUEH_IF_FPIXC_SHIFT 5 /**< Shift value for FPUEH_FPIXC */ |
| mbed_official | 526:c320967f86b9 | 80 | #define _FPUEH_IF_FPIXC_MASK 0x20UL /**< Bit mask for FPUEH_FPIXC */ |
| mbed_official | 526:c320967f86b9 | 81 | #define _FPUEH_IF_FPIXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 82 | #define FPUEH_IF_FPIXC_DEFAULT (_FPUEH_IF_FPIXC_DEFAULT << 5) /**< Shifted mode DEFAULT for FPUEH_IF */ |
| mbed_official | 526:c320967f86b9 | 83 | |
| mbed_official | 526:c320967f86b9 | 84 | /* Bit fields for FPUEH IFS */ |
| mbed_official | 526:c320967f86b9 | 85 | #define _FPUEH_IFS_RESETVALUE 0x00000000UL /**< Default value for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 86 | #define _FPUEH_IFS_MASK 0x0000003FUL /**< Mask for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 87 | #define FPUEH_IFS_FPIOC (0x1UL << 0) /**< Set FPIOC Interrupt Flag */ |
| mbed_official | 526:c320967f86b9 | 88 | #define _FPUEH_IFS_FPIOC_SHIFT 0 /**< Shift value for FPUEH_FPIOC */ |
| mbed_official | 526:c320967f86b9 | 89 | #define _FPUEH_IFS_FPIOC_MASK 0x1UL /**< Bit mask for FPUEH_FPIOC */ |
| mbed_official | 526:c320967f86b9 | 90 | #define _FPUEH_IFS_FPIOC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 91 | #define FPUEH_IFS_FPIOC_DEFAULT (_FPUEH_IFS_FPIOC_DEFAULT << 0) /**< Shifted mode DEFAULT for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 92 | #define FPUEH_IFS_FPDZC (0x1UL << 1) /**< Set FPDZC Interrupt Flag */ |
| mbed_official | 526:c320967f86b9 | 93 | #define _FPUEH_IFS_FPDZC_SHIFT 1 /**< Shift value for FPUEH_FPDZC */ |
| mbed_official | 526:c320967f86b9 | 94 | #define _FPUEH_IFS_FPDZC_MASK 0x2UL /**< Bit mask for FPUEH_FPDZC */ |
| mbed_official | 526:c320967f86b9 | 95 | #define _FPUEH_IFS_FPDZC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 96 | #define FPUEH_IFS_FPDZC_DEFAULT (_FPUEH_IFS_FPDZC_DEFAULT << 1) /**< Shifted mode DEFAULT for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 97 | #define FPUEH_IFS_FPUFC (0x1UL << 2) /**< Set FPUFC Interrupt Flag */ |
| mbed_official | 526:c320967f86b9 | 98 | #define _FPUEH_IFS_FPUFC_SHIFT 2 /**< Shift value for FPUEH_FPUFC */ |
| mbed_official | 526:c320967f86b9 | 99 | #define _FPUEH_IFS_FPUFC_MASK 0x4UL /**< Bit mask for FPUEH_FPUFC */ |
| mbed_official | 526:c320967f86b9 | 100 | #define _FPUEH_IFS_FPUFC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 101 | #define FPUEH_IFS_FPUFC_DEFAULT (_FPUEH_IFS_FPUFC_DEFAULT << 2) /**< Shifted mode DEFAULT for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 102 | #define FPUEH_IFS_FPOFC (0x1UL << 3) /**< Set FPOFC Interrupt Flag */ |
| mbed_official | 526:c320967f86b9 | 103 | #define _FPUEH_IFS_FPOFC_SHIFT 3 /**< Shift value for FPUEH_FPOFC */ |
| mbed_official | 526:c320967f86b9 | 104 | #define _FPUEH_IFS_FPOFC_MASK 0x8UL /**< Bit mask for FPUEH_FPOFC */ |
| mbed_official | 526:c320967f86b9 | 105 | #define _FPUEH_IFS_FPOFC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 106 | #define FPUEH_IFS_FPOFC_DEFAULT (_FPUEH_IFS_FPOFC_DEFAULT << 3) /**< Shifted mode DEFAULT for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 107 | #define FPUEH_IFS_FPIDC (0x1UL << 4) /**< Set FPIDC Interrupt Flag */ |
| mbed_official | 526:c320967f86b9 | 108 | #define _FPUEH_IFS_FPIDC_SHIFT 4 /**< Shift value for FPUEH_FPIDC */ |
| mbed_official | 526:c320967f86b9 | 109 | #define _FPUEH_IFS_FPIDC_MASK 0x10UL /**< Bit mask for FPUEH_FPIDC */ |
| mbed_official | 526:c320967f86b9 | 110 | #define _FPUEH_IFS_FPIDC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 111 | #define FPUEH_IFS_FPIDC_DEFAULT (_FPUEH_IFS_FPIDC_DEFAULT << 4) /**< Shifted mode DEFAULT for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 112 | #define FPUEH_IFS_FPIXC (0x1UL << 5) /**< Set FPIXC Interrupt Flag */ |
| mbed_official | 526:c320967f86b9 | 113 | #define _FPUEH_IFS_FPIXC_SHIFT 5 /**< Shift value for FPUEH_FPIXC */ |
| mbed_official | 526:c320967f86b9 | 114 | #define _FPUEH_IFS_FPIXC_MASK 0x20UL /**< Bit mask for FPUEH_FPIXC */ |
| mbed_official | 526:c320967f86b9 | 115 | #define _FPUEH_IFS_FPIXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 116 | #define FPUEH_IFS_FPIXC_DEFAULT (_FPUEH_IFS_FPIXC_DEFAULT << 5) /**< Shifted mode DEFAULT for FPUEH_IFS */ |
| mbed_official | 526:c320967f86b9 | 117 | |
| mbed_official | 526:c320967f86b9 | 118 | /* Bit fields for FPUEH IFC */ |
| mbed_official | 526:c320967f86b9 | 119 | #define _FPUEH_IFC_RESETVALUE 0x00000000UL /**< Default value for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 120 | #define _FPUEH_IFC_MASK 0x0000003FUL /**< Mask for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 121 | #define FPUEH_IFC_FPIOC (0x1UL << 0) /**< Clear FPIOC Interrupt Flag */ |
| mbed_official | 526:c320967f86b9 | 122 | #define _FPUEH_IFC_FPIOC_SHIFT 0 /**< Shift value for FPUEH_FPIOC */ |
| mbed_official | 526:c320967f86b9 | 123 | #define _FPUEH_IFC_FPIOC_MASK 0x1UL /**< Bit mask for FPUEH_FPIOC */ |
| mbed_official | 526:c320967f86b9 | 124 | #define _FPUEH_IFC_FPIOC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 125 | #define FPUEH_IFC_FPIOC_DEFAULT (_FPUEH_IFC_FPIOC_DEFAULT << 0) /**< Shifted mode DEFAULT for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 126 | #define FPUEH_IFC_FPDZC (0x1UL << 1) /**< Clear FPDZC Interrupt Flag */ |
| mbed_official | 526:c320967f86b9 | 127 | #define _FPUEH_IFC_FPDZC_SHIFT 1 /**< Shift value for FPUEH_FPDZC */ |
| mbed_official | 526:c320967f86b9 | 128 | #define _FPUEH_IFC_FPDZC_MASK 0x2UL /**< Bit mask for FPUEH_FPDZC */ |
| mbed_official | 526:c320967f86b9 | 129 | #define _FPUEH_IFC_FPDZC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 130 | #define FPUEH_IFC_FPDZC_DEFAULT (_FPUEH_IFC_FPDZC_DEFAULT << 1) /**< Shifted mode DEFAULT for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 131 | #define FPUEH_IFC_FPUFC (0x1UL << 2) /**< Clear FPUFC Interrupt Flag */ |
| mbed_official | 526:c320967f86b9 | 132 | #define _FPUEH_IFC_FPUFC_SHIFT 2 /**< Shift value for FPUEH_FPUFC */ |
| mbed_official | 526:c320967f86b9 | 133 | #define _FPUEH_IFC_FPUFC_MASK 0x4UL /**< Bit mask for FPUEH_FPUFC */ |
| mbed_official | 526:c320967f86b9 | 134 | #define _FPUEH_IFC_FPUFC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 135 | #define FPUEH_IFC_FPUFC_DEFAULT (_FPUEH_IFC_FPUFC_DEFAULT << 2) /**< Shifted mode DEFAULT for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 136 | #define FPUEH_IFC_FPOFC (0x1UL << 3) /**< Clear FPOFC Interrupt Flag */ |
| mbed_official | 526:c320967f86b9 | 137 | #define _FPUEH_IFC_FPOFC_SHIFT 3 /**< Shift value for FPUEH_FPOFC */ |
| mbed_official | 526:c320967f86b9 | 138 | #define _FPUEH_IFC_FPOFC_MASK 0x8UL /**< Bit mask for FPUEH_FPOFC */ |
| mbed_official | 526:c320967f86b9 | 139 | #define _FPUEH_IFC_FPOFC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 140 | #define FPUEH_IFC_FPOFC_DEFAULT (_FPUEH_IFC_FPOFC_DEFAULT << 3) /**< Shifted mode DEFAULT for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 141 | #define FPUEH_IFC_FPIDC (0x1UL << 4) /**< Clear FPIDC Interrupt Flag */ |
| mbed_official | 526:c320967f86b9 | 142 | #define _FPUEH_IFC_FPIDC_SHIFT 4 /**< Shift value for FPUEH_FPIDC */ |
| mbed_official | 526:c320967f86b9 | 143 | #define _FPUEH_IFC_FPIDC_MASK 0x10UL /**< Bit mask for FPUEH_FPIDC */ |
| mbed_official | 526:c320967f86b9 | 144 | #define _FPUEH_IFC_FPIDC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 145 | #define FPUEH_IFC_FPIDC_DEFAULT (_FPUEH_IFC_FPIDC_DEFAULT << 4) /**< Shifted mode DEFAULT for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 146 | #define FPUEH_IFC_FPIXC (0x1UL << 5) /**< Clear FPIXC Interrupt Flag */ |
| mbed_official | 526:c320967f86b9 | 147 | #define _FPUEH_IFC_FPIXC_SHIFT 5 /**< Shift value for FPUEH_FPIXC */ |
| mbed_official | 526:c320967f86b9 | 148 | #define _FPUEH_IFC_FPIXC_MASK 0x20UL /**< Bit mask for FPUEH_FPIXC */ |
| mbed_official | 526:c320967f86b9 | 149 | #define _FPUEH_IFC_FPIXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 150 | #define FPUEH_IFC_FPIXC_DEFAULT (_FPUEH_IFC_FPIXC_DEFAULT << 5) /**< Shifted mode DEFAULT for FPUEH_IFC */ |
| mbed_official | 526:c320967f86b9 | 151 | |
| mbed_official | 526:c320967f86b9 | 152 | /* Bit fields for FPUEH IEN */ |
| mbed_official | 526:c320967f86b9 | 153 | #define _FPUEH_IEN_RESETVALUE 0x00000000UL /**< Default value for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 154 | #define _FPUEH_IEN_MASK 0x0000003FUL /**< Mask for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 155 | #define FPUEH_IEN_FPIOC (0x1UL << 0) /**< FPIOC Interrupt Enable */ |
| mbed_official | 526:c320967f86b9 | 156 | #define _FPUEH_IEN_FPIOC_SHIFT 0 /**< Shift value for FPUEH_FPIOC */ |
| mbed_official | 526:c320967f86b9 | 157 | #define _FPUEH_IEN_FPIOC_MASK 0x1UL /**< Bit mask for FPUEH_FPIOC */ |
| mbed_official | 526:c320967f86b9 | 158 | #define _FPUEH_IEN_FPIOC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 159 | #define FPUEH_IEN_FPIOC_DEFAULT (_FPUEH_IEN_FPIOC_DEFAULT << 0) /**< Shifted mode DEFAULT for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 160 | #define FPUEH_IEN_FPDZC (0x1UL << 1) /**< FPDZC Interrupt Enable */ |
| mbed_official | 526:c320967f86b9 | 161 | #define _FPUEH_IEN_FPDZC_SHIFT 1 /**< Shift value for FPUEH_FPDZC */ |
| mbed_official | 526:c320967f86b9 | 162 | #define _FPUEH_IEN_FPDZC_MASK 0x2UL /**< Bit mask for FPUEH_FPDZC */ |
| mbed_official | 526:c320967f86b9 | 163 | #define _FPUEH_IEN_FPDZC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 164 | #define FPUEH_IEN_FPDZC_DEFAULT (_FPUEH_IEN_FPDZC_DEFAULT << 1) /**< Shifted mode DEFAULT for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 165 | #define FPUEH_IEN_FPUFC (0x1UL << 2) /**< FPUFC Interrupt Enable */ |
| mbed_official | 526:c320967f86b9 | 166 | #define _FPUEH_IEN_FPUFC_SHIFT 2 /**< Shift value for FPUEH_FPUFC */ |
| mbed_official | 526:c320967f86b9 | 167 | #define _FPUEH_IEN_FPUFC_MASK 0x4UL /**< Bit mask for FPUEH_FPUFC */ |
| mbed_official | 526:c320967f86b9 | 168 | #define _FPUEH_IEN_FPUFC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 169 | #define FPUEH_IEN_FPUFC_DEFAULT (_FPUEH_IEN_FPUFC_DEFAULT << 2) /**< Shifted mode DEFAULT for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 170 | #define FPUEH_IEN_FPOFC (0x1UL << 3) /**< FPOFC Interrupt Enable */ |
| mbed_official | 526:c320967f86b9 | 171 | #define _FPUEH_IEN_FPOFC_SHIFT 3 /**< Shift value for FPUEH_FPOFC */ |
| mbed_official | 526:c320967f86b9 | 172 | #define _FPUEH_IEN_FPOFC_MASK 0x8UL /**< Bit mask for FPUEH_FPOFC */ |
| mbed_official | 526:c320967f86b9 | 173 | #define _FPUEH_IEN_FPOFC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 174 | #define FPUEH_IEN_FPOFC_DEFAULT (_FPUEH_IEN_FPOFC_DEFAULT << 3) /**< Shifted mode DEFAULT for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 175 | #define FPUEH_IEN_FPIDC (0x1UL << 4) /**< FPIDC Interrupt Enable */ |
| mbed_official | 526:c320967f86b9 | 176 | #define _FPUEH_IEN_FPIDC_SHIFT 4 /**< Shift value for FPUEH_FPIDC */ |
| mbed_official | 526:c320967f86b9 | 177 | #define _FPUEH_IEN_FPIDC_MASK 0x10UL /**< Bit mask for FPUEH_FPIDC */ |
| mbed_official | 526:c320967f86b9 | 178 | #define _FPUEH_IEN_FPIDC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 179 | #define FPUEH_IEN_FPIDC_DEFAULT (_FPUEH_IEN_FPIDC_DEFAULT << 4) /**< Shifted mode DEFAULT for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 180 | #define FPUEH_IEN_FPIXC (0x1UL << 5) /**< FPIXC Interrupt Enable */ |
| mbed_official | 526:c320967f86b9 | 181 | #define _FPUEH_IEN_FPIXC_SHIFT 5 /**< Shift value for FPUEH_FPIXC */ |
| mbed_official | 526:c320967f86b9 | 182 | #define _FPUEH_IEN_FPIXC_MASK 0x20UL /**< Bit mask for FPUEH_FPIXC */ |
| mbed_official | 526:c320967f86b9 | 183 | #define _FPUEH_IEN_FPIXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 184 | #define FPUEH_IEN_FPIXC_DEFAULT (_FPUEH_IEN_FPIXC_DEFAULT << 5) /**< Shifted mode DEFAULT for FPUEH_IEN */ |
| mbed_official | 526:c320967f86b9 | 185 | |
| mbed_official | 526:c320967f86b9 | 186 | /** @} End of group EFM32WG_FPUEH */ |
| mbed_official | 526:c320967f86b9 | 187 | |
| mbed_official | 526:c320967f86b9 | 188 |