Greg Steiert / maxim-dev

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Dependents:   MAX34417_demo MAXREFDES1265 MAXREFDES1265

Fork of mbed-dev by mbed official

targets/cmsis/TARGET_Maxim/TARGET_MAX32620/flc_regs.h@144:ef7eb2e8f9f7, 2016-09-02 (annotated)

Committer:
<>
Date:
Fri Sep 02 15:07:44 2016 +0100
Revision:
144:ef7eb2e8f9f7
This updates the lib to the mbed lib v125

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 144:ef7eb2e8f9f7 1 /*******************************************************************************
<> 144:ef7eb2e8f9f7 2 * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.
<> 144:ef7eb2e8f9f7 3 *
<> 144:ef7eb2e8f9f7 4 * Permission is hereby granted, free of charge, to any person obtaining a
<> 144:ef7eb2e8f9f7 5 * copy of this software and associated documentation files (the "Software"),
<> 144:ef7eb2e8f9f7 6 * to deal in the Software without restriction, including without limitation
<> 144:ef7eb2e8f9f7 7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<> 144:ef7eb2e8f9f7 8 * and/or sell copies of the Software, and to permit persons to whom the
<> 144:ef7eb2e8f9f7 9 * Software is furnished to do so, subject to the following conditions:
<> 144:ef7eb2e8f9f7 10 *
<> 144:ef7eb2e8f9f7 11 * The above copyright notice and this permission notice shall be included
<> 144:ef7eb2e8f9f7 12 * in all copies or substantial portions of the Software.
<> 144:ef7eb2e8f9f7 13 *
<> 144:ef7eb2e8f9f7 14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
<> 144:ef7eb2e8f9f7 15 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
<> 144:ef7eb2e8f9f7 16 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
<> 144:ef7eb2e8f9f7 17 * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES
<> 144:ef7eb2e8f9f7 18 * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<> 144:ef7eb2e8f9f7 19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<> 144:ef7eb2e8f9f7 20 * OTHER DEALINGS IN THE SOFTWARE.
<> 144:ef7eb2e8f9f7 21 *
<> 144:ef7eb2e8f9f7 22 * Except as contained in this notice, the name of Maxim Integrated
<> 144:ef7eb2e8f9f7 23 * Products, Inc. shall not be used except as stated in the Maxim Integrated
<> 144:ef7eb2e8f9f7 24 * Products, Inc. Branding Policy.
<> 144:ef7eb2e8f9f7 25 *
<> 144:ef7eb2e8f9f7 26 * The mere transfer of this software does not imply any licenses
<> 144:ef7eb2e8f9f7 27 * of trade secrets, proprietary technology, copyrights, patents,
<> 144:ef7eb2e8f9f7 28 * trademarks, maskwork rights, or any other form of intellectual
<> 144:ef7eb2e8f9f7 29 * property whatsoever. Maxim Integrated Products, Inc. retains all
<> 144:ef7eb2e8f9f7 30 * ownership rights.
<> 144:ef7eb2e8f9f7 31 *******************************************************************************
<> 144:ef7eb2e8f9f7 32 */
<> 144:ef7eb2e8f9f7 33
<> 144:ef7eb2e8f9f7 34 #ifndef _MXC_FLC_REGS_H_
<> 144:ef7eb2e8f9f7 35 #define _MXC_FLC_REGS_H_
<> 144:ef7eb2e8f9f7 36
<> 144:ef7eb2e8f9f7 37 #ifdef __cplusplus
<> 144:ef7eb2e8f9f7 38 extern "C" {
<> 144:ef7eb2e8f9f7 39 #endif
<> 144:ef7eb2e8f9f7 40
<> 144:ef7eb2e8f9f7 41 #include <stdint.h>
<> 144:ef7eb2e8f9f7 42
<> 144:ef7eb2e8f9f7 43 /*
<> 144:ef7eb2e8f9f7 44 If types are not defined elsewhere (CMSIS) define them here
<> 144:ef7eb2e8f9f7 45 */
<> 144:ef7eb2e8f9f7 46 #ifndef __IO
<> 144:ef7eb2e8f9f7 47 #define __IO volatile
<> 144:ef7eb2e8f9f7 48 #endif
<> 144:ef7eb2e8f9f7 49 #ifndef __I
<> 144:ef7eb2e8f9f7 50 #define __I volatile const
<> 144:ef7eb2e8f9f7 51 #endif
<> 144:ef7eb2e8f9f7 52 #ifndef __O
<> 144:ef7eb2e8f9f7 53 #define __O volatile
<> 144:ef7eb2e8f9f7 54 #endif
<> 144:ef7eb2e8f9f7 55
<> 144:ef7eb2e8f9f7 56
<> 144:ef7eb2e8f9f7 57 #define MXC_V_FLC_ERASE_CODE_PAGE_ERASE ((uint8_t)0x55)
<> 144:ef7eb2e8f9f7 58 #define MXC_V_FLC_ERASE_CODE_MASS_ERASE ((uint8_t)0xAA)
<> 144:ef7eb2e8f9f7 59 #define MXC_V_FLC_FLSH_UNLOCK_KEY ((uint8_t)0x2)
<> 144:ef7eb2e8f9f7 60
<> 144:ef7eb2e8f9f7 61 /*
<> 144:ef7eb2e8f9f7 62 Typedefed structure(s) for module registers (per instance or section) with direct 32-bit
<> 144:ef7eb2e8f9f7 63 access to each register in module.
<> 144:ef7eb2e8f9f7 64 */
<> 144:ef7eb2e8f9f7 65
<> 144:ef7eb2e8f9f7 66 /* Offset Register Description
<> 144:ef7eb2e8f9f7 67 ============= ============================================================================ */
<> 144:ef7eb2e8f9f7 68 typedef struct {
<> 144:ef7eb2e8f9f7 69 __IO uint32_t faddr; /* 0x0000 Flash Operation Address */
<> 144:ef7eb2e8f9f7 70 __IO uint32_t fckdiv; /* 0x0004 Flash Clock Pulse Divisor */
<> 144:ef7eb2e8f9f7 71 __IO uint32_t ctrl; /* 0x0008 Flash Control Register */
<> 144:ef7eb2e8f9f7 72 __I uint32_t rsv00C[6]; /* 0x000C-0x0020 */
<> 144:ef7eb2e8f9f7 73 __IO uint32_t intr; /* 0x0024 Flash Controller Interrupt Flags and Enable/Disable 0 */
<> 144:ef7eb2e8f9f7 74 __I uint32_t rsv028[2]; /* 0x0028-0x002C */
<> 144:ef7eb2e8f9f7 75 __IO uint32_t fdata; /* 0x0030 Flash Operation Data Register */
<> 144:ef7eb2e8f9f7 76 __I uint32_t rsv034[7]; /* 0x0034-0x004C */
<> 144:ef7eb2e8f9f7 77 __IO uint32_t perform; /* 0x0050 Flash Performance Settings */
<> 144:ef7eb2e8f9f7 78 __I uint32_t rsv054[11]; /* 0x0054-0x007C */
<> 144:ef7eb2e8f9f7 79 __IO uint32_t status; /* 0x0080 Security Status Flags */
<> 144:ef7eb2e8f9f7 80 __I uint32_t rsv084; /* 0x0084 */
<> 144:ef7eb2e8f9f7 81 __IO uint32_t security; /* 0x0088 Flash Controller Security Settings */
<> 144:ef7eb2e8f9f7 82 __I uint32_t rsv08C[4]; /* 0x008C-0x0098 */
<> 144:ef7eb2e8f9f7 83 __IO uint32_t bypass; /* 0x009C Status Flags for DSB Operations */
<> 144:ef7eb2e8f9f7 84 __I uint32_t rsv0A0[24]; /* 0x00A0-0x00FC */
<> 144:ef7eb2e8f9f7 85 __IO uint32_t user_option; /* 0x0100 Used to set DSB Access code and Auto-Lock in info block */
<> 144:ef7eb2e8f9f7 86 __I uint32_t rsv104[15]; /* 0x0104-0x013C */
<> 144:ef7eb2e8f9f7 87 __IO uint32_t ctrl2; /* 0x0140 Flash Control Register 2 */
<> 144:ef7eb2e8f9f7 88 __IO uint32_t intfl1; /* 0x0144 Interrupt Flags Register 1 */
<> 144:ef7eb2e8f9f7 89 __IO uint32_t inten1; /* 0x0148 Interrupt Enable/Disable Register 1 */
<> 144:ef7eb2e8f9f7 90 __I uint32_t rsv14C[9]; /* 0x014C-0x016C */
<> 144:ef7eb2e8f9f7 91 __IO uint32_t bl_ctrl; /* 0x0170 Bootloader Control Register */
<> 144:ef7eb2e8f9f7 92 __IO uint32_t twk; /* 0x0174 FLC TWK Cycle Count */
<> 144:ef7eb2e8f9f7 93 __I uint32_t rsv178; /* 0x0178 */
<> 144:ef7eb2e8f9f7 94 __IO uint32_t slm; /* 0x017C Sleep Mode Register */
<> 144:ef7eb2e8f9f7 95 } mxc_flc_regs_t;
<> 144:ef7eb2e8f9f7 96
<> 144:ef7eb2e8f9f7 97
<> 144:ef7eb2e8f9f7 98 /*
<> 144:ef7eb2e8f9f7 99 Register offsets for module FLC.
<> 144:ef7eb2e8f9f7 100 */
<> 144:ef7eb2e8f9f7 101
<> 144:ef7eb2e8f9f7 102 #define MXC_R_FLC_OFFS_FADDR ((uint32_t)0x00000000UL)
<> 144:ef7eb2e8f9f7 103 #define MXC_R_FLC_OFFS_FCKDIV ((uint32_t)0x00000004UL)
<> 144:ef7eb2e8f9f7 104 #define MXC_R_FLC_OFFS_CTRL ((uint32_t)0x00000008UL)
<> 144:ef7eb2e8f9f7 105 #define MXC_R_FLC_OFFS_INTR ((uint32_t)0x00000024UL)
<> 144:ef7eb2e8f9f7 106 #define MXC_R_FLC_OFFS_FDATA ((uint32_t)0x00000030UL)
<> 144:ef7eb2e8f9f7 107 #define MXC_R_FLC_OFFS_PERFORM ((uint32_t)0x00000050UL)
<> 144:ef7eb2e8f9f7 108 #define MXC_R_FLC_OFFS_STATUS ((uint32_t)0x00000080UL)
<> 144:ef7eb2e8f9f7 109 #define MXC_R_FLC_OFFS_SECURITY ((uint32_t)0x00000088UL)
<> 144:ef7eb2e8f9f7 110 #define MXC_R_FLC_OFFS_BYPASS ((uint32_t)0x0000009CUL)
<> 144:ef7eb2e8f9f7 111 #define MXC_R_FLC_OFFS_USER_OPTION ((uint32_t)0x00000100UL)
<> 144:ef7eb2e8f9f7 112 #define MXC_R_FLC_OFFS_CTRL2 ((uint32_t)0x00000140UL)
<> 144:ef7eb2e8f9f7 113 #define MXC_R_FLC_OFFS_INTFL1 ((uint32_t)0x00000144UL)
<> 144:ef7eb2e8f9f7 114 #define MXC_R_FLC_OFFS_INTEN1 ((uint32_t)0x00000148UL)
<> 144:ef7eb2e8f9f7 115 #define MXC_R_FLC_OFFS_BL_CTRL ((uint32_t)0x00000170UL)
<> 144:ef7eb2e8f9f7 116 #define MXC_R_FLC_OFFS_TWK ((uint32_t)0x00000174UL)
<> 144:ef7eb2e8f9f7 117 #define MXC_R_FLC_OFFS_SLM ((uint32_t)0x0000017CUL)
<> 144:ef7eb2e8f9f7 118
<> 144:ef7eb2e8f9f7 119
<> 144:ef7eb2e8f9f7 120 /*
<> 144:ef7eb2e8f9f7 121 Field positions and masks for module FLC.
<> 144:ef7eb2e8f9f7 122 */
<> 144:ef7eb2e8f9f7 123
<> 144:ef7eb2e8f9f7 124 #define MXC_F_FLC_FADDR_FADDR_POS 0
<> 144:ef7eb2e8f9f7 125 #define MXC_F_FLC_FADDR_FADDR ((uint32_t)(0x003FFFFFUL << MXC_F_FLC_FADDR_FADDR_POS))
<> 144:ef7eb2e8f9f7 126
<> 144:ef7eb2e8f9f7 127 #define MXC_F_FLC_FCKDIV_FCKDIV_POS 0
<> 144:ef7eb2e8f9f7 128 #define MXC_F_FLC_FCKDIV_FCKDIV ((uint32_t)(0x0000007FUL << MXC_F_FLC_FCKDIV_FCKDIV_POS))
<> 144:ef7eb2e8f9f7 129
<> 144:ef7eb2e8f9f7 130 #define MXC_F_FLC_CTRL_WRITE_POS 0
<> 144:ef7eb2e8f9f7 131 #define MXC_F_FLC_CTRL_WRITE ((uint32_t)(0x00000001UL << MXC_F_FLC_CTRL_WRITE_POS))
<> 144:ef7eb2e8f9f7 132 #define MXC_F_FLC_CTRL_MASS_ERASE_POS 1
<> 144:ef7eb2e8f9f7 133 #define MXC_F_FLC_CTRL_MASS_ERASE ((uint32_t)(0x00000001UL << MXC_F_FLC_CTRL_MASS_ERASE_POS))
<> 144:ef7eb2e8f9f7 134 #define MXC_F_FLC_CTRL_PAGE_ERASE_POS 2
<> 144:ef7eb2e8f9f7 135 #define MXC_F_FLC_CTRL_PAGE_ERASE ((uint32_t)(0x00000001UL << MXC_F_FLC_CTRL_PAGE_ERASE_POS))
<> 144:ef7eb2e8f9f7 136 #define MXC_F_FLC_CTRL_ERASE_CODE_POS 8
<> 144:ef7eb2e8f9f7 137 #define MXC_F_FLC_CTRL_ERASE_CODE ((uint32_t)(0x000000FFUL << MXC_F_FLC_CTRL_ERASE_CODE_POS))
<> 144:ef7eb2e8f9f7 138 #define MXC_F_FLC_CTRL_INFO_BLOCK_UNLOCK_POS 16
<> 144:ef7eb2e8f9f7 139 #define MXC_F_FLC_CTRL_INFO_BLOCK_UNLOCK ((uint32_t)(0x00000001UL << MXC_F_FLC_CTRL_INFO_BLOCK_UNLOCK_POS))
<> 144:ef7eb2e8f9f7 140 #define MXC_F_FLC_CTRL_WRITE_ENABLE_POS 17
<> 144:ef7eb2e8f9f7 141 #define MXC_F_FLC_CTRL_WRITE_ENABLE ((uint32_t)(0x00000001UL << MXC_F_FLC_CTRL_WRITE_ENABLE_POS))
<> 144:ef7eb2e8f9f7 142 #define MXC_F_FLC_CTRL_PENDING_POS 24
<> 144:ef7eb2e8f9f7 143 #define MXC_F_FLC_CTRL_PENDING ((uint32_t)(0x00000001UL << MXC_F_FLC_CTRL_PENDING_POS))
<> 144:ef7eb2e8f9f7 144 #define MXC_F_FLC_CTRL_INFO_BLOCK_VALID_POS 25
<> 144:ef7eb2e8f9f7 145 #define MXC_F_FLC_CTRL_INFO_BLOCK_VALID ((uint32_t)(0x00000001UL << MXC_F_FLC_CTRL_INFO_BLOCK_VALID_POS))
<> 144:ef7eb2e8f9f7 146 #define MXC_F_FLC_CTRL_AUTO_INCRE_MODE_POS 27
<> 144:ef7eb2e8f9f7 147 #define MXC_F_FLC_CTRL_AUTO_INCRE_MODE ((uint32_t)(0x00000001UL << MXC_F_FLC_CTRL_AUTO_INCRE_MODE_POS))
<> 144:ef7eb2e8f9f7 148 #define MXC_F_FLC_CTRL_FLSH_UNLOCK_POS 28
<> 144:ef7eb2e8f9f7 149 #define MXC_F_FLC_CTRL_FLSH_UNLOCK ((uint32_t)(0x0000000FUL << MXC_F_FLC_CTRL_FLSH_UNLOCK_POS))
<> 144:ef7eb2e8f9f7 150
<> 144:ef7eb2e8f9f7 151 #define MXC_F_FLC_INTR_STARTED_IF_POS 0
<> 144:ef7eb2e8f9f7 152 #define MXC_F_FLC_INTR_STARTED_IF ((uint32_t)(0x00000001UL << MXC_F_FLC_INTR_STARTED_IF_POS))
<> 144:ef7eb2e8f9f7 153 #define MXC_F_FLC_INTR_FAILED_IF_POS 1
<> 144:ef7eb2e8f9f7 154 #define MXC_F_FLC_INTR_FAILED_IF ((uint32_t)(0x00000001UL << MXC_F_FLC_INTR_FAILED_IF_POS))
<> 144:ef7eb2e8f9f7 155 #define MXC_F_FLC_INTR_STARTED_IE_POS 8
<> 144:ef7eb2e8f9f7 156 #define MXC_F_FLC_INTR_STARTED_IE ((uint32_t)(0x00000001UL << MXC_F_FLC_INTR_STARTED_IE_POS))
<> 144:ef7eb2e8f9f7 157 #define MXC_F_FLC_INTR_FAILED_IE_POS 9
<> 144:ef7eb2e8f9f7 158 #define MXC_F_FLC_INTR_FAILED_IE ((uint32_t)(0x00000001UL << MXC_F_FLC_INTR_FAILED_IE_POS))
<> 144:ef7eb2e8f9f7 159
<> 144:ef7eb2e8f9f7 160 #define MXC_F_FLC_PERFORM_DELAY_SE_EN_POS 0
<> 144:ef7eb2e8f9f7 161 #define MXC_F_FLC_PERFORM_DELAY_SE_EN ((uint32_t)(0x00000001UL << MXC_F_FLC_PERFORM_DELAY_SE_EN_POS))
<> 144:ef7eb2e8f9f7 162 #define MXC_F_FLC_PERFORM_FAST_READ_MODE_EN_POS 8
<> 144:ef7eb2e8f9f7 163 #define MXC_F_FLC_PERFORM_FAST_READ_MODE_EN ((uint32_t)(0x00000001UL << MXC_F_FLC_PERFORM_FAST_READ_MODE_EN_POS))
<> 144:ef7eb2e8f9f7 164
<> 144:ef7eb2e8f9f7 165 #define MXC_F_FLC_STATUS_JTAG_LOCK_WINDOW_POS 0
<> 144:ef7eb2e8f9f7 166 #define MXC_F_FLC_STATUS_JTAG_LOCK_WINDOW ((uint32_t)(0x00000001UL << MXC_F_FLC_STATUS_JTAG_LOCK_WINDOW_POS))
<> 144:ef7eb2e8f9f7 167 #define MXC_F_FLC_STATUS_JTAG_LOCK_STATIC_POS 1
<> 144:ef7eb2e8f9f7 168 #define MXC_F_FLC_STATUS_JTAG_LOCK_STATIC ((uint32_t)(0x00000001UL << MXC_F_FLC_STATUS_JTAG_LOCK_STATIC_POS))
<> 144:ef7eb2e8f9f7 169 #define MXC_F_FLC_STATUS_AUTO_LOCK_POS 3
<> 144:ef7eb2e8f9f7 170 #define MXC_F_FLC_STATUS_AUTO_LOCK ((uint32_t)(0x00000001UL << MXC_F_FLC_STATUS_AUTO_LOCK_POS))
<> 144:ef7eb2e8f9f7 171 #define MXC_F_FLC_STATUS_TRIM_UPDATE_DONE_POS 29
<> 144:ef7eb2e8f9f7 172 #define MXC_F_FLC_STATUS_TRIM_UPDATE_DONE ((uint32_t)(0x00000001UL << MXC_F_FLC_STATUS_TRIM_UPDATE_DONE_POS))
<> 144:ef7eb2e8f9f7 173 #define MXC_F_FLC_STATUS_INFO_BLOCK_VALID_POS 30
<> 144:ef7eb2e8f9f7 174 #define MXC_F_FLC_STATUS_INFO_BLOCK_VALID ((uint32_t)(0x00000001UL << MXC_F_FLC_STATUS_INFO_BLOCK_VALID_POS))
<> 144:ef7eb2e8f9f7 175
<> 144:ef7eb2e8f9f7 176 #define MXC_F_FLC_SECURITY_DEBUG_DISABLE_POS 0
<> 144:ef7eb2e8f9f7 177 #define MXC_F_FLC_SECURITY_DEBUG_DISABLE ((uint32_t)(0x000000FFUL << MXC_F_FLC_SECURITY_DEBUG_DISABLE_POS))
<> 144:ef7eb2e8f9f7 178 #define MXC_F_FLC_SECURITY_MASS_ERASE_LOCK_POS 8
<> 144:ef7eb2e8f9f7 179 #define MXC_F_FLC_SECURITY_MASS_ERASE_LOCK ((uint32_t)(0x0000000FUL << MXC_F_FLC_SECURITY_MASS_ERASE_LOCK_POS))
<> 144:ef7eb2e8f9f7 180 #define MXC_F_FLC_SECURITY_SECURITY_LOCK_POS 28
<> 144:ef7eb2e8f9f7 181 #define MXC_F_FLC_SECURITY_SECURITY_LOCK ((uint32_t)(0x0000000FUL << MXC_F_FLC_SECURITY_SECURITY_LOCK_POS))
<> 144:ef7eb2e8f9f7 182
<> 144:ef7eb2e8f9f7 183 #define MXC_F_FLC_BYPASS_DESTRUCT_BYPASS_ERASE_POS 0
<> 144:ef7eb2e8f9f7 184 #define MXC_F_FLC_BYPASS_DESTRUCT_BYPASS_ERASE ((uint32_t)(0x00000001UL << MXC_F_FLC_BYPASS_DESTRUCT_BYPASS_ERASE_POS))
<> 144:ef7eb2e8f9f7 185 #define MXC_F_FLC_BYPASS_SUPERWIPE_ERASE_POS 1
<> 144:ef7eb2e8f9f7 186 #define MXC_F_FLC_BYPASS_SUPERWIPE_ERASE ((uint32_t)(0x00000001UL << MXC_F_FLC_BYPASS_SUPERWIPE_ERASE_POS))
<> 144:ef7eb2e8f9f7 187 #define MXC_F_FLC_BYPASS_DESTRUCT_BYPASS_COMPLETE_POS 2
<> 144:ef7eb2e8f9f7 188 #define MXC_F_FLC_BYPASS_DESTRUCT_BYPASS_COMPLETE ((uint32_t)(0x00000001UL << MXC_F_FLC_BYPASS_DESTRUCT_BYPASS_COMPLETE_POS))
<> 144:ef7eb2e8f9f7 189 #define MXC_F_FLC_BYPASS_SUPERWIPE_COMPLETE_POS 3
<> 144:ef7eb2e8f9f7 190 #define MXC_F_FLC_BYPASS_SUPERWIPE_COMPLETE ((uint32_t)(0x00000001UL << MXC_F_FLC_BYPASS_SUPERWIPE_COMPLETE_POS))
<> 144:ef7eb2e8f9f7 191
<> 144:ef7eb2e8f9f7 192 #define MXC_F_FLC_CTRL2_FLASH_LVE_POS 0
<> 144:ef7eb2e8f9f7 193 #define MXC_F_FLC_CTRL2_FLASH_LVE ((uint32_t)(0x00000001UL << MXC_F_FLC_CTRL2_FLASH_LVE_POS))
<> 144:ef7eb2e8f9f7 194 #define MXC_F_FLC_CTRL2_FRC_FCLK1_ON_POS 1
<> 144:ef7eb2e8f9f7 195 #define MXC_F_FLC_CTRL2_FRC_FCLK1_ON ((uint32_t)(0x00000001UL << MXC_F_FLC_CTRL2_FRC_FCLK1_ON_POS))
<> 144:ef7eb2e8f9f7 196 #define MXC_F_FLC_CTRL2_BYPASS_AHB_FAIL_POS 8
<> 144:ef7eb2e8f9f7 197 #define MXC_F_FLC_CTRL2_BYPASS_AHB_FAIL ((uint32_t)(0x000000FFUL << MXC_F_FLC_CTRL2_BYPASS_AHB_FAIL_POS))
<> 144:ef7eb2e8f9f7 198
<> 144:ef7eb2e8f9f7 199 #define MXC_F_FLC_INTFL1_SRAM_ADDR_WRAPPED_POS 0
<> 144:ef7eb2e8f9f7 200 #define MXC_F_FLC_INTFL1_SRAM_ADDR_WRAPPED ((uint32_t)(0x00000001UL << MXC_F_FLC_INTFL1_SRAM_ADDR_WRAPPED_POS))
<> 144:ef7eb2e8f9f7 201 #define MXC_F_FLC_INTFL1_INVALID_FLASH_ADDR_POS 1
<> 144:ef7eb2e8f9f7 202 #define MXC_F_FLC_INTFL1_INVALID_FLASH_ADDR ((uint32_t)(0x00000001UL << MXC_F_FLC_INTFL1_INVALID_FLASH_ADDR_POS))
<> 144:ef7eb2e8f9f7 203 #define MXC_F_FLC_INTFL1_FLASH_READ_LOCKED_POS 2
<> 144:ef7eb2e8f9f7 204 #define MXC_F_FLC_INTFL1_FLASH_READ_LOCKED ((uint32_t)(0x00000001UL << MXC_F_FLC_INTFL1_FLASH_READ_LOCKED_POS))
<> 144:ef7eb2e8f9f7 205 #define MXC_F_FLC_INTFL1_TRIM_UPDATE_DONE_POS 3
<> 144:ef7eb2e8f9f7 206 #define MXC_F_FLC_INTFL1_TRIM_UPDATE_DONE ((uint32_t)(0x00000001UL << MXC_F_FLC_INTFL1_TRIM_UPDATE_DONE_POS))
<> 144:ef7eb2e8f9f7 207
<> 144:ef7eb2e8f9f7 208 #define MXC_F_FLC_INTEN1_SRAM_ADDR_WRAPPED_POS 0
<> 144:ef7eb2e8f9f7 209 #define MXC_F_FLC_INTEN1_SRAM_ADDR_WRAPPED ((uint32_t)(0x00000001UL << MXC_F_FLC_INTEN1_SRAM_ADDR_WRAPPED_POS))
<> 144:ef7eb2e8f9f7 210 #define MXC_F_FLC_INTEN1_INVALID_FLASH_ADDR_POS 1
<> 144:ef7eb2e8f9f7 211 #define MXC_F_FLC_INTEN1_INVALID_FLASH_ADDR ((uint32_t)(0x00000001UL << MXC_F_FLC_INTEN1_INVALID_FLASH_ADDR_POS))
<> 144:ef7eb2e8f9f7 212 #define MXC_F_FLC_INTEN1_FLASH_READ_LOCKED_POS 2
<> 144:ef7eb2e8f9f7 213 #define MXC_F_FLC_INTEN1_FLASH_READ_LOCKED ((uint32_t)(0x00000001UL << MXC_F_FLC_INTEN1_FLASH_READ_LOCKED_POS))
<> 144:ef7eb2e8f9f7 214 #define MXC_F_FLC_INTEN1_TRIM_UPDATE_DONE_POS 3
<> 144:ef7eb2e8f9f7 215 #define MXC_F_FLC_INTEN1_TRIM_UPDATE_DONE ((uint32_t)(0x00000001UL << MXC_F_FLC_INTEN1_TRIM_UPDATE_DONE_POS))
<> 144:ef7eb2e8f9f7 216
<> 144:ef7eb2e8f9f7 217
<> 144:ef7eb2e8f9f7 218
<> 144:ef7eb2e8f9f7 219 #ifdef __cplusplus
<> 144:ef7eb2e8f9f7 220 }
<> 144:ef7eb2e8f9f7 221 #endif
<> 144:ef7eb2e8f9f7 222
<> 144:ef7eb2e8f9f7 223 #endif /* _MXC_FLC_REGS_H_ */
<> 144:ef7eb2e8f9f7 224