PokittoLib - PokittoLib is the library needed for programming …

Users » spinal » Code » PokittoLib

PokittoLib is the library needed for programming the Pokitto DIY game console (www.pokitto.com)

mbed-pokitto/targets/cmsis/core_cm4.h@15:0bbe8f6fae32, 2017-10-18 (annotated)

Committer:: spinal
Date:: Wed Oct 18 14:47:54 2017 +0000
Revision:: 15:0bbe8f6fae32
Parent:: 6:ea7377f3d1af

direct lcd stuff used by sensitive

Who changed what in which revision?

User	Revision	Line number	New contents of line
Pokitto	6:ea7377f3d1af	1	/************************************************************************//
Pokitto	6:ea7377f3d1af	2	* @file core_cm4.h
Pokitto	6:ea7377f3d1af	3	* @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File
Pokitto	6:ea7377f3d1af	4	* @version V3.20
Pokitto	6:ea7377f3d1af	5	* @date 25. February 2013
Pokitto	6:ea7377f3d1af	6	*
Pokitto	6:ea7377f3d1af	7	* @note
Pokitto	6:ea7377f3d1af	8	*
Pokitto	6:ea7377f3d1af	9	******************************************************************************/
Pokitto	6:ea7377f3d1af	10	/* Copyright (c) 2009 - 2013 ARM LIMITED
Pokitto	6:ea7377f3d1af	11
Pokitto	6:ea7377f3d1af	12	All rights reserved.
Pokitto	6:ea7377f3d1af	13	Redistribution and use in source and binary forms, with or without
Pokitto	6:ea7377f3d1af	14	modification, are permitted provided that the following conditions are met:
Pokitto	6:ea7377f3d1af	15	- Redistributions of source code must retain the above copyright
Pokitto	6:ea7377f3d1af	16	notice, this list of conditions and the following disclaimer.
Pokitto	6:ea7377f3d1af	17	- Redistributions in binary form must reproduce the above copyright
Pokitto	6:ea7377f3d1af	18	notice, this list of conditions and the following disclaimer in the
Pokitto	6:ea7377f3d1af	19	documentation and/or other materials provided with the distribution.
Pokitto	6:ea7377f3d1af	20	- Neither the name of ARM nor the names of its contributors may be used
Pokitto	6:ea7377f3d1af	21	to endorse or promote products derived from this software without
Pokitto	6:ea7377f3d1af	22	specific prior written permission.
Pokitto	6:ea7377f3d1af	23	*
Pokitto	6:ea7377f3d1af	24	THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
Pokitto	6:ea7377f3d1af	25	AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
Pokitto	6:ea7377f3d1af	26	IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
Pokitto	6:ea7377f3d1af	27	ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
Pokitto	6:ea7377f3d1af	28	LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
Pokitto	6:ea7377f3d1af	29	CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
Pokitto	6:ea7377f3d1af	30	SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
Pokitto	6:ea7377f3d1af	31	INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
Pokitto	6:ea7377f3d1af	32	CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
Pokitto	6:ea7377f3d1af	33	ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
Pokitto	6:ea7377f3d1af	34	POSSIBILITY OF SUCH DAMAGE.
Pokitto	6:ea7377f3d1af	35	---------------------------------------------------------------------------*/
Pokitto	6:ea7377f3d1af	36
Pokitto	6:ea7377f3d1af	37
Pokitto	6:ea7377f3d1af	38	#if defined ( __ICCARM__ )
Pokitto	6:ea7377f3d1af	39	#pragma system_include /* treat file as system include file for MISRA check */
Pokitto	6:ea7377f3d1af	40	#endif
Pokitto	6:ea7377f3d1af	41
Pokitto	6:ea7377f3d1af	42	#ifdef __cplusplus
Pokitto	6:ea7377f3d1af	43	extern "C" {
Pokitto	6:ea7377f3d1af	44	#endif
Pokitto	6:ea7377f3d1af	45
Pokitto	6:ea7377f3d1af	46	#ifndef __CORE_CM4_H_GENERIC
Pokitto	6:ea7377f3d1af	47	#define __CORE_CM4_H_GENERIC
Pokitto	6:ea7377f3d1af	48
Pokitto	6:ea7377f3d1af	49	/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
Pokitto	6:ea7377f3d1af	50	CMSIS violates the following MISRA-C:2004 rules:
Pokitto	6:ea7377f3d1af	51
Pokitto	6:ea7377f3d1af	52	\li Required Rule 8.5, object/function definition in header file.<br>
Pokitto	6:ea7377f3d1af	53	Function definitions in header files are used to allow 'inlining'.
Pokitto	6:ea7377f3d1af	54
Pokitto	6:ea7377f3d1af	55	\li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
Pokitto	6:ea7377f3d1af	56	Unions are used for effective representation of core registers.
Pokitto	6:ea7377f3d1af	57
Pokitto	6:ea7377f3d1af	58	\li Advisory Rule 19.7, Function-like macro defined.<br>
Pokitto	6:ea7377f3d1af	59	Function-like macros are used to allow more efficient code.
Pokitto	6:ea7377f3d1af	60	*/
Pokitto	6:ea7377f3d1af	61
Pokitto	6:ea7377f3d1af	62
Pokitto	6:ea7377f3d1af	63	/*******************************************************************************
Pokitto	6:ea7377f3d1af	64	* CMSIS definitions
Pokitto	6:ea7377f3d1af	65	******************************************************************************/
Pokitto	6:ea7377f3d1af	66	/** \ingroup Cortex_M4
Pokitto	6:ea7377f3d1af	67	@{
Pokitto	6:ea7377f3d1af	68	*/
Pokitto	6:ea7377f3d1af	69
Pokitto	6:ea7377f3d1af	70	/* CMSIS CM4 definitions */
Pokitto	6:ea7377f3d1af	71	#define __CM4_CMSIS_VERSION_MAIN (0x03) /!< [31:16] CMSIS HAL main version /
Pokitto	6:ea7377f3d1af	72	#define __CM4_CMSIS_VERSION_SUB (0x20) /!< [15:0] CMSIS HAL sub version /
Pokitto	6:ea7377f3d1af	73	#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16) \| \
Pokitto	6:ea7377f3d1af	74	__CM4_CMSIS_VERSION_SUB ) /!< CMSIS HAL version number /
Pokitto	6:ea7377f3d1af	75
Pokitto	6:ea7377f3d1af	76	#define __CORTEX_M (0x04) /!< Cortex-M Core /
Pokitto	6:ea7377f3d1af	77
Pokitto	6:ea7377f3d1af	78
Pokitto	6:ea7377f3d1af	79	#if defined ( __CC_ARM )
Pokitto	6:ea7377f3d1af	80	#define __ASM __asm /!< asm keyword for ARM Compiler /
Pokitto	6:ea7377f3d1af	81	#define __INLINE __inline /!< inline keyword for ARM Compiler /
Pokitto	6:ea7377f3d1af	82	#define __STATIC_INLINE static __inline
Pokitto	6:ea7377f3d1af	83
Pokitto	6:ea7377f3d1af	84	#elif defined ( __ICCARM__ )
Pokitto	6:ea7377f3d1af	85	#define __ASM __asm /!< asm keyword for IAR Compiler /
Pokitto	6:ea7377f3d1af	86	#define __INLINE inline /!< inline keyword for IAR Compiler. Only available in High optimization mode! /
Pokitto	6:ea7377f3d1af	87	#define __STATIC_INLINE static inline
Pokitto	6:ea7377f3d1af	88
Pokitto	6:ea7377f3d1af	89	#elif defined ( __TMS470__ )
Pokitto	6:ea7377f3d1af	90	#define __ASM __asm /!< asm keyword for TI CCS Compiler /
Pokitto	6:ea7377f3d1af	91	#define __STATIC_INLINE static inline
Pokitto	6:ea7377f3d1af	92
Pokitto	6:ea7377f3d1af	93	#elif defined ( __GNUC__ )
Pokitto	6:ea7377f3d1af	94	#define __ASM __asm /!< asm keyword for GNU Compiler /
Pokitto	6:ea7377f3d1af	95	#define __INLINE inline /!< inline keyword for GNU Compiler /
Pokitto	6:ea7377f3d1af	96	#define __STATIC_INLINE static inline
Pokitto	6:ea7377f3d1af	97
Pokitto	6:ea7377f3d1af	98	#elif defined ( __TASKING__ )
Pokitto	6:ea7377f3d1af	99	#define __ASM __asm /!< asm keyword for TASKING Compiler /
Pokitto	6:ea7377f3d1af	100	#define __INLINE inline /!< inline keyword for TASKING Compiler /
Pokitto	6:ea7377f3d1af	101	#define __STATIC_INLINE static inline
Pokitto	6:ea7377f3d1af	102
Pokitto	6:ea7377f3d1af	103	#endif
Pokitto	6:ea7377f3d1af	104
Pokitto	6:ea7377f3d1af	105	/** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
Pokitto	6:ea7377f3d1af	106	*/
Pokitto	6:ea7377f3d1af	107	#if defined ( __CC_ARM )
Pokitto	6:ea7377f3d1af	108	#if defined __TARGET_FPU_VFP
Pokitto	6:ea7377f3d1af	109	#if (__FPU_PRESENT == 1)
Pokitto	6:ea7377f3d1af	110	#define __FPU_USED 1
Pokitto	6:ea7377f3d1af	111	#else
Pokitto	6:ea7377f3d1af	112	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Pokitto	6:ea7377f3d1af	113	#define __FPU_USED 0
Pokitto	6:ea7377f3d1af	114	#endif
Pokitto	6:ea7377f3d1af	115	#else
Pokitto	6:ea7377f3d1af	116	#define __FPU_USED 0
Pokitto	6:ea7377f3d1af	117	#endif
Pokitto	6:ea7377f3d1af	118
Pokitto	6:ea7377f3d1af	119	#elif defined ( __ICCARM__ )
Pokitto	6:ea7377f3d1af	120	#if defined __ARMVFP__
Pokitto	6:ea7377f3d1af	121	#if (__FPU_PRESENT == 1)
Pokitto	6:ea7377f3d1af	122	#define __FPU_USED 1
Pokitto	6:ea7377f3d1af	123	#else
Pokitto	6:ea7377f3d1af	124	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Pokitto	6:ea7377f3d1af	125	#define __FPU_USED 0
Pokitto	6:ea7377f3d1af	126	#endif
Pokitto	6:ea7377f3d1af	127	#else
Pokitto	6:ea7377f3d1af	128	#define __FPU_USED 0
Pokitto	6:ea7377f3d1af	129	#endif
Pokitto	6:ea7377f3d1af	130
Pokitto	6:ea7377f3d1af	131	#elif defined ( __TMS470__ )
Pokitto	6:ea7377f3d1af	132	#if defined __TI_VFP_SUPPORT__
Pokitto	6:ea7377f3d1af	133	#if (__FPU_PRESENT == 1)
Pokitto	6:ea7377f3d1af	134	#define __FPU_USED 1
Pokitto	6:ea7377f3d1af	135	#else
Pokitto	6:ea7377f3d1af	136	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Pokitto	6:ea7377f3d1af	137	#define __FPU_USED 0
Pokitto	6:ea7377f3d1af	138	#endif
Pokitto	6:ea7377f3d1af	139	#else
Pokitto	6:ea7377f3d1af	140	#define __FPU_USED 0
Pokitto	6:ea7377f3d1af	141	#endif
Pokitto	6:ea7377f3d1af	142
Pokitto	6:ea7377f3d1af	143	#elif defined ( __GNUC__ )
Pokitto	6:ea7377f3d1af	144	#if defined (__VFP_FP__) && !defined(__SOFTFP__)
Pokitto	6:ea7377f3d1af	145	#if (__FPU_PRESENT == 1)
Pokitto	6:ea7377f3d1af	146	#define __FPU_USED 1
Pokitto	6:ea7377f3d1af	147	#else
Pokitto	6:ea7377f3d1af	148	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Pokitto	6:ea7377f3d1af	149	#define __FPU_USED 0
Pokitto	6:ea7377f3d1af	150	#endif
Pokitto	6:ea7377f3d1af	151	#else
Pokitto	6:ea7377f3d1af	152	#define __FPU_USED 0
Pokitto	6:ea7377f3d1af	153	#endif
Pokitto	6:ea7377f3d1af	154
Pokitto	6:ea7377f3d1af	155	#elif defined ( __TASKING__ )
Pokitto	6:ea7377f3d1af	156	#if defined __FPU_VFP__
Pokitto	6:ea7377f3d1af	157	#if (__FPU_PRESENT == 1)
Pokitto	6:ea7377f3d1af	158	#define __FPU_USED 1
Pokitto	6:ea7377f3d1af	159	#else
Pokitto	6:ea7377f3d1af	160	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Pokitto	6:ea7377f3d1af	161	#define __FPU_USED 0
Pokitto	6:ea7377f3d1af	162	#endif
Pokitto	6:ea7377f3d1af	163	#else
Pokitto	6:ea7377f3d1af	164	#define __FPU_USED 0
Pokitto	6:ea7377f3d1af	165	#endif
Pokitto	6:ea7377f3d1af	166	#endif
Pokitto	6:ea7377f3d1af	167
Pokitto	6:ea7377f3d1af	168	#include <stdint.h> /* standard types definitions */
Pokitto	6:ea7377f3d1af	169	#include <core_cmInstr.h> /* Core Instruction Access */
Pokitto	6:ea7377f3d1af	170	#include <core_cmFunc.h> /* Core Function Access */
Pokitto	6:ea7377f3d1af	171	#include <core_cm4_simd.h> /* Compiler specific SIMD Intrinsics */
Pokitto	6:ea7377f3d1af	172
Pokitto	6:ea7377f3d1af	173	#endif /* __CORE_CM4_H_GENERIC */
Pokitto	6:ea7377f3d1af	174
Pokitto	6:ea7377f3d1af	175	#ifndef __CMSIS_GENERIC
Pokitto	6:ea7377f3d1af	176
Pokitto	6:ea7377f3d1af	177	#ifndef __CORE_CM4_H_DEPENDANT
Pokitto	6:ea7377f3d1af	178	#define __CORE_CM4_H_DEPENDANT
Pokitto	6:ea7377f3d1af	179
Pokitto	6:ea7377f3d1af	180	/* check device defines and use defaults */
Pokitto	6:ea7377f3d1af	181	#if defined __CHECK_DEVICE_DEFINES
Pokitto	6:ea7377f3d1af	182	#ifndef __CM4_REV
Pokitto	6:ea7377f3d1af	183	#define __CM4_REV 0x0000
Pokitto	6:ea7377f3d1af	184	#warning "__CM4_REV not defined in device header file; using default!"
Pokitto	6:ea7377f3d1af	185	#endif
Pokitto	6:ea7377f3d1af	186
Pokitto	6:ea7377f3d1af	187	#ifndef __FPU_PRESENT
Pokitto	6:ea7377f3d1af	188	#define __FPU_PRESENT 0
Pokitto	6:ea7377f3d1af	189	#warning "__FPU_PRESENT not defined in device header file; using default!"
Pokitto	6:ea7377f3d1af	190	#endif
Pokitto	6:ea7377f3d1af	191
Pokitto	6:ea7377f3d1af	192	#ifndef __MPU_PRESENT
Pokitto	6:ea7377f3d1af	193	#define __MPU_PRESENT 0
Pokitto	6:ea7377f3d1af	194	#warning "__MPU_PRESENT not defined in device header file; using default!"
Pokitto	6:ea7377f3d1af	195	#endif
Pokitto	6:ea7377f3d1af	196
Pokitto	6:ea7377f3d1af	197	#ifndef __NVIC_PRIO_BITS
Pokitto	6:ea7377f3d1af	198	#define __NVIC_PRIO_BITS 4
Pokitto	6:ea7377f3d1af	199	#warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
Pokitto	6:ea7377f3d1af	200	#endif
Pokitto	6:ea7377f3d1af	201
Pokitto	6:ea7377f3d1af	202	#ifndef __Vendor_SysTickConfig
Pokitto	6:ea7377f3d1af	203	#define __Vendor_SysTickConfig 0
Pokitto	6:ea7377f3d1af	204	#warning "__Vendor_SysTickConfig not defined in device header file; using default!"
Pokitto	6:ea7377f3d1af	205	#endif
Pokitto	6:ea7377f3d1af	206	#endif
Pokitto	6:ea7377f3d1af	207
Pokitto	6:ea7377f3d1af	208	/* IO definitions (access restrictions to peripheral registers) */
Pokitto	6:ea7377f3d1af	209	/**
Pokitto	6:ea7377f3d1af	210	\defgroup CMSIS_glob_defs CMSIS Global Defines
Pokitto	6:ea7377f3d1af	211
Pokitto	6:ea7377f3d1af	212	<strong>IO Type Qualifiers</strong> are used
Pokitto	6:ea7377f3d1af	213	\li to specify the access to peripheral variables.
Pokitto	6:ea7377f3d1af	214	\li for automatic generation of peripheral register debug information.
Pokitto	6:ea7377f3d1af	215	*/
Pokitto	6:ea7377f3d1af	216	#ifdef __cplusplus
Pokitto	6:ea7377f3d1af	217	#define __I volatile /!< Defines 'read only' permissions /
Pokitto	6:ea7377f3d1af	218	#else
Pokitto	6:ea7377f3d1af	219	#define __I volatile const /!< Defines 'read only' permissions /
Pokitto	6:ea7377f3d1af	220	#endif
Pokitto	6:ea7377f3d1af	221	#define __O volatile /!< Defines 'write only' permissions /
Pokitto	6:ea7377f3d1af	222	#define __IO volatile /!< Defines 'read / write' permissions /
Pokitto	6:ea7377f3d1af	223
Pokitto	6:ea7377f3d1af	224	/@} end of group Cortex_M4 /
Pokitto	6:ea7377f3d1af	225
Pokitto	6:ea7377f3d1af	226
Pokitto	6:ea7377f3d1af	227
Pokitto	6:ea7377f3d1af	228	/*******************************************************************************
Pokitto	6:ea7377f3d1af	229	* Register Abstraction
Pokitto	6:ea7377f3d1af	230	Core Register contain:
Pokitto	6:ea7377f3d1af	231	- Core Register
Pokitto	6:ea7377f3d1af	232	- Core NVIC Register
Pokitto	6:ea7377f3d1af	233	- Core SCB Register
Pokitto	6:ea7377f3d1af	234	- Core SysTick Register
Pokitto	6:ea7377f3d1af	235	- Core Debug Register
Pokitto	6:ea7377f3d1af	236	- Core MPU Register
Pokitto	6:ea7377f3d1af	237	- Core FPU Register
Pokitto	6:ea7377f3d1af	238	******************************************************************************/
Pokitto	6:ea7377f3d1af	239	/** \defgroup CMSIS_core_register Defines and Type Definitions
Pokitto	6:ea7377f3d1af	240	\brief Type definitions and defines for Cortex-M processor based devices.
Pokitto	6:ea7377f3d1af	241	*/
Pokitto	6:ea7377f3d1af	242
Pokitto	6:ea7377f3d1af	243	/** \ingroup CMSIS_core_register
Pokitto	6:ea7377f3d1af	244	\defgroup CMSIS_CORE Status and Control Registers
Pokitto	6:ea7377f3d1af	245	\brief Core Register type definitions.
Pokitto	6:ea7377f3d1af	246	@{
Pokitto	6:ea7377f3d1af	247	*/
Pokitto	6:ea7377f3d1af	248
Pokitto	6:ea7377f3d1af	249	/** \brief Union type to access the Application Program Status Register (APSR).
Pokitto	6:ea7377f3d1af	250	*/
Pokitto	6:ea7377f3d1af	251	typedef union
Pokitto	6:ea7377f3d1af	252	{
Pokitto	6:ea7377f3d1af	253	struct
Pokitto	6:ea7377f3d1af	254	{
Pokitto	6:ea7377f3d1af	255	#if (__CORTEX_M != 0x04)
Pokitto	6:ea7377f3d1af	256	uint32_t _reserved0:27; /!< bit: 0..26 Reserved /
Pokitto	6:ea7377f3d1af	257	#else
Pokitto	6:ea7377f3d1af	258	uint32_t _reserved0:16; /!< bit: 0..15 Reserved /
Pokitto	6:ea7377f3d1af	259	uint32_t GE:4; /!< bit: 16..19 Greater than or Equal flags /
Pokitto	6:ea7377f3d1af	260	uint32_t _reserved1:7; /!< bit: 20..26 Reserved /
Pokitto	6:ea7377f3d1af	261	#endif
Pokitto	6:ea7377f3d1af	262	uint32_t Q:1; /!< bit: 27 Saturation condition flag /
Pokitto	6:ea7377f3d1af	263	uint32_t V:1; /!< bit: 28 Overflow condition code flag /
Pokitto	6:ea7377f3d1af	264	uint32_t C:1; /!< bit: 29 Carry condition code flag /
Pokitto	6:ea7377f3d1af	265	uint32_t Z:1; /!< bit: 30 Zero condition code flag /
Pokitto	6:ea7377f3d1af	266	uint32_t N:1; /!< bit: 31 Negative condition code flag /
Pokitto	6:ea7377f3d1af	267	} b; /!< Structure used for bit access /
Pokitto	6:ea7377f3d1af	268	uint32_t w; /!< Type used for word access /
Pokitto	6:ea7377f3d1af	269	} APSR_Type;
Pokitto	6:ea7377f3d1af	270
Pokitto	6:ea7377f3d1af	271
Pokitto	6:ea7377f3d1af	272	/** \brief Union type to access the Interrupt Program Status Register (IPSR).
Pokitto	6:ea7377f3d1af	273	*/
Pokitto	6:ea7377f3d1af	274	typedef union
Pokitto	6:ea7377f3d1af	275	{
Pokitto	6:ea7377f3d1af	276	struct
Pokitto	6:ea7377f3d1af	277	{
Pokitto	6:ea7377f3d1af	278	uint32_t ISR:9; /!< bit: 0.. 8 Exception number /
Pokitto	6:ea7377f3d1af	279	uint32_t _reserved0:23; /!< bit: 9..31 Reserved /
Pokitto	6:ea7377f3d1af	280	} b; /!< Structure used for bit access /
Pokitto	6:ea7377f3d1af	281	uint32_t w; /!< Type used for word access /
Pokitto	6:ea7377f3d1af	282	} IPSR_Type;
Pokitto	6:ea7377f3d1af	283
Pokitto	6:ea7377f3d1af	284
Pokitto	6:ea7377f3d1af	285	/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
Pokitto	6:ea7377f3d1af	286	*/
Pokitto	6:ea7377f3d1af	287	typedef union
Pokitto	6:ea7377f3d1af	288	{
Pokitto	6:ea7377f3d1af	289	struct
Pokitto	6:ea7377f3d1af	290	{
Pokitto	6:ea7377f3d1af	291	uint32_t ISR:9; /!< bit: 0.. 8 Exception number /
Pokitto	6:ea7377f3d1af	292	#if (__CORTEX_M != 0x04)
Pokitto	6:ea7377f3d1af	293	uint32_t _reserved0:15; /!< bit: 9..23 Reserved /
Pokitto	6:ea7377f3d1af	294	#else
Pokitto	6:ea7377f3d1af	295	uint32_t _reserved0:7; /!< bit: 9..15 Reserved /
Pokitto	6:ea7377f3d1af	296	uint32_t GE:4; /!< bit: 16..19 Greater than or Equal flags /
Pokitto	6:ea7377f3d1af	297	uint32_t _reserved1:4; /!< bit: 20..23 Reserved /
Pokitto	6:ea7377f3d1af	298	#endif
Pokitto	6:ea7377f3d1af	299	uint32_t T:1; /!< bit: 24 Thumb bit (read 0) /
Pokitto	6:ea7377f3d1af	300	uint32_t IT:2; /!< bit: 25..26 saved IT state (read 0) /
Pokitto	6:ea7377f3d1af	301	uint32_t Q:1; /!< bit: 27 Saturation condition flag /
Pokitto	6:ea7377f3d1af	302	uint32_t V:1; /!< bit: 28 Overflow condition code flag /
Pokitto	6:ea7377f3d1af	303	uint32_t C:1; /!< bit: 29 Carry condition code flag /
Pokitto	6:ea7377f3d1af	304	uint32_t Z:1; /!< bit: 30 Zero condition code flag /
Pokitto	6:ea7377f3d1af	305	uint32_t N:1; /!< bit: 31 Negative condition code flag /
Pokitto	6:ea7377f3d1af	306	} b; /!< Structure used for bit access /
Pokitto	6:ea7377f3d1af	307	uint32_t w; /!< Type used for word access /
Pokitto	6:ea7377f3d1af	308	} xPSR_Type;
Pokitto	6:ea7377f3d1af	309
Pokitto	6:ea7377f3d1af	310
Pokitto	6:ea7377f3d1af	311	/** \brief Union type to access the Control Registers (CONTROL).
Pokitto	6:ea7377f3d1af	312	*/
Pokitto	6:ea7377f3d1af	313	typedef union
Pokitto	6:ea7377f3d1af	314	{
Pokitto	6:ea7377f3d1af	315	struct
Pokitto	6:ea7377f3d1af	316	{
Pokitto	6:ea7377f3d1af	317	uint32_t nPRIV:1; /!< bit: 0 Execution privilege in Thread mode /
Pokitto	6:ea7377f3d1af	318	uint32_t SPSEL:1; /!< bit: 1 Stack to be used /
Pokitto	6:ea7377f3d1af	319	uint32_t FPCA:1; /!< bit: 2 FP extension active flag /
Pokitto	6:ea7377f3d1af	320	uint32_t _reserved0:29; /!< bit: 3..31 Reserved /
Pokitto	6:ea7377f3d1af	321	} b; /!< Structure used for bit access /
Pokitto	6:ea7377f3d1af	322	uint32_t w; /!< Type used for word access /
Pokitto	6:ea7377f3d1af	323	} CONTROL_Type;
Pokitto	6:ea7377f3d1af	324
Pokitto	6:ea7377f3d1af	325	/@} end of group CMSIS_CORE /
Pokitto	6:ea7377f3d1af	326
Pokitto	6:ea7377f3d1af	327
Pokitto	6:ea7377f3d1af	328	/** \ingroup CMSIS_core_register
Pokitto	6:ea7377f3d1af	329	\defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
Pokitto	6:ea7377f3d1af	330	\brief Type definitions for the NVIC Registers
Pokitto	6:ea7377f3d1af	331	@{
Pokitto	6:ea7377f3d1af	332	*/
Pokitto	6:ea7377f3d1af	333
Pokitto	6:ea7377f3d1af	334	/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
Pokitto	6:ea7377f3d1af	335	*/
Pokitto	6:ea7377f3d1af	336	typedef struct
Pokitto	6:ea7377f3d1af	337	{
Pokitto	6:ea7377f3d1af	338	__IO uint32_t ISER[8]; /!< Offset: 0x000 (R/W) Interrupt Set Enable Register /
Pokitto	6:ea7377f3d1af	339	uint32_t RESERVED0[24];
Pokitto	6:ea7377f3d1af	340	__IO uint32_t ICER[8]; /!< Offset: 0x080 (R/W) Interrupt Clear Enable Register /
Pokitto	6:ea7377f3d1af	341	uint32_t RSERVED1[24];
Pokitto	6:ea7377f3d1af	342	__IO uint32_t ISPR[8]; /!< Offset: 0x100 (R/W) Interrupt Set Pending Register /
Pokitto	6:ea7377f3d1af	343	uint32_t RESERVED2[24];
Pokitto	6:ea7377f3d1af	344	__IO uint32_t ICPR[8]; /!< Offset: 0x180 (R/W) Interrupt Clear Pending Register /
Pokitto	6:ea7377f3d1af	345	uint32_t RESERVED3[24];
Pokitto	6:ea7377f3d1af	346	__IO uint32_t IABR[8]; /!< Offset: 0x200 (R/W) Interrupt Active bit Register /
Pokitto	6:ea7377f3d1af	347	uint32_t RESERVED4[56];
Pokitto	6:ea7377f3d1af	348	__IO uint8_t IP[240]; /!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) /
Pokitto	6:ea7377f3d1af	349	uint32_t RESERVED5[644];
Pokitto	6:ea7377f3d1af	350	__O uint32_t STIR; /!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register /
Pokitto	6:ea7377f3d1af	351	} NVIC_Type;
Pokitto	6:ea7377f3d1af	352
Pokitto	6:ea7377f3d1af	353	/* Software Triggered Interrupt Register Definitions */
Pokitto	6:ea7377f3d1af	354	#define NVIC_STIR_INTID_Pos 0 /!< STIR: INTLINESNUM Position /
Pokitto	6:ea7377f3d1af	355	#define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos) /!< STIR: INTLINESNUM Mask /
Pokitto	6:ea7377f3d1af	356
Pokitto	6:ea7377f3d1af	357	/@} end of group CMSIS_NVIC /
Pokitto	6:ea7377f3d1af	358
Pokitto	6:ea7377f3d1af	359
Pokitto	6:ea7377f3d1af	360	/** \ingroup CMSIS_core_register
Pokitto	6:ea7377f3d1af	361	\defgroup CMSIS_SCB System Control Block (SCB)
Pokitto	6:ea7377f3d1af	362	\brief Type definitions for the System Control Block Registers
Pokitto	6:ea7377f3d1af	363	@{
Pokitto	6:ea7377f3d1af	364	*/
Pokitto	6:ea7377f3d1af	365
Pokitto	6:ea7377f3d1af	366	/** \brief Structure type to access the System Control Block (SCB).
Pokitto	6:ea7377f3d1af	367	*/
Pokitto	6:ea7377f3d1af	368	typedef struct
Pokitto	6:ea7377f3d1af	369	{
Pokitto	6:ea7377f3d1af	370	__I uint32_t CPUID; /!< Offset: 0x000 (R/ ) CPUID Base Register /
Pokitto	6:ea7377f3d1af	371	__IO uint32_t ICSR; /!< Offset: 0x004 (R/W) Interrupt Control and State Register /
Pokitto	6:ea7377f3d1af	372	__IO uint32_t VTOR; /!< Offset: 0x008 (R/W) Vector Table Offset Register /
Pokitto	6:ea7377f3d1af	373	__IO uint32_t AIRCR; /!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register /
Pokitto	6:ea7377f3d1af	374	__IO uint32_t SCR; /!< Offset: 0x010 (R/W) System Control Register /
Pokitto	6:ea7377f3d1af	375	__IO uint32_t CCR; /!< Offset: 0x014 (R/W) Configuration Control Register /
Pokitto	6:ea7377f3d1af	376	__IO uint8_t SHP[12]; /!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) /
Pokitto	6:ea7377f3d1af	377	__IO uint32_t SHCSR; /!< Offset: 0x024 (R/W) System Handler Control and State Register /
Pokitto	6:ea7377f3d1af	378	__IO uint32_t CFSR; /!< Offset: 0x028 (R/W) Configurable Fault Status Register /
Pokitto	6:ea7377f3d1af	379	__IO uint32_t HFSR; /!< Offset: 0x02C (R/W) HardFault Status Register /
Pokitto	6:ea7377f3d1af	380	__IO uint32_t DFSR; /!< Offset: 0x030 (R/W) Debug Fault Status Register /
Pokitto	6:ea7377f3d1af	381	__IO uint32_t MMFAR; /!< Offset: 0x034 (R/W) MemManage Fault Address Register /
Pokitto	6:ea7377f3d1af	382	__IO uint32_t BFAR; /!< Offset: 0x038 (R/W) BusFault Address Register /
Pokitto	6:ea7377f3d1af	383	__IO uint32_t AFSR; /!< Offset: 0x03C (R/W) Auxiliary Fault Status Register /
Pokitto	6:ea7377f3d1af	384	__I uint32_t PFR[2]; /!< Offset: 0x040 (R/ ) Processor Feature Register /
Pokitto	6:ea7377f3d1af	385	__I uint32_t DFR; /!< Offset: 0x048 (R/ ) Debug Feature Register /
Pokitto	6:ea7377f3d1af	386	__I uint32_t ADR; /!< Offset: 0x04C (R/ ) Auxiliary Feature Register /
Pokitto	6:ea7377f3d1af	387	__I uint32_t MMFR[4]; /!< Offset: 0x050 (R/ ) Memory Model Feature Register /
Pokitto	6:ea7377f3d1af	388	__I uint32_t ISAR[5]; /!< Offset: 0x060 (R/ ) Instruction Set Attributes Register /
Pokitto	6:ea7377f3d1af	389	uint32_t RESERVED0[5];
Pokitto	6:ea7377f3d1af	390	__IO uint32_t CPACR; /!< Offset: 0x088 (R/W) Coprocessor Access Control Register /
Pokitto	6:ea7377f3d1af	391	} SCB_Type;
Pokitto	6:ea7377f3d1af	392
Pokitto	6:ea7377f3d1af	393	/* SCB CPUID Register Definitions */
Pokitto	6:ea7377f3d1af	394	#define SCB_CPUID_IMPLEMENTER_Pos 24 /!< SCB CPUID: IMPLEMENTER Position /
Pokitto	6:ea7377f3d1af	395	#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /!< SCB CPUID: IMPLEMENTER Mask /
Pokitto	6:ea7377f3d1af	396
Pokitto	6:ea7377f3d1af	397	#define SCB_CPUID_VARIANT_Pos 20 /!< SCB CPUID: VARIANT Position /
Pokitto	6:ea7377f3d1af	398	#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /!< SCB CPUID: VARIANT Mask /
Pokitto	6:ea7377f3d1af	399
Pokitto	6:ea7377f3d1af	400	#define SCB_CPUID_ARCHITECTURE_Pos 16 /!< SCB CPUID: ARCHITECTURE Position /
Pokitto	6:ea7377f3d1af	401	#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /!< SCB CPUID: ARCHITECTURE Mask /
Pokitto	6:ea7377f3d1af	402
Pokitto	6:ea7377f3d1af	403	#define SCB_CPUID_PARTNO_Pos 4 /!< SCB CPUID: PARTNO Position /
Pokitto	6:ea7377f3d1af	404	#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /!< SCB CPUID: PARTNO Mask /
Pokitto	6:ea7377f3d1af	405
Pokitto	6:ea7377f3d1af	406	#define SCB_CPUID_REVISION_Pos 0 /!< SCB CPUID: REVISION Position /
Pokitto	6:ea7377f3d1af	407	#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /!< SCB CPUID: REVISION Mask /
Pokitto	6:ea7377f3d1af	408
Pokitto	6:ea7377f3d1af	409	/* SCB Interrupt Control State Register Definitions */
Pokitto	6:ea7377f3d1af	410	#define SCB_ICSR_NMIPENDSET_Pos 31 /!< SCB ICSR: NMIPENDSET Position /
Pokitto	6:ea7377f3d1af	411	#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /!< SCB ICSR: NMIPENDSET Mask /
Pokitto	6:ea7377f3d1af	412
Pokitto	6:ea7377f3d1af	413	#define SCB_ICSR_PENDSVSET_Pos 28 /!< SCB ICSR: PENDSVSET Position /
Pokitto	6:ea7377f3d1af	414	#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /!< SCB ICSR: PENDSVSET Mask /
Pokitto	6:ea7377f3d1af	415
Pokitto	6:ea7377f3d1af	416	#define SCB_ICSR_PENDSVCLR_Pos 27 /!< SCB ICSR: PENDSVCLR Position /
Pokitto	6:ea7377f3d1af	417	#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /!< SCB ICSR: PENDSVCLR Mask /
Pokitto	6:ea7377f3d1af	418
Pokitto	6:ea7377f3d1af	419	#define SCB_ICSR_PENDSTSET_Pos 26 /!< SCB ICSR: PENDSTSET Position /
Pokitto	6:ea7377f3d1af	420	#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /!< SCB ICSR: PENDSTSET Mask /
Pokitto	6:ea7377f3d1af	421
Pokitto	6:ea7377f3d1af	422	#define SCB_ICSR_PENDSTCLR_Pos 25 /!< SCB ICSR: PENDSTCLR Position /
Pokitto	6:ea7377f3d1af	423	#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /!< SCB ICSR: PENDSTCLR Mask /
Pokitto	6:ea7377f3d1af	424
Pokitto	6:ea7377f3d1af	425	#define SCB_ICSR_ISRPREEMPT_Pos 23 /!< SCB ICSR: ISRPREEMPT Position /
Pokitto	6:ea7377f3d1af	426	#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /!< SCB ICSR: ISRPREEMPT Mask /
Pokitto	6:ea7377f3d1af	427
Pokitto	6:ea7377f3d1af	428	#define SCB_ICSR_ISRPENDING_Pos 22 /!< SCB ICSR: ISRPENDING Position /
Pokitto	6:ea7377f3d1af	429	#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /!< SCB ICSR: ISRPENDING Mask /
Pokitto	6:ea7377f3d1af	430
Pokitto	6:ea7377f3d1af	431	#define SCB_ICSR_VECTPENDING_Pos 12 /!< SCB ICSR: VECTPENDING Position /
Pokitto	6:ea7377f3d1af	432	#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /!< SCB ICSR: VECTPENDING Mask /
Pokitto	6:ea7377f3d1af	433
Pokitto	6:ea7377f3d1af	434	#define SCB_ICSR_RETTOBASE_Pos 11 /!< SCB ICSR: RETTOBASE Position /
Pokitto	6:ea7377f3d1af	435	#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /!< SCB ICSR: RETTOBASE Mask /
Pokitto	6:ea7377f3d1af	436
Pokitto	6:ea7377f3d1af	437	#define SCB_ICSR_VECTACTIVE_Pos 0 /!< SCB ICSR: VECTACTIVE Position /
Pokitto	6:ea7377f3d1af	438	#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /!< SCB ICSR: VECTACTIVE Mask /
Pokitto	6:ea7377f3d1af	439
Pokitto	6:ea7377f3d1af	440	/* SCB Vector Table Offset Register Definitions */
Pokitto	6:ea7377f3d1af	441	#define SCB_VTOR_TBLOFF_Pos 7 /!< SCB VTOR: TBLOFF Position /
Pokitto	6:ea7377f3d1af	442	#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /!< SCB VTOR: TBLOFF Mask /
Pokitto	6:ea7377f3d1af	443
Pokitto	6:ea7377f3d1af	444	/* SCB Application Interrupt and Reset Control Register Definitions */
Pokitto	6:ea7377f3d1af	445	#define SCB_AIRCR_VECTKEY_Pos 16 /!< SCB AIRCR: VECTKEY Position /
Pokitto	6:ea7377f3d1af	446	#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /!< SCB AIRCR: VECTKEY Mask /
Pokitto	6:ea7377f3d1af	447
Pokitto	6:ea7377f3d1af	448	#define SCB_AIRCR_VECTKEYSTAT_Pos 16 /!< SCB AIRCR: VECTKEYSTAT Position /
Pokitto	6:ea7377f3d1af	449	#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /!< SCB AIRCR: VECTKEYSTAT Mask /
Pokitto	6:ea7377f3d1af	450
Pokitto	6:ea7377f3d1af	451	#define SCB_AIRCR_ENDIANESS_Pos 15 /!< SCB AIRCR: ENDIANESS Position /
Pokitto	6:ea7377f3d1af	452	#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /!< SCB AIRCR: ENDIANESS Mask /
Pokitto	6:ea7377f3d1af	453
Pokitto	6:ea7377f3d1af	454	#define SCB_AIRCR_PRIGROUP_Pos 8 /!< SCB AIRCR: PRIGROUP Position /
Pokitto	6:ea7377f3d1af	455	#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /!< SCB AIRCR: PRIGROUP Mask /
Pokitto	6:ea7377f3d1af	456
Pokitto	6:ea7377f3d1af	457	#define SCB_AIRCR_SYSRESETREQ_Pos 2 /!< SCB AIRCR: SYSRESETREQ Position /
Pokitto	6:ea7377f3d1af	458	#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /!< SCB AIRCR: SYSRESETREQ Mask /
Pokitto	6:ea7377f3d1af	459
Pokitto	6:ea7377f3d1af	460	#define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /!< SCB AIRCR: VECTCLRACTIVE Position /
Pokitto	6:ea7377f3d1af	461	#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /!< SCB AIRCR: VECTCLRACTIVE Mask /
Pokitto	6:ea7377f3d1af	462
Pokitto	6:ea7377f3d1af	463	#define SCB_AIRCR_VECTRESET_Pos 0 /!< SCB AIRCR: VECTRESET Position /
Pokitto	6:ea7377f3d1af	464	#define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos) /!< SCB AIRCR: VECTRESET Mask /
Pokitto	6:ea7377f3d1af	465
Pokitto	6:ea7377f3d1af	466	/* SCB System Control Register Definitions */
Pokitto	6:ea7377f3d1af	467	#define SCB_SCR_SEVONPEND_Pos 4 /!< SCB SCR: SEVONPEND Position /
Pokitto	6:ea7377f3d1af	468	#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /!< SCB SCR: SEVONPEND Mask /
Pokitto	6:ea7377f3d1af	469
Pokitto	6:ea7377f3d1af	470	#define SCB_SCR_SLEEPDEEP_Pos 2 /!< SCB SCR: SLEEPDEEP Position /
Pokitto	6:ea7377f3d1af	471	#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /!< SCB SCR: SLEEPDEEP Mask /
Pokitto	6:ea7377f3d1af	472
Pokitto	6:ea7377f3d1af	473	#define SCB_SCR_SLEEPONEXIT_Pos 1 /!< SCB SCR: SLEEPONEXIT Position /
Pokitto	6:ea7377f3d1af	474	#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /!< SCB SCR: SLEEPONEXIT Mask /
Pokitto	6:ea7377f3d1af	475
Pokitto	6:ea7377f3d1af	476	/* SCB Configuration Control Register Definitions */
Pokitto	6:ea7377f3d1af	477	#define SCB_CCR_STKALIGN_Pos 9 /!< SCB CCR: STKALIGN Position /
Pokitto	6:ea7377f3d1af	478	#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /!< SCB CCR: STKALIGN Mask /
Pokitto	6:ea7377f3d1af	479
Pokitto	6:ea7377f3d1af	480	#define SCB_CCR_BFHFNMIGN_Pos 8 /!< SCB CCR: BFHFNMIGN Position /
Pokitto	6:ea7377f3d1af	481	#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /!< SCB CCR: BFHFNMIGN Mask /
Pokitto	6:ea7377f3d1af	482
Pokitto	6:ea7377f3d1af	483	#define SCB_CCR_DIV_0_TRP_Pos 4 /!< SCB CCR: DIV_0_TRP Position /
Pokitto	6:ea7377f3d1af	484	#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /!< SCB CCR: DIV_0_TRP Mask /
Pokitto	6:ea7377f3d1af	485
Pokitto	6:ea7377f3d1af	486	#define SCB_CCR_UNALIGN_TRP_Pos 3 /!< SCB CCR: UNALIGN_TRP Position /
Pokitto	6:ea7377f3d1af	487	#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /!< SCB CCR: UNALIGN_TRP Mask /
Pokitto	6:ea7377f3d1af	488
Pokitto	6:ea7377f3d1af	489	#define SCB_CCR_USERSETMPEND_Pos 1 /!< SCB CCR: USERSETMPEND Position /
Pokitto	6:ea7377f3d1af	490	#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /!< SCB CCR: USERSETMPEND Mask /
Pokitto	6:ea7377f3d1af	491
Pokitto	6:ea7377f3d1af	492	#define SCB_CCR_NONBASETHRDENA_Pos 0 /!< SCB CCR: NONBASETHRDENA Position /
Pokitto	6:ea7377f3d1af	493	#define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos) /!< SCB CCR: NONBASETHRDENA Mask /
Pokitto	6:ea7377f3d1af	494
Pokitto	6:ea7377f3d1af	495	/* SCB System Handler Control and State Register Definitions */
Pokitto	6:ea7377f3d1af	496	#define SCB_SHCSR_USGFAULTENA_Pos 18 /!< SCB SHCSR: USGFAULTENA Position /
Pokitto	6:ea7377f3d1af	497	#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /!< SCB SHCSR: USGFAULTENA Mask /
Pokitto	6:ea7377f3d1af	498
Pokitto	6:ea7377f3d1af	499	#define SCB_SHCSR_BUSFAULTENA_Pos 17 /!< SCB SHCSR: BUSFAULTENA Position /
Pokitto	6:ea7377f3d1af	500	#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /!< SCB SHCSR: BUSFAULTENA Mask /
Pokitto	6:ea7377f3d1af	501
Pokitto	6:ea7377f3d1af	502	#define SCB_SHCSR_MEMFAULTENA_Pos 16 /!< SCB SHCSR: MEMFAULTENA Position /
Pokitto	6:ea7377f3d1af	503	#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /!< SCB SHCSR: MEMFAULTENA Mask /
Pokitto	6:ea7377f3d1af	504
Pokitto	6:ea7377f3d1af	505	#define SCB_SHCSR_SVCALLPENDED_Pos 15 /!< SCB SHCSR: SVCALLPENDED Position /
Pokitto	6:ea7377f3d1af	506	#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /!< SCB SHCSR: SVCALLPENDED Mask /
Pokitto	6:ea7377f3d1af	507
Pokitto	6:ea7377f3d1af	508	#define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /!< SCB SHCSR: BUSFAULTPENDED Position /
Pokitto	6:ea7377f3d1af	509	#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /!< SCB SHCSR: BUSFAULTPENDED Mask /
Pokitto	6:ea7377f3d1af	510
Pokitto	6:ea7377f3d1af	511	#define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /!< SCB SHCSR: MEMFAULTPENDED Position /
Pokitto	6:ea7377f3d1af	512	#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /!< SCB SHCSR: MEMFAULTPENDED Mask /
Pokitto	6:ea7377f3d1af	513
Pokitto	6:ea7377f3d1af	514	#define SCB_SHCSR_USGFAULTPENDED_Pos 12 /!< SCB SHCSR: USGFAULTPENDED Position /
Pokitto	6:ea7377f3d1af	515	#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /!< SCB SHCSR: USGFAULTPENDED Mask /
Pokitto	6:ea7377f3d1af	516
Pokitto	6:ea7377f3d1af	517	#define SCB_SHCSR_SYSTICKACT_Pos 11 /!< SCB SHCSR: SYSTICKACT Position /
Pokitto	6:ea7377f3d1af	518	#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /!< SCB SHCSR: SYSTICKACT Mask /
Pokitto	6:ea7377f3d1af	519
Pokitto	6:ea7377f3d1af	520	#define SCB_SHCSR_PENDSVACT_Pos 10 /!< SCB SHCSR: PENDSVACT Position /
Pokitto	6:ea7377f3d1af	521	#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /!< SCB SHCSR: PENDSVACT Mask /
Pokitto	6:ea7377f3d1af	522
Pokitto	6:ea7377f3d1af	523	#define SCB_SHCSR_MONITORACT_Pos 8 /!< SCB SHCSR: MONITORACT Position /
Pokitto	6:ea7377f3d1af	524	#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /!< SCB SHCSR: MONITORACT Mask /
Pokitto	6:ea7377f3d1af	525
Pokitto	6:ea7377f3d1af	526	#define SCB_SHCSR_SVCALLACT_Pos 7 /!< SCB SHCSR: SVCALLACT Position /
Pokitto	6:ea7377f3d1af	527	#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /!< SCB SHCSR: SVCALLACT Mask /
Pokitto	6:ea7377f3d1af	528
Pokitto	6:ea7377f3d1af	529	#define SCB_SHCSR_USGFAULTACT_Pos 3 /!< SCB SHCSR: USGFAULTACT Position /
Pokitto	6:ea7377f3d1af	530	#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /!< SCB SHCSR: USGFAULTACT Mask /
Pokitto	6:ea7377f3d1af	531
Pokitto	6:ea7377f3d1af	532	#define SCB_SHCSR_BUSFAULTACT_Pos 1 /!< SCB SHCSR: BUSFAULTACT Position /
Pokitto	6:ea7377f3d1af	533	#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /!< SCB SHCSR: BUSFAULTACT Mask /
Pokitto	6:ea7377f3d1af	534
Pokitto	6:ea7377f3d1af	535	#define SCB_SHCSR_MEMFAULTACT_Pos 0 /!< SCB SHCSR: MEMFAULTACT Position /
Pokitto	6:ea7377f3d1af	536	#define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos) /!< SCB SHCSR: MEMFAULTACT Mask /
Pokitto	6:ea7377f3d1af	537
Pokitto	6:ea7377f3d1af	538	/* SCB Configurable Fault Status Registers Definitions */
Pokitto	6:ea7377f3d1af	539	#define SCB_CFSR_USGFAULTSR_Pos 16 /!< SCB CFSR: Usage Fault Status Register Position /
Pokitto	6:ea7377f3d1af	540	#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /!< SCB CFSR: Usage Fault Status Register Mask /
Pokitto	6:ea7377f3d1af	541
Pokitto	6:ea7377f3d1af	542	#define SCB_CFSR_BUSFAULTSR_Pos 8 /!< SCB CFSR: Bus Fault Status Register Position /
Pokitto	6:ea7377f3d1af	543	#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /!< SCB CFSR: Bus Fault Status Register Mask /
Pokitto	6:ea7377f3d1af	544
Pokitto	6:ea7377f3d1af	545	#define SCB_CFSR_MEMFAULTSR_Pos 0 /!< SCB CFSR: Memory Manage Fault Status Register Position /
Pokitto	6:ea7377f3d1af	546	#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) /!< SCB CFSR: Memory Manage Fault Status Register Mask /
Pokitto	6:ea7377f3d1af	547
Pokitto	6:ea7377f3d1af	548	/* SCB Hard Fault Status Registers Definitions */
Pokitto	6:ea7377f3d1af	549	#define SCB_HFSR_DEBUGEVT_Pos 31 /!< SCB HFSR: DEBUGEVT Position /
Pokitto	6:ea7377f3d1af	550	#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /!< SCB HFSR: DEBUGEVT Mask /
Pokitto	6:ea7377f3d1af	551
Pokitto	6:ea7377f3d1af	552	#define SCB_HFSR_FORCED_Pos 30 /!< SCB HFSR: FORCED Position /
Pokitto	6:ea7377f3d1af	553	#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /!< SCB HFSR: FORCED Mask /
Pokitto	6:ea7377f3d1af	554
Pokitto	6:ea7377f3d1af	555	#define SCB_HFSR_VECTTBL_Pos 1 /!< SCB HFSR: VECTTBL Position /
Pokitto	6:ea7377f3d1af	556	#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /!< SCB HFSR: VECTTBL Mask /
Pokitto	6:ea7377f3d1af	557
Pokitto	6:ea7377f3d1af	558	/* SCB Debug Fault Status Register Definitions */
Pokitto	6:ea7377f3d1af	559	#define SCB_DFSR_EXTERNAL_Pos 4 /!< SCB DFSR: EXTERNAL Position /
Pokitto	6:ea7377f3d1af	560	#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /!< SCB DFSR: EXTERNAL Mask /
Pokitto	6:ea7377f3d1af	561
Pokitto	6:ea7377f3d1af	562	#define SCB_DFSR_VCATCH_Pos 3 /!< SCB DFSR: VCATCH Position /
Pokitto	6:ea7377f3d1af	563	#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /!< SCB DFSR: VCATCH Mask /
Pokitto	6:ea7377f3d1af	564
Pokitto	6:ea7377f3d1af	565	#define SCB_DFSR_DWTTRAP_Pos 2 /!< SCB DFSR: DWTTRAP Position /
Pokitto	6:ea7377f3d1af	566	#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /!< SCB DFSR: DWTTRAP Mask /
Pokitto	6:ea7377f3d1af	567
Pokitto	6:ea7377f3d1af	568	#define SCB_DFSR_BKPT_Pos 1 /!< SCB DFSR: BKPT Position /
Pokitto	6:ea7377f3d1af	569	#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /!< SCB DFSR: BKPT Mask /
Pokitto	6:ea7377f3d1af	570
Pokitto	6:ea7377f3d1af	571	#define SCB_DFSR_HALTED_Pos 0 /!< SCB DFSR: HALTED Position /
Pokitto	6:ea7377f3d1af	572	#define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos) /!< SCB DFSR: HALTED Mask /
Pokitto	6:ea7377f3d1af	573
Pokitto	6:ea7377f3d1af	574	/@} end of group CMSIS_SCB /
Pokitto	6:ea7377f3d1af	575
Pokitto	6:ea7377f3d1af	576
Pokitto	6:ea7377f3d1af	577	/** \ingroup CMSIS_core_register
Pokitto	6:ea7377f3d1af	578	\defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
Pokitto	6:ea7377f3d1af	579	\brief Type definitions for the System Control and ID Register not in the SCB
Pokitto	6:ea7377f3d1af	580	@{
Pokitto	6:ea7377f3d1af	581	*/
Pokitto	6:ea7377f3d1af	582
Pokitto	6:ea7377f3d1af	583	/** \brief Structure type to access the System Control and ID Register not in the SCB.
Pokitto	6:ea7377f3d1af	584	*/
Pokitto	6:ea7377f3d1af	585	typedef struct
Pokitto	6:ea7377f3d1af	586	{
Pokitto	6:ea7377f3d1af	587	uint32_t RESERVED0[1];
Pokitto	6:ea7377f3d1af	588	__I uint32_t ICTR; /!< Offset: 0x004 (R/ ) Interrupt Controller Type Register /
Pokitto	6:ea7377f3d1af	589	__IO uint32_t ACTLR; /!< Offset: 0x008 (R/W) Auxiliary Control Register /
Pokitto	6:ea7377f3d1af	590	} SCnSCB_Type;
Pokitto	6:ea7377f3d1af	591
Pokitto	6:ea7377f3d1af	592	/* Interrupt Controller Type Register Definitions */
Pokitto	6:ea7377f3d1af	593	#define SCnSCB_ICTR_INTLINESNUM_Pos 0 /!< ICTR: INTLINESNUM Position /
Pokitto	6:ea7377f3d1af	594	#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos) /!< ICTR: INTLINESNUM Mask /
Pokitto	6:ea7377f3d1af	595
Pokitto	6:ea7377f3d1af	596	/* Auxiliary Control Register Definitions */
Pokitto	6:ea7377f3d1af	597	#define SCnSCB_ACTLR_DISOOFP_Pos 9 /!< ACTLR: DISOOFP Position /
Pokitto	6:ea7377f3d1af	598	#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /!< ACTLR: DISOOFP Mask /
Pokitto	6:ea7377f3d1af	599
Pokitto	6:ea7377f3d1af	600	#define SCnSCB_ACTLR_DISFPCA_Pos 8 /!< ACTLR: DISFPCA Position /
Pokitto	6:ea7377f3d1af	601	#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /!< ACTLR: DISFPCA Mask /
Pokitto	6:ea7377f3d1af	602
Pokitto	6:ea7377f3d1af	603	#define SCnSCB_ACTLR_DISFOLD_Pos 2 /!< ACTLR: DISFOLD Position /
Pokitto	6:ea7377f3d1af	604	#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /!< ACTLR: DISFOLD Mask /
Pokitto	6:ea7377f3d1af	605
Pokitto	6:ea7377f3d1af	606	#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1 /!< ACTLR: DISDEFWBUF Position /
Pokitto	6:ea7377f3d1af	607	#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /!< ACTLR: DISDEFWBUF Mask /
Pokitto	6:ea7377f3d1af	608
Pokitto	6:ea7377f3d1af	609	#define SCnSCB_ACTLR_DISMCYCINT_Pos 0 /!< ACTLR: DISMCYCINT Position /
Pokitto	6:ea7377f3d1af	610	#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos) /!< ACTLR: DISMCYCINT Mask /
Pokitto	6:ea7377f3d1af	611
Pokitto	6:ea7377f3d1af	612	/@} end of group CMSIS_SCnotSCB /
Pokitto	6:ea7377f3d1af	613
Pokitto	6:ea7377f3d1af	614
Pokitto	6:ea7377f3d1af	615	/** \ingroup CMSIS_core_register
Pokitto	6:ea7377f3d1af	616	\defgroup CMSIS_SysTick System Tick Timer (SysTick)
Pokitto	6:ea7377f3d1af	617	\brief Type definitions for the System Timer Registers.
Pokitto	6:ea7377f3d1af	618	@{
Pokitto	6:ea7377f3d1af	619	*/
Pokitto	6:ea7377f3d1af	620
Pokitto	6:ea7377f3d1af	621	/** \brief Structure type to access the System Timer (SysTick).
Pokitto	6:ea7377f3d1af	622	*/
Pokitto	6:ea7377f3d1af	623	typedef struct
Pokitto	6:ea7377f3d1af	624	{
Pokitto	6:ea7377f3d1af	625	__IO uint32_t CTRL; /!< Offset: 0x000 (R/W) SysTick Control and Status Register /
Pokitto	6:ea7377f3d1af	626	__IO uint32_t LOAD; /!< Offset: 0x004 (R/W) SysTick Reload Value Register /
Pokitto	6:ea7377f3d1af	627	__IO uint32_t VAL; /!< Offset: 0x008 (R/W) SysTick Current Value Register /
Pokitto	6:ea7377f3d1af	628	__I uint32_t CALIB; /!< Offset: 0x00C (R/ ) SysTick Calibration Register /
Pokitto	6:ea7377f3d1af	629	} SysTick_Type;
Pokitto	6:ea7377f3d1af	630
Pokitto	6:ea7377f3d1af	631	/* SysTick Control / Status Register Definitions */
Pokitto	6:ea7377f3d1af	632	#define SysTick_CTRL_COUNTFLAG_Pos 16 /!< SysTick CTRL: COUNTFLAG Position /
Pokitto	6:ea7377f3d1af	633	#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /!< SysTick CTRL: COUNTFLAG Mask /
Pokitto	6:ea7377f3d1af	634
Pokitto	6:ea7377f3d1af	635	#define SysTick_CTRL_CLKSOURCE_Pos 2 /!< SysTick CTRL: CLKSOURCE Position /
Pokitto	6:ea7377f3d1af	636	#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /!< SysTick CTRL: CLKSOURCE Mask /
Pokitto	6:ea7377f3d1af	637
Pokitto	6:ea7377f3d1af	638	#define SysTick_CTRL_TICKINT_Pos 1 /!< SysTick CTRL: TICKINT Position /
Pokitto	6:ea7377f3d1af	639	#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /!< SysTick CTRL: TICKINT Mask /
Pokitto	6:ea7377f3d1af	640
Pokitto	6:ea7377f3d1af	641	#define SysTick_CTRL_ENABLE_Pos 0 /!< SysTick CTRL: ENABLE Position /
Pokitto	6:ea7377f3d1af	642	#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /!< SysTick CTRL: ENABLE Mask /
Pokitto	6:ea7377f3d1af	643
Pokitto	6:ea7377f3d1af	644	/* SysTick Reload Register Definitions */
Pokitto	6:ea7377f3d1af	645	#define SysTick_LOAD_RELOAD_Pos 0 /!< SysTick LOAD: RELOAD Position /
Pokitto	6:ea7377f3d1af	646	#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /!< SysTick LOAD: RELOAD Mask /
Pokitto	6:ea7377f3d1af	647
Pokitto	6:ea7377f3d1af	648	/* SysTick Current Register Definitions */
Pokitto	6:ea7377f3d1af	649	#define SysTick_VAL_CURRENT_Pos 0 /!< SysTick VAL: CURRENT Position /
Pokitto	6:ea7377f3d1af	650	#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /!< SysTick VAL: CURRENT Mask /
Pokitto	6:ea7377f3d1af	651
Pokitto	6:ea7377f3d1af	652	/* SysTick Calibration Register Definitions */
Pokitto	6:ea7377f3d1af	653	#define SysTick_CALIB_NOREF_Pos 31 /!< SysTick CALIB: NOREF Position /
Pokitto	6:ea7377f3d1af	654	#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /!< SysTick CALIB: NOREF Mask /
Pokitto	6:ea7377f3d1af	655
Pokitto	6:ea7377f3d1af	656	#define SysTick_CALIB_SKEW_Pos 30 /!< SysTick CALIB: SKEW Position /
Pokitto	6:ea7377f3d1af	657	#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /!< SysTick CALIB: SKEW Mask /
Pokitto	6:ea7377f3d1af	658
Pokitto	6:ea7377f3d1af	659	#define SysTick_CALIB_TENMS_Pos 0 /!< SysTick CALIB: TENMS Position /
Pokitto	6:ea7377f3d1af	660	#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /!< SysTick CALIB: TENMS Mask /
Pokitto	6:ea7377f3d1af	661
Pokitto	6:ea7377f3d1af	662	/@} end of group CMSIS_SysTick /
Pokitto	6:ea7377f3d1af	663
Pokitto	6:ea7377f3d1af	664
Pokitto	6:ea7377f3d1af	665	/** \ingroup CMSIS_core_register
Pokitto	6:ea7377f3d1af	666	\defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM)
Pokitto	6:ea7377f3d1af	667	\brief Type definitions for the Instrumentation Trace Macrocell (ITM)
Pokitto	6:ea7377f3d1af	668	@{
Pokitto	6:ea7377f3d1af	669	*/
Pokitto	6:ea7377f3d1af	670
Pokitto	6:ea7377f3d1af	671	/** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM).
Pokitto	6:ea7377f3d1af	672	*/
Pokitto	6:ea7377f3d1af	673	typedef struct
Pokitto	6:ea7377f3d1af	674	{
Pokitto	6:ea7377f3d1af	675	__O union
Pokitto	6:ea7377f3d1af	676	{
Pokitto	6:ea7377f3d1af	677	__O uint8_t u8; /!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit /
Pokitto	6:ea7377f3d1af	678	__O uint16_t u16; /!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit /
Pokitto	6:ea7377f3d1af	679	__O uint32_t u32; /!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit /
Pokitto	6:ea7377f3d1af	680	} PORT [32]; /!< Offset: 0x000 ( /W) ITM Stimulus Port Registers /
Pokitto	6:ea7377f3d1af	681	uint32_t RESERVED0[864];
Pokitto	6:ea7377f3d1af	682	__IO uint32_t TER; /!< Offset: 0xE00 (R/W) ITM Trace Enable Register /
Pokitto	6:ea7377f3d1af	683	uint32_t RESERVED1[15];
Pokitto	6:ea7377f3d1af	684	__IO uint32_t TPR; /!< Offset: 0xE40 (R/W) ITM Trace Privilege Register /
Pokitto	6:ea7377f3d1af	685	uint32_t RESERVED2[15];
Pokitto	6:ea7377f3d1af	686	__IO uint32_t TCR; /!< Offset: 0xE80 (R/W) ITM Trace Control Register /
Pokitto	6:ea7377f3d1af	687	uint32_t RESERVED3[29];
Pokitto	6:ea7377f3d1af	688	__O uint32_t IWR; /!< Offset: 0xEF8 ( /W) ITM Integration Write Register /
Pokitto	6:ea7377f3d1af	689	__I uint32_t IRR; /!< Offset: 0xEFC (R/ ) ITM Integration Read Register /
Pokitto	6:ea7377f3d1af	690	__IO uint32_t IMCR; /!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register /
Pokitto	6:ea7377f3d1af	691	uint32_t RESERVED4[43];
Pokitto	6:ea7377f3d1af	692	__O uint32_t LAR; /!< Offset: 0xFB0 ( /W) ITM Lock Access Register /
Pokitto	6:ea7377f3d1af	693	__I uint32_t LSR; /!< Offset: 0xFB4 (R/ ) ITM Lock Status Register /
Pokitto	6:ea7377f3d1af	694	uint32_t RESERVED5[6];
Pokitto	6:ea7377f3d1af	695	__I uint32_t PID4; /!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 /
Pokitto	6:ea7377f3d1af	696	__I uint32_t PID5; /!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 /
Pokitto	6:ea7377f3d1af	697	__I uint32_t PID6; /!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 /
Pokitto	6:ea7377f3d1af	698	__I uint32_t PID7; /!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 /
Pokitto	6:ea7377f3d1af	699	__I uint32_t PID0; /!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 /
Pokitto	6:ea7377f3d1af	700	__I uint32_t PID1; /!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 /
Pokitto	6:ea7377f3d1af	701	__I uint32_t PID2; /!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 /
Pokitto	6:ea7377f3d1af	702	__I uint32_t PID3; /!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 /
Pokitto	6:ea7377f3d1af	703	__I uint32_t CID0; /!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 /
Pokitto	6:ea7377f3d1af	704	__I uint32_t CID1; /!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 /
Pokitto	6:ea7377f3d1af	705	__I uint32_t CID2; /!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 /
Pokitto	6:ea7377f3d1af	706	__I uint32_t CID3; /!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 /
Pokitto	6:ea7377f3d1af	707	} ITM_Type;
Pokitto	6:ea7377f3d1af	708
Pokitto	6:ea7377f3d1af	709	/* ITM Trace Privilege Register Definitions */
Pokitto	6:ea7377f3d1af	710	#define ITM_TPR_PRIVMASK_Pos 0 /!< ITM TPR: PRIVMASK Position /
Pokitto	6:ea7377f3d1af	711	#define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) /!< ITM TPR: PRIVMASK Mask /
Pokitto	6:ea7377f3d1af	712
Pokitto	6:ea7377f3d1af	713	/* ITM Trace Control Register Definitions */
Pokitto	6:ea7377f3d1af	714	#define ITM_TCR_BUSY_Pos 23 /!< ITM TCR: BUSY Position /
Pokitto	6:ea7377f3d1af	715	#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /!< ITM TCR: BUSY Mask /
Pokitto	6:ea7377f3d1af	716
Pokitto	6:ea7377f3d1af	717	#define ITM_TCR_TraceBusID_Pos 16 /!< ITM TCR: ATBID Position /
Pokitto	6:ea7377f3d1af	718	#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /!< ITM TCR: ATBID Mask /
Pokitto	6:ea7377f3d1af	719
Pokitto	6:ea7377f3d1af	720	#define ITM_TCR_GTSFREQ_Pos 10 /!< ITM TCR: Global timestamp frequency Position /
Pokitto	6:ea7377f3d1af	721	#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /!< ITM TCR: Global timestamp frequency Mask /
Pokitto	6:ea7377f3d1af	722
Pokitto	6:ea7377f3d1af	723	#define ITM_TCR_TSPrescale_Pos 8 /!< ITM TCR: TSPrescale Position /
Pokitto	6:ea7377f3d1af	724	#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /!< ITM TCR: TSPrescale Mask /
Pokitto	6:ea7377f3d1af	725
Pokitto	6:ea7377f3d1af	726	#define ITM_TCR_SWOENA_Pos 4 /!< ITM TCR: SWOENA Position /
Pokitto	6:ea7377f3d1af	727	#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /!< ITM TCR: SWOENA Mask /
Pokitto	6:ea7377f3d1af	728
Pokitto	6:ea7377f3d1af	729	#define ITM_TCR_DWTENA_Pos 3 /!< ITM TCR: DWTENA Position /
Pokitto	6:ea7377f3d1af	730	#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /!< ITM TCR: DWTENA Mask /
Pokitto	6:ea7377f3d1af	731
Pokitto	6:ea7377f3d1af	732	#define ITM_TCR_SYNCENA_Pos 2 /!< ITM TCR: SYNCENA Position /
Pokitto	6:ea7377f3d1af	733	#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /!< ITM TCR: SYNCENA Mask /
Pokitto	6:ea7377f3d1af	734
Pokitto	6:ea7377f3d1af	735	#define ITM_TCR_TSENA_Pos 1 /!< ITM TCR: TSENA Position /
Pokitto	6:ea7377f3d1af	736	#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /!< ITM TCR: TSENA Mask /
Pokitto	6:ea7377f3d1af	737
Pokitto	6:ea7377f3d1af	738	#define ITM_TCR_ITMENA_Pos 0 /!< ITM TCR: ITM Enable bit Position /
Pokitto	6:ea7377f3d1af	739	#define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) /!< ITM TCR: ITM Enable bit Mask /
Pokitto	6:ea7377f3d1af	740
Pokitto	6:ea7377f3d1af	741	/* ITM Integration Write Register Definitions */
Pokitto	6:ea7377f3d1af	742	#define ITM_IWR_ATVALIDM_Pos 0 /!< ITM IWR: ATVALIDM Position /
Pokitto	6:ea7377f3d1af	743	#define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) /!< ITM IWR: ATVALIDM Mask /
Pokitto	6:ea7377f3d1af	744
Pokitto	6:ea7377f3d1af	745	/* ITM Integration Read Register Definitions */
Pokitto	6:ea7377f3d1af	746	#define ITM_IRR_ATREADYM_Pos 0 /!< ITM IRR: ATREADYM Position /
Pokitto	6:ea7377f3d1af	747	#define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) /!< ITM IRR: ATREADYM Mask /
Pokitto	6:ea7377f3d1af	748
Pokitto	6:ea7377f3d1af	749	/* ITM Integration Mode Control Register Definitions */
Pokitto	6:ea7377f3d1af	750	#define ITM_IMCR_INTEGRATION_Pos 0 /!< ITM IMCR: INTEGRATION Position /
Pokitto	6:ea7377f3d1af	751	#define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) /!< ITM IMCR: INTEGRATION Mask /
Pokitto	6:ea7377f3d1af	752
Pokitto	6:ea7377f3d1af	753	/* ITM Lock Status Register Definitions */
Pokitto	6:ea7377f3d1af	754	#define ITM_LSR_ByteAcc_Pos 2 /!< ITM LSR: ByteAcc Position /
Pokitto	6:ea7377f3d1af	755	#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /!< ITM LSR: ByteAcc Mask /
Pokitto	6:ea7377f3d1af	756
Pokitto	6:ea7377f3d1af	757	#define ITM_LSR_Access_Pos 1 /!< ITM LSR: Access Position /
Pokitto	6:ea7377f3d1af	758	#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /!< ITM LSR: Access Mask /
Pokitto	6:ea7377f3d1af	759
Pokitto	6:ea7377f3d1af	760	#define ITM_LSR_Present_Pos 0 /!< ITM LSR: Present Position /
Pokitto	6:ea7377f3d1af	761	#define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) /!< ITM LSR: Present Mask /
Pokitto	6:ea7377f3d1af	762
Pokitto	6:ea7377f3d1af	763	/@}/ /* end of group CMSIS_ITM */
Pokitto	6:ea7377f3d1af	764
Pokitto	6:ea7377f3d1af	765
Pokitto	6:ea7377f3d1af	766	/** \ingroup CMSIS_core_register
Pokitto	6:ea7377f3d1af	767	\defgroup CMSIS_DWT Data Watchpoint and Trace (DWT)
Pokitto	6:ea7377f3d1af	768	\brief Type definitions for the Data Watchpoint and Trace (DWT)
Pokitto	6:ea7377f3d1af	769	@{
Pokitto	6:ea7377f3d1af	770	*/
Pokitto	6:ea7377f3d1af	771
Pokitto	6:ea7377f3d1af	772	/** \brief Structure type to access the Data Watchpoint and Trace Register (DWT).
Pokitto	6:ea7377f3d1af	773	*/
Pokitto	6:ea7377f3d1af	774	typedef struct
Pokitto	6:ea7377f3d1af	775	{
Pokitto	6:ea7377f3d1af	776	__IO uint32_t CTRL; /!< Offset: 0x000 (R/W) Control Register /
Pokitto	6:ea7377f3d1af	777	__IO uint32_t CYCCNT; /!< Offset: 0x004 (R/W) Cycle Count Register /
Pokitto	6:ea7377f3d1af	778	__IO uint32_t CPICNT; /!< Offset: 0x008 (R/W) CPI Count Register /
Pokitto	6:ea7377f3d1af	779	__IO uint32_t EXCCNT; /!< Offset: 0x00C (R/W) Exception Overhead Count Register /
Pokitto	6:ea7377f3d1af	780	__IO uint32_t SLEEPCNT; /!< Offset: 0x010 (R/W) Sleep Count Register /
Pokitto	6:ea7377f3d1af	781	__IO uint32_t LSUCNT; /!< Offset: 0x014 (R/W) LSU Count Register /
Pokitto	6:ea7377f3d1af	782	__IO uint32_t FOLDCNT; /!< Offset: 0x018 (R/W) Folded-instruction Count Register /
Pokitto	6:ea7377f3d1af	783	__I uint32_t PCSR; /!< Offset: 0x01C (R/ ) Program Counter Sample Register /
Pokitto	6:ea7377f3d1af	784	__IO uint32_t COMP0; /!< Offset: 0x020 (R/W) Comparator Register 0 /
Pokitto	6:ea7377f3d1af	785	__IO uint32_t MASK0; /!< Offset: 0x024 (R/W) Mask Register 0 /
Pokitto	6:ea7377f3d1af	786	__IO uint32_t FUNCTION0; /!< Offset: 0x028 (R/W) Function Register 0 /
Pokitto	6:ea7377f3d1af	787	uint32_t RESERVED0[1];
Pokitto	6:ea7377f3d1af	788	__IO uint32_t COMP1; /!< Offset: 0x030 (R/W) Comparator Register 1 /
Pokitto	6:ea7377f3d1af	789	__IO uint32_t MASK1; /!< Offset: 0x034 (R/W) Mask Register 1 /
Pokitto	6:ea7377f3d1af	790	__IO uint32_t FUNCTION1; /!< Offset: 0x038 (R/W) Function Register 1 /
Pokitto	6:ea7377f3d1af	791	uint32_t RESERVED1[1];
Pokitto	6:ea7377f3d1af	792	__IO uint32_t COMP2; /!< Offset: 0x040 (R/W) Comparator Register 2 /
Pokitto	6:ea7377f3d1af	793	__IO uint32_t MASK2; /!< Offset: 0x044 (R/W) Mask Register 2 /
Pokitto	6:ea7377f3d1af	794	__IO uint32_t FUNCTION2; /!< Offset: 0x048 (R/W) Function Register 2 /
Pokitto	6:ea7377f3d1af	795	uint32_t RESERVED2[1];
Pokitto	6:ea7377f3d1af	796	__IO uint32_t COMP3; /!< Offset: 0x050 (R/W) Comparator Register 3 /
Pokitto	6:ea7377f3d1af	797	__IO uint32_t MASK3; /!< Offset: 0x054 (R/W) Mask Register 3 /
Pokitto	6:ea7377f3d1af	798	__IO uint32_t FUNCTION3; /!< Offset: 0x058 (R/W) Function Register 3 /
Pokitto	6:ea7377f3d1af	799	} DWT_Type;
Pokitto	6:ea7377f3d1af	800
Pokitto	6:ea7377f3d1af	801	/* DWT Control Register Definitions */
Pokitto	6:ea7377f3d1af	802	#define DWT_CTRL_NUMCOMP_Pos 28 /!< DWT CTRL: NUMCOMP Position /
Pokitto	6:ea7377f3d1af	803	#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /!< DWT CTRL: NUMCOMP Mask /
Pokitto	6:ea7377f3d1af	804
Pokitto	6:ea7377f3d1af	805	#define DWT_CTRL_NOTRCPKT_Pos 27 /!< DWT CTRL: NOTRCPKT Position /
Pokitto	6:ea7377f3d1af	806	#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /!< DWT CTRL: NOTRCPKT Mask /
Pokitto	6:ea7377f3d1af	807
Pokitto	6:ea7377f3d1af	808	#define DWT_CTRL_NOEXTTRIG_Pos 26 /!< DWT CTRL: NOEXTTRIG Position /
Pokitto	6:ea7377f3d1af	809	#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /!< DWT CTRL: NOEXTTRIG Mask /
Pokitto	6:ea7377f3d1af	810
Pokitto	6:ea7377f3d1af	811	#define DWT_CTRL_NOCYCCNT_Pos 25 /!< DWT CTRL: NOCYCCNT Position /
Pokitto	6:ea7377f3d1af	812	#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /!< DWT CTRL: NOCYCCNT Mask /
Pokitto	6:ea7377f3d1af	813
Pokitto	6:ea7377f3d1af	814	#define DWT_CTRL_NOPRFCNT_Pos 24 /!< DWT CTRL: NOPRFCNT Position /
Pokitto	6:ea7377f3d1af	815	#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /!< DWT CTRL: NOPRFCNT Mask /
Pokitto	6:ea7377f3d1af	816
Pokitto	6:ea7377f3d1af	817	#define DWT_CTRL_CYCEVTENA_Pos 22 /!< DWT CTRL: CYCEVTENA Position /
Pokitto	6:ea7377f3d1af	818	#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /!< DWT CTRL: CYCEVTENA Mask /
Pokitto	6:ea7377f3d1af	819
Pokitto	6:ea7377f3d1af	820	#define DWT_CTRL_FOLDEVTENA_Pos 21 /!< DWT CTRL: FOLDEVTENA Position /
Pokitto	6:ea7377f3d1af	821	#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /!< DWT CTRL: FOLDEVTENA Mask /
Pokitto	6:ea7377f3d1af	822
Pokitto	6:ea7377f3d1af	823	#define DWT_CTRL_LSUEVTENA_Pos 20 /!< DWT CTRL: LSUEVTENA Position /
Pokitto	6:ea7377f3d1af	824	#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /!< DWT CTRL: LSUEVTENA Mask /
Pokitto	6:ea7377f3d1af	825
Pokitto	6:ea7377f3d1af	826	#define DWT_CTRL_SLEEPEVTENA_Pos 19 /!< DWT CTRL: SLEEPEVTENA Position /
Pokitto	6:ea7377f3d1af	827	#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /!< DWT CTRL: SLEEPEVTENA Mask /
Pokitto	6:ea7377f3d1af	828
Pokitto	6:ea7377f3d1af	829	#define DWT_CTRL_EXCEVTENA_Pos 18 /!< DWT CTRL: EXCEVTENA Position /
Pokitto	6:ea7377f3d1af	830	#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /!< DWT CTRL: EXCEVTENA Mask /
Pokitto	6:ea7377f3d1af	831
Pokitto	6:ea7377f3d1af	832	#define DWT_CTRL_CPIEVTENA_Pos 17 /!< DWT CTRL: CPIEVTENA Position /
Pokitto	6:ea7377f3d1af	833	#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /!< DWT CTRL: CPIEVTENA Mask /
Pokitto	6:ea7377f3d1af	834
Pokitto	6:ea7377f3d1af	835	#define DWT_CTRL_EXCTRCENA_Pos 16 /!< DWT CTRL: EXCTRCENA Position /
Pokitto	6:ea7377f3d1af	836	#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /!< DWT CTRL: EXCTRCENA Mask /
Pokitto	6:ea7377f3d1af	837
Pokitto	6:ea7377f3d1af	838	#define DWT_CTRL_PCSAMPLENA_Pos 12 /!< DWT CTRL: PCSAMPLENA Position /
Pokitto	6:ea7377f3d1af	839	#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /!< DWT CTRL: PCSAMPLENA Mask /
Pokitto	6:ea7377f3d1af	840
Pokitto	6:ea7377f3d1af	841	#define DWT_CTRL_SYNCTAP_Pos 10 /!< DWT CTRL: SYNCTAP Position /
Pokitto	6:ea7377f3d1af	842	#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /!< DWT CTRL: SYNCTAP Mask /
Pokitto	6:ea7377f3d1af	843
Pokitto	6:ea7377f3d1af	844	#define DWT_CTRL_CYCTAP_Pos 9 /!< DWT CTRL: CYCTAP Position /
Pokitto	6:ea7377f3d1af	845	#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /!< DWT CTRL: CYCTAP Mask /
Pokitto	6:ea7377f3d1af	846
Pokitto	6:ea7377f3d1af	847	#define DWT_CTRL_POSTINIT_Pos 5 /!< DWT CTRL: POSTINIT Position /
Pokitto	6:ea7377f3d1af	848	#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /!< DWT CTRL: POSTINIT Mask /
Pokitto	6:ea7377f3d1af	849
Pokitto	6:ea7377f3d1af	850	#define DWT_CTRL_POSTPRESET_Pos 1 /!< DWT CTRL: POSTPRESET Position /
Pokitto	6:ea7377f3d1af	851	#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /!< DWT CTRL: POSTPRESET Mask /
Pokitto	6:ea7377f3d1af	852
Pokitto	6:ea7377f3d1af	853	#define DWT_CTRL_CYCCNTENA_Pos 0 /!< DWT CTRL: CYCCNTENA Position /
Pokitto	6:ea7377f3d1af	854	#define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) /!< DWT CTRL: CYCCNTENA Mask /
Pokitto	6:ea7377f3d1af	855
Pokitto	6:ea7377f3d1af	856	/* DWT CPI Count Register Definitions */
Pokitto	6:ea7377f3d1af	857	#define DWT_CPICNT_CPICNT_Pos 0 /!< DWT CPICNT: CPICNT Position /
Pokitto	6:ea7377f3d1af	858	#define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) /!< DWT CPICNT: CPICNT Mask /
Pokitto	6:ea7377f3d1af	859
Pokitto	6:ea7377f3d1af	860	/* DWT Exception Overhead Count Register Definitions */
Pokitto	6:ea7377f3d1af	861	#define DWT_EXCCNT_EXCCNT_Pos 0 /!< DWT EXCCNT: EXCCNT Position /
Pokitto	6:ea7377f3d1af	862	#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) /!< DWT EXCCNT: EXCCNT Mask /
Pokitto	6:ea7377f3d1af	863
Pokitto	6:ea7377f3d1af	864	/* DWT Sleep Count Register Definitions */
Pokitto	6:ea7377f3d1af	865	#define DWT_SLEEPCNT_SLEEPCNT_Pos 0 /!< DWT SLEEPCNT: SLEEPCNT Position /
Pokitto	6:ea7377f3d1af	866	#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) /!< DWT SLEEPCNT: SLEEPCNT Mask /
Pokitto	6:ea7377f3d1af	867
Pokitto	6:ea7377f3d1af	868	/* DWT LSU Count Register Definitions */
Pokitto	6:ea7377f3d1af	869	#define DWT_LSUCNT_LSUCNT_Pos 0 /!< DWT LSUCNT: LSUCNT Position /
Pokitto	6:ea7377f3d1af	870	#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) /!< DWT LSUCNT: LSUCNT Mask /
Pokitto	6:ea7377f3d1af	871
Pokitto	6:ea7377f3d1af	872	/* DWT Folded-instruction Count Register Definitions */
Pokitto	6:ea7377f3d1af	873	#define DWT_FOLDCNT_FOLDCNT_Pos 0 /!< DWT FOLDCNT: FOLDCNT Position /
Pokitto	6:ea7377f3d1af	874	#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) /!< DWT FOLDCNT: FOLDCNT Mask /
Pokitto	6:ea7377f3d1af	875
Pokitto	6:ea7377f3d1af	876	/* DWT Comparator Mask Register Definitions */
Pokitto	6:ea7377f3d1af	877	#define DWT_MASK_MASK_Pos 0 /!< DWT MASK: MASK Position /
Pokitto	6:ea7377f3d1af	878	#define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) /!< DWT MASK: MASK Mask /
Pokitto	6:ea7377f3d1af	879
Pokitto	6:ea7377f3d1af	880	/* DWT Comparator Function Register Definitions */
Pokitto	6:ea7377f3d1af	881	#define DWT_FUNCTION_MATCHED_Pos 24 /!< DWT FUNCTION: MATCHED Position /
Pokitto	6:ea7377f3d1af	882	#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /!< DWT FUNCTION: MATCHED Mask /
Pokitto	6:ea7377f3d1af	883
Pokitto	6:ea7377f3d1af	884	#define DWT_FUNCTION_DATAVADDR1_Pos 16 /!< DWT FUNCTION: DATAVADDR1 Position /
Pokitto	6:ea7377f3d1af	885	#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /!< DWT FUNCTION: DATAVADDR1 Mask /
Pokitto	6:ea7377f3d1af	886
Pokitto	6:ea7377f3d1af	887	#define DWT_FUNCTION_DATAVADDR0_Pos 12 /!< DWT FUNCTION: DATAVADDR0 Position /
Pokitto	6:ea7377f3d1af	888	#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /!< DWT FUNCTION: DATAVADDR0 Mask /
Pokitto	6:ea7377f3d1af	889
Pokitto	6:ea7377f3d1af	890	#define DWT_FUNCTION_DATAVSIZE_Pos 10 /!< DWT FUNCTION: DATAVSIZE Position /
Pokitto	6:ea7377f3d1af	891	#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /!< DWT FUNCTION: DATAVSIZE Mask /
Pokitto	6:ea7377f3d1af	892
Pokitto	6:ea7377f3d1af	893	#define DWT_FUNCTION_LNK1ENA_Pos 9 /!< DWT FUNCTION: LNK1ENA Position /
Pokitto	6:ea7377f3d1af	894	#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /!< DWT FUNCTION: LNK1ENA Mask /
Pokitto	6:ea7377f3d1af	895
Pokitto	6:ea7377f3d1af	896	#define DWT_FUNCTION_DATAVMATCH_Pos 8 /!< DWT FUNCTION: DATAVMATCH Position /
Pokitto	6:ea7377f3d1af	897	#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /!< DWT FUNCTION: DATAVMATCH Mask /
Pokitto	6:ea7377f3d1af	898
Pokitto	6:ea7377f3d1af	899	#define DWT_FUNCTION_CYCMATCH_Pos 7 /!< DWT FUNCTION: CYCMATCH Position /
Pokitto	6:ea7377f3d1af	900	#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /!< DWT FUNCTION: CYCMATCH Mask /
Pokitto	6:ea7377f3d1af	901
Pokitto	6:ea7377f3d1af	902	#define DWT_FUNCTION_EMITRANGE_Pos 5 /!< DWT FUNCTION: EMITRANGE Position /
Pokitto	6:ea7377f3d1af	903	#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /!< DWT FUNCTION: EMITRANGE Mask /
Pokitto	6:ea7377f3d1af	904
Pokitto	6:ea7377f3d1af	905	#define DWT_FUNCTION_FUNCTION_Pos 0 /!< DWT FUNCTION: FUNCTION Position /
Pokitto	6:ea7377f3d1af	906	#define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) /!< DWT FUNCTION: FUNCTION Mask /
Pokitto	6:ea7377f3d1af	907
Pokitto	6:ea7377f3d1af	908	/@}/ /* end of group CMSIS_DWT */
Pokitto	6:ea7377f3d1af	909
Pokitto	6:ea7377f3d1af	910
Pokitto	6:ea7377f3d1af	911	/** \ingroup CMSIS_core_register
Pokitto	6:ea7377f3d1af	912	\defgroup CMSIS_TPI Trace Port Interface (TPI)
Pokitto	6:ea7377f3d1af	913	\brief Type definitions for the Trace Port Interface (TPI)
Pokitto	6:ea7377f3d1af	914	@{
Pokitto	6:ea7377f3d1af	915	*/
Pokitto	6:ea7377f3d1af	916
Pokitto	6:ea7377f3d1af	917	/** \brief Structure type to access the Trace Port Interface Register (TPI).
Pokitto	6:ea7377f3d1af	918	*/
Pokitto	6:ea7377f3d1af	919	typedef struct
Pokitto	6:ea7377f3d1af	920	{
Pokitto	6:ea7377f3d1af	921	__IO uint32_t SSPSR; /!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register /
Pokitto	6:ea7377f3d1af	922	__IO uint32_t CSPSR; /!< Offset: 0x004 (R/W) Current Parallel Port Size Register /
Pokitto	6:ea7377f3d1af	923	uint32_t RESERVED0[2];
Pokitto	6:ea7377f3d1af	924	__IO uint32_t ACPR; /!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register /
Pokitto	6:ea7377f3d1af	925	uint32_t RESERVED1[55];
Pokitto	6:ea7377f3d1af	926	__IO uint32_t SPPR; /!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register /
Pokitto	6:ea7377f3d1af	927	uint32_t RESERVED2[131];
Pokitto	6:ea7377f3d1af	928	__I uint32_t FFSR; /!< Offset: 0x300 (R/ ) Formatter and Flush Status Register /
Pokitto	6:ea7377f3d1af	929	__IO uint32_t FFCR; /!< Offset: 0x304 (R/W) Formatter and Flush Control Register /
Pokitto	6:ea7377f3d1af	930	__I uint32_t FSCR; /!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register /
Pokitto	6:ea7377f3d1af	931	uint32_t RESERVED3[759];
Pokitto	6:ea7377f3d1af	932	__I uint32_t TRIGGER; /!< Offset: 0xEE8 (R/ ) TRIGGER /
Pokitto	6:ea7377f3d1af	933	__I uint32_t FIFO0; /!< Offset: 0xEEC (R/ ) Integration ETM Data /
Pokitto	6:ea7377f3d1af	934	__I uint32_t ITATBCTR2; /!< Offset: 0xEF0 (R/ ) ITATBCTR2 /
Pokitto	6:ea7377f3d1af	935	uint32_t RESERVED4[1];
Pokitto	6:ea7377f3d1af	936	__I uint32_t ITATBCTR0; /!< Offset: 0xEF8 (R/ ) ITATBCTR0 /
Pokitto	6:ea7377f3d1af	937	__I uint32_t FIFO1; /!< Offset: 0xEFC (R/ ) Integration ITM Data /
Pokitto	6:ea7377f3d1af	938	__IO uint32_t ITCTRL; /!< Offset: 0xF00 (R/W) Integration Mode Control /
Pokitto	6:ea7377f3d1af	939	uint32_t RESERVED5[39];
Pokitto	6:ea7377f3d1af	940	__IO uint32_t CLAIMSET; /!< Offset: 0xFA0 (R/W) Claim tag set /
Pokitto	6:ea7377f3d1af	941	__IO uint32_t CLAIMCLR; /!< Offset: 0xFA4 (R/W) Claim tag clear /
Pokitto	6:ea7377f3d1af	942	uint32_t RESERVED7[8];
Pokitto	6:ea7377f3d1af	943	__I uint32_t DEVID; /!< Offset: 0xFC8 (R/ ) TPIU_DEVID /
Pokitto	6:ea7377f3d1af	944	__I uint32_t DEVTYPE; /!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE /
Pokitto	6:ea7377f3d1af	945	} TPI_Type;
Pokitto	6:ea7377f3d1af	946
Pokitto	6:ea7377f3d1af	947	/* TPI Asynchronous Clock Prescaler Register Definitions */
Pokitto	6:ea7377f3d1af	948	#define TPI_ACPR_PRESCALER_Pos 0 /!< TPI ACPR: PRESCALER Position /
Pokitto	6:ea7377f3d1af	949	#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos) /!< TPI ACPR: PRESCALER Mask /
Pokitto	6:ea7377f3d1af	950
Pokitto	6:ea7377f3d1af	951	/* TPI Selected Pin Protocol Register Definitions */
Pokitto	6:ea7377f3d1af	952	#define TPI_SPPR_TXMODE_Pos 0 /!< TPI SPPR: TXMODE Position /
Pokitto	6:ea7377f3d1af	953	#define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) /!< TPI SPPR: TXMODE Mask /
Pokitto	6:ea7377f3d1af	954
Pokitto	6:ea7377f3d1af	955	/* TPI Formatter and Flush Status Register Definitions */
Pokitto	6:ea7377f3d1af	956	#define TPI_FFSR_FtNonStop_Pos 3 /!< TPI FFSR: FtNonStop Position /
Pokitto	6:ea7377f3d1af	957	#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /!< TPI FFSR: FtNonStop Mask /
Pokitto	6:ea7377f3d1af	958
Pokitto	6:ea7377f3d1af	959	#define TPI_FFSR_TCPresent_Pos 2 /!< TPI FFSR: TCPresent Position /
Pokitto	6:ea7377f3d1af	960	#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /!< TPI FFSR: TCPresent Mask /
Pokitto	6:ea7377f3d1af	961
Pokitto	6:ea7377f3d1af	962	#define TPI_FFSR_FtStopped_Pos 1 /!< TPI FFSR: FtStopped Position /
Pokitto	6:ea7377f3d1af	963	#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /!< TPI FFSR: FtStopped Mask /
Pokitto	6:ea7377f3d1af	964
Pokitto	6:ea7377f3d1af	965	#define TPI_FFSR_FlInProg_Pos 0 /!< TPI FFSR: FlInProg Position /
Pokitto	6:ea7377f3d1af	966	#define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) /!< TPI FFSR: FlInProg Mask /
Pokitto	6:ea7377f3d1af	967
Pokitto	6:ea7377f3d1af	968	/* TPI Formatter and Flush Control Register Definitions */
Pokitto	6:ea7377f3d1af	969	#define TPI_FFCR_TrigIn_Pos 8 /!< TPI FFCR: TrigIn Position /
Pokitto	6:ea7377f3d1af	970	#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /!< TPI FFCR: TrigIn Mask /
Pokitto	6:ea7377f3d1af	971
Pokitto	6:ea7377f3d1af	972	#define TPI_FFCR_EnFCont_Pos 1 /!< TPI FFCR: EnFCont Position /
Pokitto	6:ea7377f3d1af	973	#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /!< TPI FFCR: EnFCont Mask /
Pokitto	6:ea7377f3d1af	974
Pokitto	6:ea7377f3d1af	975	/* TPI TRIGGER Register Definitions */
Pokitto	6:ea7377f3d1af	976	#define TPI_TRIGGER_TRIGGER_Pos 0 /!< TPI TRIGGER: TRIGGER Position /
Pokitto	6:ea7377f3d1af	977	#define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) /!< TPI TRIGGER: TRIGGER Mask /
Pokitto	6:ea7377f3d1af	978
Pokitto	6:ea7377f3d1af	979	/* TPI Integration ETM Data Register Definitions (FIFO0) */
Pokitto	6:ea7377f3d1af	980	#define TPI_FIFO0_ITM_ATVALID_Pos 29 /!< TPI FIFO0: ITM_ATVALID Position /
Pokitto	6:ea7377f3d1af	981	#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /!< TPI FIFO0: ITM_ATVALID Mask /
Pokitto	6:ea7377f3d1af	982
Pokitto	6:ea7377f3d1af	983	#define TPI_FIFO0_ITM_bytecount_Pos 27 /!< TPI FIFO0: ITM_bytecount Position /
Pokitto	6:ea7377f3d1af	984	#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /!< TPI FIFO0: ITM_bytecount Mask /
Pokitto	6:ea7377f3d1af	985
Pokitto	6:ea7377f3d1af	986	#define TPI_FIFO0_ETM_ATVALID_Pos 26 /!< TPI FIFO0: ETM_ATVALID Position /
Pokitto	6:ea7377f3d1af	987	#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /!< TPI FIFO0: ETM_ATVALID Mask /
Pokitto	6:ea7377f3d1af	988
Pokitto	6:ea7377f3d1af	989	#define TPI_FIFO0_ETM_bytecount_Pos 24 /!< TPI FIFO0: ETM_bytecount Position /
Pokitto	6:ea7377f3d1af	990	#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /!< TPI FIFO0: ETM_bytecount Mask /
Pokitto	6:ea7377f3d1af	991
Pokitto	6:ea7377f3d1af	992	#define TPI_FIFO0_ETM2_Pos 16 /!< TPI FIFO0: ETM2 Position /
Pokitto	6:ea7377f3d1af	993	#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /!< TPI FIFO0: ETM2 Mask /
Pokitto	6:ea7377f3d1af	994
Pokitto	6:ea7377f3d1af	995	#define TPI_FIFO0_ETM1_Pos 8 /!< TPI FIFO0: ETM1 Position /
Pokitto	6:ea7377f3d1af	996	#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /!< TPI FIFO0: ETM1 Mask /
Pokitto	6:ea7377f3d1af	997
Pokitto	6:ea7377f3d1af	998	#define TPI_FIFO0_ETM0_Pos 0 /!< TPI FIFO0: ETM0 Position /
Pokitto	6:ea7377f3d1af	999	#define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) /!< TPI FIFO0: ETM0 Mask /
Pokitto	6:ea7377f3d1af	1000
Pokitto	6:ea7377f3d1af	1001	/* TPI ITATBCTR2 Register Definitions */
Pokitto	6:ea7377f3d1af	1002	#define TPI_ITATBCTR2_ATREADY_Pos 0 /!< TPI ITATBCTR2: ATREADY Position /
Pokitto	6:ea7377f3d1af	1003	#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) /!< TPI ITATBCTR2: ATREADY Mask /
Pokitto	6:ea7377f3d1af	1004
Pokitto	6:ea7377f3d1af	1005	/* TPI Integration ITM Data Register Definitions (FIFO1) */
Pokitto	6:ea7377f3d1af	1006	#define TPI_FIFO1_ITM_ATVALID_Pos 29 /!< TPI FIFO1: ITM_ATVALID Position /
Pokitto	6:ea7377f3d1af	1007	#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /!< TPI FIFO1: ITM_ATVALID Mask /
Pokitto	6:ea7377f3d1af	1008
Pokitto	6:ea7377f3d1af	1009	#define TPI_FIFO1_ITM_bytecount_Pos 27 /!< TPI FIFO1: ITM_bytecount Position /
Pokitto	6:ea7377f3d1af	1010	#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /!< TPI FIFO1: ITM_bytecount Mask /
Pokitto	6:ea7377f3d1af	1011
Pokitto	6:ea7377f3d1af	1012	#define TPI_FIFO1_ETM_ATVALID_Pos 26 /!< TPI FIFO1: ETM_ATVALID Position /
Pokitto	6:ea7377f3d1af	1013	#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /!< TPI FIFO1: ETM_ATVALID Mask /
Pokitto	6:ea7377f3d1af	1014
Pokitto	6:ea7377f3d1af	1015	#define TPI_FIFO1_ETM_bytecount_Pos 24 /!< TPI FIFO1: ETM_bytecount Position /
Pokitto	6:ea7377f3d1af	1016	#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /!< TPI FIFO1: ETM_bytecount Mask /
Pokitto	6:ea7377f3d1af	1017
Pokitto	6:ea7377f3d1af	1018	#define TPI_FIFO1_ITM2_Pos 16 /!< TPI FIFO1: ITM2 Position /
Pokitto	6:ea7377f3d1af	1019	#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /!< TPI FIFO1: ITM2 Mask /
Pokitto	6:ea7377f3d1af	1020
Pokitto	6:ea7377f3d1af	1021	#define TPI_FIFO1_ITM1_Pos 8 /!< TPI FIFO1: ITM1 Position /
Pokitto	6:ea7377f3d1af	1022	#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /!< TPI FIFO1: ITM1 Mask /
Pokitto	6:ea7377f3d1af	1023
Pokitto	6:ea7377f3d1af	1024	#define TPI_FIFO1_ITM0_Pos 0 /!< TPI FIFO1: ITM0 Position /
Pokitto	6:ea7377f3d1af	1025	#define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) /!< TPI FIFO1: ITM0 Mask /
Pokitto	6:ea7377f3d1af	1026
Pokitto	6:ea7377f3d1af	1027	/* TPI ITATBCTR0 Register Definitions */
Pokitto	6:ea7377f3d1af	1028	#define TPI_ITATBCTR0_ATREADY_Pos 0 /!< TPI ITATBCTR0: ATREADY Position /
Pokitto	6:ea7377f3d1af	1029	#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) /!< TPI ITATBCTR0: ATREADY Mask /
Pokitto	6:ea7377f3d1af	1030
Pokitto	6:ea7377f3d1af	1031	/* TPI Integration Mode Control Register Definitions */
Pokitto	6:ea7377f3d1af	1032	#define TPI_ITCTRL_Mode_Pos 0 /!< TPI ITCTRL: Mode Position /
Pokitto	6:ea7377f3d1af	1033	#define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) /!< TPI ITCTRL: Mode Mask /
Pokitto	6:ea7377f3d1af	1034
Pokitto	6:ea7377f3d1af	1035	/* TPI DEVID Register Definitions */
Pokitto	6:ea7377f3d1af	1036	#define TPI_DEVID_NRZVALID_Pos 11 /!< TPI DEVID: NRZVALID Position /
Pokitto	6:ea7377f3d1af	1037	#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /!< TPI DEVID: NRZVALID Mask /
Pokitto	6:ea7377f3d1af	1038
Pokitto	6:ea7377f3d1af	1039	#define TPI_DEVID_MANCVALID_Pos 10 /!< TPI DEVID: MANCVALID Position /
Pokitto	6:ea7377f3d1af	1040	#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /!< TPI DEVID: MANCVALID Mask /
Pokitto	6:ea7377f3d1af	1041
Pokitto	6:ea7377f3d1af	1042	#define TPI_DEVID_PTINVALID_Pos 9 /!< TPI DEVID: PTINVALID Position /
Pokitto	6:ea7377f3d1af	1043	#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /!< TPI DEVID: PTINVALID Mask /
Pokitto	6:ea7377f3d1af	1044
Pokitto	6:ea7377f3d1af	1045	#define TPI_DEVID_MinBufSz_Pos 6 /!< TPI DEVID: MinBufSz Position /
Pokitto	6:ea7377f3d1af	1046	#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /!< TPI DEVID: MinBufSz Mask /
Pokitto	6:ea7377f3d1af	1047
Pokitto	6:ea7377f3d1af	1048	#define TPI_DEVID_AsynClkIn_Pos 5 /!< TPI DEVID: AsynClkIn Position /
Pokitto	6:ea7377f3d1af	1049	#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /!< TPI DEVID: AsynClkIn Mask /
Pokitto	6:ea7377f3d1af	1050
Pokitto	6:ea7377f3d1af	1051	#define TPI_DEVID_NrTraceInput_Pos 0 /!< TPI DEVID: NrTraceInput Position /
Pokitto	6:ea7377f3d1af	1052	#define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) /!< TPI DEVID: NrTraceInput Mask /
Pokitto	6:ea7377f3d1af	1053
Pokitto	6:ea7377f3d1af	1054	/* TPI DEVTYPE Register Definitions */
Pokitto	6:ea7377f3d1af	1055	#define TPI_DEVTYPE_SubType_Pos 0 /!< TPI DEVTYPE: SubType Position /
Pokitto	6:ea7377f3d1af	1056	#define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) /!< TPI DEVTYPE: SubType Mask /
Pokitto	6:ea7377f3d1af	1057
Pokitto	6:ea7377f3d1af	1058	#define TPI_DEVTYPE_MajorType_Pos 4 /!< TPI DEVTYPE: MajorType Position /
Pokitto	6:ea7377f3d1af	1059	#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /!< TPI DEVTYPE: MajorType Mask /
Pokitto	6:ea7377f3d1af	1060
Pokitto	6:ea7377f3d1af	1061	/@}/ /* end of group CMSIS_TPI */
Pokitto	6:ea7377f3d1af	1062
Pokitto	6:ea7377f3d1af	1063
Pokitto	6:ea7377f3d1af	1064	#if (__MPU_PRESENT == 1)
Pokitto	6:ea7377f3d1af	1065	/** \ingroup CMSIS_core_register
Pokitto	6:ea7377f3d1af	1066	\defgroup CMSIS_MPU Memory Protection Unit (MPU)
Pokitto	6:ea7377f3d1af	1067	\brief Type definitions for the Memory Protection Unit (MPU)
Pokitto	6:ea7377f3d1af	1068	@{
Pokitto	6:ea7377f3d1af	1069	*/
Pokitto	6:ea7377f3d1af	1070
Pokitto	6:ea7377f3d1af	1071	/** \brief Structure type to access the Memory Protection Unit (MPU).
Pokitto	6:ea7377f3d1af	1072	*/
Pokitto	6:ea7377f3d1af	1073	typedef struct
Pokitto	6:ea7377f3d1af	1074	{
Pokitto	6:ea7377f3d1af	1075	__I uint32_t TYPE; /!< Offset: 0x000 (R/ ) MPU Type Register /
Pokitto	6:ea7377f3d1af	1076	__IO uint32_t CTRL; /!< Offset: 0x004 (R/W) MPU Control Register /
Pokitto	6:ea7377f3d1af	1077	__IO uint32_t RNR; /!< Offset: 0x008 (R/W) MPU Region RNRber Register /
Pokitto	6:ea7377f3d1af	1078	__IO uint32_t RBAR; /!< Offset: 0x00C (R/W) MPU Region Base Address Register /
Pokitto	6:ea7377f3d1af	1079	__IO uint32_t RASR; /!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register /
Pokitto	6:ea7377f3d1af	1080	__IO uint32_t RBAR_A1; /!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register /
Pokitto	6:ea7377f3d1af	1081	__IO uint32_t RASR_A1; /!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register /
Pokitto	6:ea7377f3d1af	1082	__IO uint32_t RBAR_A2; /!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register /
Pokitto	6:ea7377f3d1af	1083	__IO uint32_t RASR_A2; /!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register /
Pokitto	6:ea7377f3d1af	1084	__IO uint32_t RBAR_A3; /!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register /
Pokitto	6:ea7377f3d1af	1085	__IO uint32_t RASR_A3; /!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register /
Pokitto	6:ea7377f3d1af	1086	} MPU_Type;
Pokitto	6:ea7377f3d1af	1087
Pokitto	6:ea7377f3d1af	1088	/* MPU Type Register */
Pokitto	6:ea7377f3d1af	1089	#define MPU_TYPE_IREGION_Pos 16 /!< MPU TYPE: IREGION Position /
Pokitto	6:ea7377f3d1af	1090	#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /!< MPU TYPE: IREGION Mask /
Pokitto	6:ea7377f3d1af	1091
Pokitto	6:ea7377f3d1af	1092	#define MPU_TYPE_DREGION_Pos 8 /!< MPU TYPE: DREGION Position /
Pokitto	6:ea7377f3d1af	1093	#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /!< MPU TYPE: DREGION Mask /
Pokitto	6:ea7377f3d1af	1094
Pokitto	6:ea7377f3d1af	1095	#define MPU_TYPE_SEPARATE_Pos 0 /!< MPU TYPE: SEPARATE Position /
Pokitto	6:ea7377f3d1af	1096	#define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /!< MPU TYPE: SEPARATE Mask /
Pokitto	6:ea7377f3d1af	1097
Pokitto	6:ea7377f3d1af	1098	/* MPU Control Register */
Pokitto	6:ea7377f3d1af	1099	#define MPU_CTRL_PRIVDEFENA_Pos 2 /!< MPU CTRL: PRIVDEFENA Position /
Pokitto	6:ea7377f3d1af	1100	#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /!< MPU CTRL: PRIVDEFENA Mask /
Pokitto	6:ea7377f3d1af	1101
Pokitto	6:ea7377f3d1af	1102	#define MPU_CTRL_HFNMIENA_Pos 1 /!< MPU CTRL: HFNMIENA Position /
Pokitto	6:ea7377f3d1af	1103	#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /!< MPU CTRL: HFNMIENA Mask /
Pokitto	6:ea7377f3d1af	1104
Pokitto	6:ea7377f3d1af	1105	#define MPU_CTRL_ENABLE_Pos 0 /!< MPU CTRL: ENABLE Position /
Pokitto	6:ea7377f3d1af	1106	#define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /!< MPU CTRL: ENABLE Mask /
Pokitto	6:ea7377f3d1af	1107
Pokitto	6:ea7377f3d1af	1108	/* MPU Region Number Register */
Pokitto	6:ea7377f3d1af	1109	#define MPU_RNR_REGION_Pos 0 /!< MPU RNR: REGION Position /
Pokitto	6:ea7377f3d1af	1110	#define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /!< MPU RNR: REGION Mask /
Pokitto	6:ea7377f3d1af	1111
Pokitto	6:ea7377f3d1af	1112	/* MPU Region Base Address Register */
Pokitto	6:ea7377f3d1af	1113	#define MPU_RBAR_ADDR_Pos 5 /!< MPU RBAR: ADDR Position /
Pokitto	6:ea7377f3d1af	1114	#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /!< MPU RBAR: ADDR Mask /
Pokitto	6:ea7377f3d1af	1115
Pokitto	6:ea7377f3d1af	1116	#define MPU_RBAR_VALID_Pos 4 /!< MPU RBAR: VALID Position /
Pokitto	6:ea7377f3d1af	1117	#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /!< MPU RBAR: VALID Mask /
Pokitto	6:ea7377f3d1af	1118
Pokitto	6:ea7377f3d1af	1119	#define MPU_RBAR_REGION_Pos 0 /!< MPU RBAR: REGION Position /
Pokitto	6:ea7377f3d1af	1120	#define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /!< MPU RBAR: REGION Mask /
Pokitto	6:ea7377f3d1af	1121
Pokitto	6:ea7377f3d1af	1122	/* MPU Region Attribute and Size Register */
Pokitto	6:ea7377f3d1af	1123	#define MPU_RASR_ATTRS_Pos 16 /!< MPU RASR: MPU Region Attribute field Position /
Pokitto	6:ea7377f3d1af	1124	#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /!< MPU RASR: MPU Region Attribute field Mask /
Pokitto	6:ea7377f3d1af	1125
Pokitto	6:ea7377f3d1af	1126	#define MPU_RASR_XN_Pos 28 /!< MPU RASR: ATTRS.XN Position /
Pokitto	6:ea7377f3d1af	1127	#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /!< MPU RASR: ATTRS.XN Mask /
Pokitto	6:ea7377f3d1af	1128
Pokitto	6:ea7377f3d1af	1129	#define MPU_RASR_AP_Pos 24 /!< MPU RASR: ATTRS.AP Position /
Pokitto	6:ea7377f3d1af	1130	#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /!< MPU RASR: ATTRS.AP Mask /
Pokitto	6:ea7377f3d1af	1131
Pokitto	6:ea7377f3d1af	1132	#define MPU_RASR_TEX_Pos 19 /!< MPU RASR: ATTRS.TEX Position /
Pokitto	6:ea7377f3d1af	1133	#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /!< MPU RASR: ATTRS.TEX Mask /
Pokitto	6:ea7377f3d1af	1134
Pokitto	6:ea7377f3d1af	1135	#define MPU_RASR_S_Pos 18 /!< MPU RASR: ATTRS.S Position /
Pokitto	6:ea7377f3d1af	1136	#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /!< MPU RASR: ATTRS.S Mask /
Pokitto	6:ea7377f3d1af	1137
Pokitto	6:ea7377f3d1af	1138	#define MPU_RASR_C_Pos 17 /!< MPU RASR: ATTRS.C Position /
Pokitto	6:ea7377f3d1af	1139	#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /!< MPU RASR: ATTRS.C Mask /
Pokitto	6:ea7377f3d1af	1140
Pokitto	6:ea7377f3d1af	1141	#define MPU_RASR_B_Pos 16 /!< MPU RASR: ATTRS.B Position /
Pokitto	6:ea7377f3d1af	1142	#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /!< MPU RASR: ATTRS.B Mask /
Pokitto	6:ea7377f3d1af	1143
Pokitto	6:ea7377f3d1af	1144	#define MPU_RASR_SRD_Pos 8 /!< MPU RASR: Sub-Region Disable Position /
Pokitto	6:ea7377f3d1af	1145	#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /!< MPU RASR: Sub-Region Disable Mask /
Pokitto	6:ea7377f3d1af	1146
Pokitto	6:ea7377f3d1af	1147	#define MPU_RASR_SIZE_Pos 1 /!< MPU RASR: Region Size Field Position /
Pokitto	6:ea7377f3d1af	1148	#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /!< MPU RASR: Region Size Field Mask /
Pokitto	6:ea7377f3d1af	1149
Pokitto	6:ea7377f3d1af	1150	#define MPU_RASR_ENABLE_Pos 0 /!< MPU RASR: Region enable bit Position /
Pokitto	6:ea7377f3d1af	1151	#define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /!< MPU RASR: Region enable bit Disable Mask /
Pokitto	6:ea7377f3d1af	1152
Pokitto	6:ea7377f3d1af	1153	/@} end of group CMSIS_MPU /
Pokitto	6:ea7377f3d1af	1154	#endif
Pokitto	6:ea7377f3d1af	1155
Pokitto	6:ea7377f3d1af	1156
Pokitto	6:ea7377f3d1af	1157	#if (__FPU_PRESENT == 1)
Pokitto	6:ea7377f3d1af	1158	/** \ingroup CMSIS_core_register
Pokitto	6:ea7377f3d1af	1159	\defgroup CMSIS_FPU Floating Point Unit (FPU)
Pokitto	6:ea7377f3d1af	1160	\brief Type definitions for the Floating Point Unit (FPU)
Pokitto	6:ea7377f3d1af	1161	@{
Pokitto	6:ea7377f3d1af	1162	*/
Pokitto	6:ea7377f3d1af	1163
Pokitto	6:ea7377f3d1af	1164	/** \brief Structure type to access the Floating Point Unit (FPU).
Pokitto	6:ea7377f3d1af	1165	*/
Pokitto	6:ea7377f3d1af	1166	typedef struct
Pokitto	6:ea7377f3d1af	1167	{
Pokitto	6:ea7377f3d1af	1168	uint32_t RESERVED0[1];
Pokitto	6:ea7377f3d1af	1169	__IO uint32_t FPCCR; /!< Offset: 0x004 (R/W) Floating-Point Context Control Register /
Pokitto	6:ea7377f3d1af	1170	__IO uint32_t FPCAR; /!< Offset: 0x008 (R/W) Floating-Point Context Address Register /
Pokitto	6:ea7377f3d1af	1171	__IO uint32_t FPDSCR; /!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register /
Pokitto	6:ea7377f3d1af	1172	__I uint32_t MVFR0; /!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 /
Pokitto	6:ea7377f3d1af	1173	__I uint32_t MVFR1; /!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 /
Pokitto	6:ea7377f3d1af	1174	} FPU_Type;
Pokitto	6:ea7377f3d1af	1175
Pokitto	6:ea7377f3d1af	1176	/* Floating-Point Context Control Register */
Pokitto	6:ea7377f3d1af	1177	#define FPU_FPCCR_ASPEN_Pos 31 /!< FPCCR: ASPEN bit Position /
Pokitto	6:ea7377f3d1af	1178	#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /!< FPCCR: ASPEN bit Mask /
Pokitto	6:ea7377f3d1af	1179
Pokitto	6:ea7377f3d1af	1180	#define FPU_FPCCR_LSPEN_Pos 30 /!< FPCCR: LSPEN Position /
Pokitto	6:ea7377f3d1af	1181	#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /!< FPCCR: LSPEN bit Mask /
Pokitto	6:ea7377f3d1af	1182
Pokitto	6:ea7377f3d1af	1183	#define FPU_FPCCR_MONRDY_Pos 8 /!< FPCCR: MONRDY Position /
Pokitto	6:ea7377f3d1af	1184	#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /!< FPCCR: MONRDY bit Mask /
Pokitto	6:ea7377f3d1af	1185
Pokitto	6:ea7377f3d1af	1186	#define FPU_FPCCR_BFRDY_Pos 6 /!< FPCCR: BFRDY Position /
Pokitto	6:ea7377f3d1af	1187	#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /!< FPCCR: BFRDY bit Mask /
Pokitto	6:ea7377f3d1af	1188
Pokitto	6:ea7377f3d1af	1189	#define FPU_FPCCR_MMRDY_Pos 5 /!< FPCCR: MMRDY Position /
Pokitto	6:ea7377f3d1af	1190	#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /!< FPCCR: MMRDY bit Mask /
Pokitto	6:ea7377f3d1af	1191
Pokitto	6:ea7377f3d1af	1192	#define FPU_FPCCR_HFRDY_Pos 4 /!< FPCCR: HFRDY Position /
Pokitto	6:ea7377f3d1af	1193	#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /!< FPCCR: HFRDY bit Mask /
Pokitto	6:ea7377f3d1af	1194
Pokitto	6:ea7377f3d1af	1195	#define FPU_FPCCR_THREAD_Pos 3 /!< FPCCR: processor mode bit Position /
Pokitto	6:ea7377f3d1af	1196	#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /!< FPCCR: processor mode active bit Mask /
Pokitto	6:ea7377f3d1af	1197
Pokitto	6:ea7377f3d1af	1198	#define FPU_FPCCR_USER_Pos 1 /!< FPCCR: privilege level bit Position /
Pokitto	6:ea7377f3d1af	1199	#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /!< FPCCR: privilege level bit Mask /
Pokitto	6:ea7377f3d1af	1200
Pokitto	6:ea7377f3d1af	1201	#define FPU_FPCCR_LSPACT_Pos 0 /!< FPCCR: Lazy state preservation active bit Position /
Pokitto	6:ea7377f3d1af	1202	#define FPU_FPCCR_LSPACT_Msk (1UL << FPU_FPCCR_LSPACT_Pos) /!< FPCCR: Lazy state preservation active bit Mask /
Pokitto	6:ea7377f3d1af	1203
Pokitto	6:ea7377f3d1af	1204	/* Floating-Point Context Address Register */
Pokitto	6:ea7377f3d1af	1205	#define FPU_FPCAR_ADDRESS_Pos 3 /!< FPCAR: ADDRESS bit Position /
Pokitto	6:ea7377f3d1af	1206	#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /!< FPCAR: ADDRESS bit Mask /
Pokitto	6:ea7377f3d1af	1207
Pokitto	6:ea7377f3d1af	1208	/* Floating-Point Default Status Control Register */
Pokitto	6:ea7377f3d1af	1209	#define FPU_FPDSCR_AHP_Pos 26 /!< FPDSCR: AHP bit Position /
Pokitto	6:ea7377f3d1af	1210	#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /!< FPDSCR: AHP bit Mask /
Pokitto	6:ea7377f3d1af	1211
Pokitto	6:ea7377f3d1af	1212	#define FPU_FPDSCR_DN_Pos 25 /!< FPDSCR: DN bit Position /
Pokitto	6:ea7377f3d1af	1213	#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /!< FPDSCR: DN bit Mask /
Pokitto	6:ea7377f3d1af	1214
Pokitto	6:ea7377f3d1af	1215	#define FPU_FPDSCR_FZ_Pos 24 /!< FPDSCR: FZ bit Position /
Pokitto	6:ea7377f3d1af	1216	#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /!< FPDSCR: FZ bit Mask /
Pokitto	6:ea7377f3d1af	1217
Pokitto	6:ea7377f3d1af	1218	#define FPU_FPDSCR_RMode_Pos 22 /!< FPDSCR: RMode bit Position /
Pokitto	6:ea7377f3d1af	1219	#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /!< FPDSCR: RMode bit Mask /
Pokitto	6:ea7377f3d1af	1220
Pokitto	6:ea7377f3d1af	1221	/* Media and FP Feature Register 0 */
Pokitto	6:ea7377f3d1af	1222	#define FPU_MVFR0_FP_rounding_modes_Pos 28 /!< MVFR0: FP rounding modes bits Position /
Pokitto	6:ea7377f3d1af	1223	#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /!< MVFR0: FP rounding modes bits Mask /
Pokitto	6:ea7377f3d1af	1224
Pokitto	6:ea7377f3d1af	1225	#define FPU_MVFR0_Short_vectors_Pos 24 /!< MVFR0: Short vectors bits Position /
Pokitto	6:ea7377f3d1af	1226	#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /!< MVFR0: Short vectors bits Mask /
Pokitto	6:ea7377f3d1af	1227
Pokitto	6:ea7377f3d1af	1228	#define FPU_MVFR0_Square_root_Pos 20 /!< MVFR0: Square root bits Position /
Pokitto	6:ea7377f3d1af	1229	#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /!< MVFR0: Square root bits Mask /
Pokitto	6:ea7377f3d1af	1230
Pokitto	6:ea7377f3d1af	1231	#define FPU_MVFR0_Divide_Pos 16 /!< MVFR0: Divide bits Position /
Pokitto	6:ea7377f3d1af	1232	#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /!< MVFR0: Divide bits Mask /
Pokitto	6:ea7377f3d1af	1233
Pokitto	6:ea7377f3d1af	1234	#define FPU_MVFR0_FP_excep_trapping_Pos 12 /!< MVFR0: FP exception trapping bits Position /
Pokitto	6:ea7377f3d1af	1235	#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /!< MVFR0: FP exception trapping bits Mask /
Pokitto	6:ea7377f3d1af	1236
Pokitto	6:ea7377f3d1af	1237	#define FPU_MVFR0_Double_precision_Pos 8 /!< MVFR0: Double-precision bits Position /
Pokitto	6:ea7377f3d1af	1238	#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /!< MVFR0: Double-precision bits Mask /
Pokitto	6:ea7377f3d1af	1239
Pokitto	6:ea7377f3d1af	1240	#define FPU_MVFR0_Single_precision_Pos 4 /!< MVFR0: Single-precision bits Position /
Pokitto	6:ea7377f3d1af	1241	#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /!< MVFR0: Single-precision bits Mask /
Pokitto	6:ea7377f3d1af	1242
Pokitto	6:ea7377f3d1af	1243	#define FPU_MVFR0_A_SIMD_registers_Pos 0 /!< MVFR0: A_SIMD registers bits Position /
Pokitto	6:ea7377f3d1af	1244	#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos) /!< MVFR0: A_SIMD registers bits Mask /
Pokitto	6:ea7377f3d1af	1245
Pokitto	6:ea7377f3d1af	1246	/* Media and FP Feature Register 1 */
Pokitto	6:ea7377f3d1af	1247	#define FPU_MVFR1_FP_fused_MAC_Pos 28 /!< MVFR1: FP fused MAC bits Position /
Pokitto	6:ea7377f3d1af	1248	#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /!< MVFR1: FP fused MAC bits Mask /
Pokitto	6:ea7377f3d1af	1249
Pokitto	6:ea7377f3d1af	1250	#define FPU_MVFR1_FP_HPFP_Pos 24 /!< MVFR1: FP HPFP bits Position /
Pokitto	6:ea7377f3d1af	1251	#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /!< MVFR1: FP HPFP bits Mask /
Pokitto	6:ea7377f3d1af	1252
Pokitto	6:ea7377f3d1af	1253	#define FPU_MVFR1_D_NaN_mode_Pos 4 /!< MVFR1: D_NaN mode bits Position /
Pokitto	6:ea7377f3d1af	1254	#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /!< MVFR1: D_NaN mode bits Mask /
Pokitto	6:ea7377f3d1af	1255
Pokitto	6:ea7377f3d1af	1256	#define FPU_MVFR1_FtZ_mode_Pos 0 /!< MVFR1: FtZ mode bits Position /
Pokitto	6:ea7377f3d1af	1257	#define FPU_MVFR1_FtZ_mode_Msk (0xFUL << FPU_MVFR1_FtZ_mode_Pos) /!< MVFR1: FtZ mode bits Mask /
Pokitto	6:ea7377f3d1af	1258
Pokitto	6:ea7377f3d1af	1259	/@} end of group CMSIS_FPU /
Pokitto	6:ea7377f3d1af	1260	#endif
Pokitto	6:ea7377f3d1af	1261
Pokitto	6:ea7377f3d1af	1262
Pokitto	6:ea7377f3d1af	1263	/** \ingroup CMSIS_core_register
Pokitto	6:ea7377f3d1af	1264	\defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
Pokitto	6:ea7377f3d1af	1265	\brief Type definitions for the Core Debug Registers
Pokitto	6:ea7377f3d1af	1266	@{
Pokitto	6:ea7377f3d1af	1267	*/
Pokitto	6:ea7377f3d1af	1268
Pokitto	6:ea7377f3d1af	1269	/** \brief Structure type to access the Core Debug Register (CoreDebug).
Pokitto	6:ea7377f3d1af	1270	*/
Pokitto	6:ea7377f3d1af	1271	typedef struct
Pokitto	6:ea7377f3d1af	1272	{
Pokitto	6:ea7377f3d1af	1273	__IO uint32_t DHCSR; /!< Offset: 0x000 (R/W) Debug Halting Control and Status Register /
Pokitto	6:ea7377f3d1af	1274	__O uint32_t DCRSR; /!< Offset: 0x004 ( /W) Debug Core Register Selector Register /
Pokitto	6:ea7377f3d1af	1275	__IO uint32_t DCRDR; /!< Offset: 0x008 (R/W) Debug Core Register Data Register /
Pokitto	6:ea7377f3d1af	1276	__IO uint32_t DEMCR; /!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register /
Pokitto	6:ea7377f3d1af	1277	} CoreDebug_Type;
Pokitto	6:ea7377f3d1af	1278
Pokitto	6:ea7377f3d1af	1279	/* Debug Halting Control and Status Register */
Pokitto	6:ea7377f3d1af	1280	#define CoreDebug_DHCSR_DBGKEY_Pos 16 /!< CoreDebug DHCSR: DBGKEY Position /
Pokitto	6:ea7377f3d1af	1281	#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /!< CoreDebug DHCSR: DBGKEY Mask /
Pokitto	6:ea7377f3d1af	1282
Pokitto	6:ea7377f3d1af	1283	#define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /!< CoreDebug DHCSR: S_RESET_ST Position /
Pokitto	6:ea7377f3d1af	1284	#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /!< CoreDebug DHCSR: S_RESET_ST Mask /
Pokitto	6:ea7377f3d1af	1285
Pokitto	6:ea7377f3d1af	1286	#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /!< CoreDebug DHCSR: S_RETIRE_ST Position /
Pokitto	6:ea7377f3d1af	1287	#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /!< CoreDebug DHCSR: S_RETIRE_ST Mask /
Pokitto	6:ea7377f3d1af	1288
Pokitto	6:ea7377f3d1af	1289	#define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /!< CoreDebug DHCSR: S_LOCKUP Position /
Pokitto	6:ea7377f3d1af	1290	#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /!< CoreDebug DHCSR: S_LOCKUP Mask /
Pokitto	6:ea7377f3d1af	1291
Pokitto	6:ea7377f3d1af	1292	#define CoreDebug_DHCSR_S_SLEEP_Pos 18 /!< CoreDebug DHCSR: S_SLEEP Position /
Pokitto	6:ea7377f3d1af	1293	#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /!< CoreDebug DHCSR: S_SLEEP Mask /
Pokitto	6:ea7377f3d1af	1294
Pokitto	6:ea7377f3d1af	1295	#define CoreDebug_DHCSR_S_HALT_Pos 17 /!< CoreDebug DHCSR: S_HALT Position /
Pokitto	6:ea7377f3d1af	1296	#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /!< CoreDebug DHCSR: S_HALT Mask /
Pokitto	6:ea7377f3d1af	1297
Pokitto	6:ea7377f3d1af	1298	#define CoreDebug_DHCSR_S_REGRDY_Pos 16 /!< CoreDebug DHCSR: S_REGRDY Position /
Pokitto	6:ea7377f3d1af	1299	#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /!< CoreDebug DHCSR: S_REGRDY Mask /
Pokitto	6:ea7377f3d1af	1300
Pokitto	6:ea7377f3d1af	1301	#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /!< CoreDebug DHCSR: C_SNAPSTALL Position /
Pokitto	6:ea7377f3d1af	1302	#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /!< CoreDebug DHCSR: C_SNAPSTALL Mask /
Pokitto	6:ea7377f3d1af	1303
Pokitto	6:ea7377f3d1af	1304	#define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /!< CoreDebug DHCSR: C_MASKINTS Position /
Pokitto	6:ea7377f3d1af	1305	#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /!< CoreDebug DHCSR: C_MASKINTS Mask /
Pokitto	6:ea7377f3d1af	1306
Pokitto	6:ea7377f3d1af	1307	#define CoreDebug_DHCSR_C_STEP_Pos 2 /!< CoreDebug DHCSR: C_STEP Position /
Pokitto	6:ea7377f3d1af	1308	#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /!< CoreDebug DHCSR: C_STEP Mask /
Pokitto	6:ea7377f3d1af	1309
Pokitto	6:ea7377f3d1af	1310	#define CoreDebug_DHCSR_C_HALT_Pos 1 /!< CoreDebug DHCSR: C_HALT Position /
Pokitto	6:ea7377f3d1af	1311	#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /!< CoreDebug DHCSR: C_HALT Mask /
Pokitto	6:ea7377f3d1af	1312
Pokitto	6:ea7377f3d1af	1313	#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /!< CoreDebug DHCSR: C_DEBUGEN Position /
Pokitto	6:ea7377f3d1af	1314	#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) /!< CoreDebug DHCSR: C_DEBUGEN Mask /
Pokitto	6:ea7377f3d1af	1315
Pokitto	6:ea7377f3d1af	1316	/* Debug Core Register Selector Register */
Pokitto	6:ea7377f3d1af	1317	#define CoreDebug_DCRSR_REGWnR_Pos 16 /!< CoreDebug DCRSR: REGWnR Position /
Pokitto	6:ea7377f3d1af	1318	#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /!< CoreDebug DCRSR: REGWnR Mask /
Pokitto	6:ea7377f3d1af	1319
Pokitto	6:ea7377f3d1af	1320	#define CoreDebug_DCRSR_REGSEL_Pos 0 /!< CoreDebug DCRSR: REGSEL Position /
Pokitto	6:ea7377f3d1af	1321	#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) /!< CoreDebug DCRSR: REGSEL Mask /
Pokitto	6:ea7377f3d1af	1322
Pokitto	6:ea7377f3d1af	1323	/* Debug Exception and Monitor Control Register */
Pokitto	6:ea7377f3d1af	1324	#define CoreDebug_DEMCR_TRCENA_Pos 24 /!< CoreDebug DEMCR: TRCENA Position /
Pokitto	6:ea7377f3d1af	1325	#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /!< CoreDebug DEMCR: TRCENA Mask /
Pokitto	6:ea7377f3d1af	1326
Pokitto	6:ea7377f3d1af	1327	#define CoreDebug_DEMCR_MON_REQ_Pos 19 /!< CoreDebug DEMCR: MON_REQ Position /
Pokitto	6:ea7377f3d1af	1328	#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /!< CoreDebug DEMCR: MON_REQ Mask /
Pokitto	6:ea7377f3d1af	1329
Pokitto	6:ea7377f3d1af	1330	#define CoreDebug_DEMCR_MON_STEP_Pos 18 /!< CoreDebug DEMCR: MON_STEP Position /
Pokitto	6:ea7377f3d1af	1331	#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /!< CoreDebug DEMCR: MON_STEP Mask /
Pokitto	6:ea7377f3d1af	1332
Pokitto	6:ea7377f3d1af	1333	#define CoreDebug_DEMCR_MON_PEND_Pos 17 /!< CoreDebug DEMCR: MON_PEND Position /
Pokitto	6:ea7377f3d1af	1334	#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /!< CoreDebug DEMCR: MON_PEND Mask /
Pokitto	6:ea7377f3d1af	1335
Pokitto	6:ea7377f3d1af	1336	#define CoreDebug_DEMCR_MON_EN_Pos 16 /!< CoreDebug DEMCR: MON_EN Position /
Pokitto	6:ea7377f3d1af	1337	#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /!< CoreDebug DEMCR: MON_EN Mask /
Pokitto	6:ea7377f3d1af	1338
Pokitto	6:ea7377f3d1af	1339	#define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /!< CoreDebug DEMCR: VC_HARDERR Position /
Pokitto	6:ea7377f3d1af	1340	#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /!< CoreDebug DEMCR: VC_HARDERR Mask /
Pokitto	6:ea7377f3d1af	1341
Pokitto	6:ea7377f3d1af	1342	#define CoreDebug_DEMCR_VC_INTERR_Pos 9 /!< CoreDebug DEMCR: VC_INTERR Position /
Pokitto	6:ea7377f3d1af	1343	#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /!< CoreDebug DEMCR: VC_INTERR Mask /
Pokitto	6:ea7377f3d1af	1344
Pokitto	6:ea7377f3d1af	1345	#define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /!< CoreDebug DEMCR: VC_BUSERR Position /
Pokitto	6:ea7377f3d1af	1346	#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /!< CoreDebug DEMCR: VC_BUSERR Mask /
Pokitto	6:ea7377f3d1af	1347
Pokitto	6:ea7377f3d1af	1348	#define CoreDebug_DEMCR_VC_STATERR_Pos 7 /!< CoreDebug DEMCR: VC_STATERR Position /
Pokitto	6:ea7377f3d1af	1349	#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /!< CoreDebug DEMCR: VC_STATERR Mask /
Pokitto	6:ea7377f3d1af	1350
Pokitto	6:ea7377f3d1af	1351	#define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /!< CoreDebug DEMCR: VC_CHKERR Position /
Pokitto	6:ea7377f3d1af	1352	#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /!< CoreDebug DEMCR: VC_CHKERR Mask /
Pokitto	6:ea7377f3d1af	1353
Pokitto	6:ea7377f3d1af	1354	#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /!< CoreDebug DEMCR: VC_NOCPERR Position /
Pokitto	6:ea7377f3d1af	1355	#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /!< CoreDebug DEMCR: VC_NOCPERR Mask /
Pokitto	6:ea7377f3d1af	1356
Pokitto	6:ea7377f3d1af	1357	#define CoreDebug_DEMCR_VC_MMERR_Pos 4 /!< CoreDebug DEMCR: VC_MMERR Position /
Pokitto	6:ea7377f3d1af	1358	#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /!< CoreDebug DEMCR: VC_MMERR Mask /
Pokitto	6:ea7377f3d1af	1359
Pokitto	6:ea7377f3d1af	1360	#define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /!< CoreDebug DEMCR: VC_CORERESET Position /
Pokitto	6:ea7377f3d1af	1361	#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) /!< CoreDebug DEMCR: VC_CORERESET Mask /
Pokitto	6:ea7377f3d1af	1362
Pokitto	6:ea7377f3d1af	1363	/@} end of group CMSIS_CoreDebug /
Pokitto	6:ea7377f3d1af	1364
Pokitto	6:ea7377f3d1af	1365
Pokitto	6:ea7377f3d1af	1366	/** \ingroup CMSIS_core_register
Pokitto	6:ea7377f3d1af	1367	\defgroup CMSIS_core_base Core Definitions
Pokitto	6:ea7377f3d1af	1368	\brief Definitions for base addresses, unions, and structures.
Pokitto	6:ea7377f3d1af	1369	@{
Pokitto	6:ea7377f3d1af	1370	*/
Pokitto	6:ea7377f3d1af	1371
Pokitto	6:ea7377f3d1af	1372	/* Memory mapping of Cortex-M4 Hardware */
Pokitto	6:ea7377f3d1af	1373	#define SCS_BASE (0xE000E000UL) /!< System Control Space Base Address /
Pokitto	6:ea7377f3d1af	1374	#define ITM_BASE (0xE0000000UL) /!< ITM Base Address /
Pokitto	6:ea7377f3d1af	1375	#define DWT_BASE (0xE0001000UL) /!< DWT Base Address /
Pokitto	6:ea7377f3d1af	1376	#define TPI_BASE (0xE0040000UL) /!< TPI Base Address /
Pokitto	6:ea7377f3d1af	1377	#define CoreDebug_BASE (0xE000EDF0UL) /!< Core Debug Base Address /
Pokitto	6:ea7377f3d1af	1378	#define SysTick_BASE (SCS_BASE + 0x0010UL) /!< SysTick Base Address /
Pokitto	6:ea7377f3d1af	1379	#define NVIC_BASE (SCS_BASE + 0x0100UL) /!< NVIC Base Address /
Pokitto	6:ea7377f3d1af	1380	#define SCB_BASE (SCS_BASE + 0x0D00UL) /!< System Control Block Base Address /
Pokitto	6:ea7377f3d1af	1381
Pokitto	6:ea7377f3d1af	1382	#define SCnSCB ((SCnSCB_Type ) SCS_BASE ) /!< System control Register not in SCB */
Pokitto	6:ea7377f3d1af	1383	#define SCB ((SCB_Type ) SCB_BASE ) /!< SCB configuration struct */
Pokitto	6:ea7377f3d1af	1384	#define SysTick ((SysTick_Type ) SysTick_BASE ) /!< SysTick configuration struct */
Pokitto	6:ea7377f3d1af	1385	#define NVIC ((NVIC_Type ) NVIC_BASE ) /!< NVIC configuration struct */
Pokitto	6:ea7377f3d1af	1386	#define ITM ((ITM_Type ) ITM_BASE ) /!< ITM configuration struct */
Pokitto	6:ea7377f3d1af	1387	#define DWT ((DWT_Type ) DWT_BASE ) /!< DWT configuration struct */
Pokitto	6:ea7377f3d1af	1388	#define TPI ((TPI_Type ) TPI_BASE ) /!< TPI configuration struct */
Pokitto	6:ea7377f3d1af	1389	#define CoreDebug ((CoreDebug_Type ) CoreDebug_BASE) /!< Core Debug configuration struct */
Pokitto	6:ea7377f3d1af	1390
Pokitto	6:ea7377f3d1af	1391	#if (__MPU_PRESENT == 1)
Pokitto	6:ea7377f3d1af	1392	#define MPU_BASE (SCS_BASE + 0x0D90UL) /!< Memory Protection Unit /
Pokitto	6:ea7377f3d1af	1393	#define MPU ((MPU_Type ) MPU_BASE ) /!< Memory Protection Unit */
Pokitto	6:ea7377f3d1af	1394	#endif
Pokitto	6:ea7377f3d1af	1395
Pokitto	6:ea7377f3d1af	1396	#if (__FPU_PRESENT == 1)
Pokitto	6:ea7377f3d1af	1397	#define FPU_BASE (SCS_BASE + 0x0F30UL) /!< Floating Point Unit /
Pokitto	6:ea7377f3d1af	1398	#define FPU ((FPU_Type ) FPU_BASE ) /!< Floating Point Unit */
Pokitto	6:ea7377f3d1af	1399	#endif
Pokitto	6:ea7377f3d1af	1400
Pokitto	6:ea7377f3d1af	1401	/@} /
Pokitto	6:ea7377f3d1af	1402
Pokitto	6:ea7377f3d1af	1403
Pokitto	6:ea7377f3d1af	1404
Pokitto	6:ea7377f3d1af	1405	/*******************************************************************************
Pokitto	6:ea7377f3d1af	1406	* Hardware Abstraction Layer
Pokitto	6:ea7377f3d1af	1407	Core Function Interface contains:
Pokitto	6:ea7377f3d1af	1408	- Core NVIC Functions
Pokitto	6:ea7377f3d1af	1409	- Core SysTick Functions
Pokitto	6:ea7377f3d1af	1410	- Core Debug Functions
Pokitto	6:ea7377f3d1af	1411	- Core Register Access Functions
Pokitto	6:ea7377f3d1af	1412	******************************************************************************/
Pokitto	6:ea7377f3d1af	1413	/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
Pokitto	6:ea7377f3d1af	1414	*/
Pokitto	6:ea7377f3d1af	1415
Pokitto	6:ea7377f3d1af	1416
Pokitto	6:ea7377f3d1af	1417
Pokitto	6:ea7377f3d1af	1418	/* ########################## NVIC functions #################################### */
Pokitto	6:ea7377f3d1af	1419	/** \ingroup CMSIS_Core_FunctionInterface
Pokitto	6:ea7377f3d1af	1420	\defgroup CMSIS_Core_NVICFunctions NVIC Functions
Pokitto	6:ea7377f3d1af	1421	\brief Functions that manage interrupts and exceptions via the NVIC.
Pokitto	6:ea7377f3d1af	1422	@{
Pokitto	6:ea7377f3d1af	1423	*/
Pokitto	6:ea7377f3d1af	1424
Pokitto	6:ea7377f3d1af	1425	/** \brief Set Priority Grouping
Pokitto	6:ea7377f3d1af	1426
Pokitto	6:ea7377f3d1af	1427	The function sets the priority grouping field using the required unlock sequence.
Pokitto	6:ea7377f3d1af	1428	The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
Pokitto	6:ea7377f3d1af	1429	Only values from 0..7 are used.
Pokitto	6:ea7377f3d1af	1430	In case of a conflict between priority grouping and available
Pokitto	6:ea7377f3d1af	1431	priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
Pokitto	6:ea7377f3d1af	1432
Pokitto	6:ea7377f3d1af	1433	\param [in] PriorityGroup Priority grouping field.
Pokitto	6:ea7377f3d1af	1434	*/
Pokitto	6:ea7377f3d1af	1435	__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
Pokitto	6:ea7377f3d1af	1436	{
Pokitto	6:ea7377f3d1af	1437	uint32_t reg_value;
Pokitto	6:ea7377f3d1af	1438	uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07); /* only values 0..7 are used */
Pokitto	6:ea7377f3d1af	1439
Pokitto	6:ea7377f3d1af	1440	reg_value = SCB->AIRCR; /* read old register configuration */
Pokitto	6:ea7377f3d1af	1441	reg_value &= ~(SCB_AIRCR_VECTKEY_Msk \| SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change */
Pokitto	6:ea7377f3d1af	1442	reg_value = (reg_value \|
Pokitto	6:ea7377f3d1af	1443	((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) \|
Pokitto	6:ea7377f3d1af	1444	(PriorityGroupTmp << 8)); /* Insert write key and priorty group */
Pokitto	6:ea7377f3d1af	1445	SCB->AIRCR = reg_value;
Pokitto	6:ea7377f3d1af	1446	}
Pokitto	6:ea7377f3d1af	1447
Pokitto	6:ea7377f3d1af	1448
Pokitto	6:ea7377f3d1af	1449	/** \brief Get Priority Grouping
Pokitto	6:ea7377f3d1af	1450
Pokitto	6:ea7377f3d1af	1451	The function reads the priority grouping field from the NVIC Interrupt Controller.
Pokitto	6:ea7377f3d1af	1452
Pokitto	6:ea7377f3d1af	1453	\return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
Pokitto	6:ea7377f3d1af	1454	*/
Pokitto	6:ea7377f3d1af	1455	__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
Pokitto	6:ea7377f3d1af	1456	{
Pokitto	6:ea7377f3d1af	1457	return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */
Pokitto	6:ea7377f3d1af	1458	}
Pokitto	6:ea7377f3d1af	1459
Pokitto	6:ea7377f3d1af	1460
Pokitto	6:ea7377f3d1af	1461	/** \brief Enable External Interrupt
Pokitto	6:ea7377f3d1af	1462
Pokitto	6:ea7377f3d1af	1463	The function enables a device-specific interrupt in the NVIC interrupt controller.
Pokitto	6:ea7377f3d1af	1464
Pokitto	6:ea7377f3d1af	1465	\param [in] IRQn External interrupt number. Value cannot be negative.
Pokitto	6:ea7377f3d1af	1466	*/
Pokitto	6:ea7377f3d1af	1467	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
Pokitto	6:ea7377f3d1af	1468	{
Pokitto	6:ea7377f3d1af	1469	/* NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); enable interrupt */
Pokitto	6:ea7377f3d1af	1470	NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
Pokitto	6:ea7377f3d1af	1471	}
Pokitto	6:ea7377f3d1af	1472
Pokitto	6:ea7377f3d1af	1473
Pokitto	6:ea7377f3d1af	1474	/** \brief Disable External Interrupt
Pokitto	6:ea7377f3d1af	1475
Pokitto	6:ea7377f3d1af	1476	The function disables a device-specific interrupt in the NVIC interrupt controller.
Pokitto	6:ea7377f3d1af	1477
Pokitto	6:ea7377f3d1af	1478	\param [in] IRQn External interrupt number. Value cannot be negative.
Pokitto	6:ea7377f3d1af	1479	*/
Pokitto	6:ea7377f3d1af	1480	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
Pokitto	6:ea7377f3d1af	1481	{
Pokitto	6:ea7377f3d1af	1482	NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
Pokitto	6:ea7377f3d1af	1483	}
Pokitto	6:ea7377f3d1af	1484
Pokitto	6:ea7377f3d1af	1485
Pokitto	6:ea7377f3d1af	1486	/** \brief Get Pending Interrupt
Pokitto	6:ea7377f3d1af	1487
Pokitto	6:ea7377f3d1af	1488	The function reads the pending register in the NVIC and returns the pending bit
Pokitto	6:ea7377f3d1af	1489	for the specified interrupt.
Pokitto	6:ea7377f3d1af	1490
Pokitto	6:ea7377f3d1af	1491	\param [in] IRQn Interrupt number.
Pokitto	6:ea7377f3d1af	1492
Pokitto	6:ea7377f3d1af	1493	\return 0 Interrupt status is not pending.
Pokitto	6:ea7377f3d1af	1494	\return 1 Interrupt status is pending.
Pokitto	6:ea7377f3d1af	1495	*/
Pokitto	6:ea7377f3d1af	1496	__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
Pokitto	6:ea7377f3d1af	1497	{
Pokitto	6:ea7377f3d1af	1498	return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */
Pokitto	6:ea7377f3d1af	1499	}
Pokitto	6:ea7377f3d1af	1500
Pokitto	6:ea7377f3d1af	1501
Pokitto	6:ea7377f3d1af	1502	/** \brief Set Pending Interrupt
Pokitto	6:ea7377f3d1af	1503
Pokitto	6:ea7377f3d1af	1504	The function sets the pending bit of an external interrupt.
Pokitto	6:ea7377f3d1af	1505
Pokitto	6:ea7377f3d1af	1506	\param [in] IRQn Interrupt number. Value cannot be negative.
Pokitto	6:ea7377f3d1af	1507	*/
Pokitto	6:ea7377f3d1af	1508	__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
Pokitto	6:ea7377f3d1af	1509	{
Pokitto	6:ea7377f3d1af	1510	NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
Pokitto	6:ea7377f3d1af	1511	}
Pokitto	6:ea7377f3d1af	1512
Pokitto	6:ea7377f3d1af	1513
Pokitto	6:ea7377f3d1af	1514	/** \brief Clear Pending Interrupt
Pokitto	6:ea7377f3d1af	1515
Pokitto	6:ea7377f3d1af	1516	The function clears the pending bit of an external interrupt.
Pokitto	6:ea7377f3d1af	1517
Pokitto	6:ea7377f3d1af	1518	\param [in] IRQn External interrupt number. Value cannot be negative.
Pokitto	6:ea7377f3d1af	1519	*/
Pokitto	6:ea7377f3d1af	1520	__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
Pokitto	6:ea7377f3d1af	1521	{
Pokitto	6:ea7377f3d1af	1522	NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
Pokitto	6:ea7377f3d1af	1523	}
Pokitto	6:ea7377f3d1af	1524
Pokitto	6:ea7377f3d1af	1525
Pokitto	6:ea7377f3d1af	1526	/** \brief Get Active Interrupt
Pokitto	6:ea7377f3d1af	1527
Pokitto	6:ea7377f3d1af	1528	The function reads the active register in NVIC and returns the active bit.
Pokitto	6:ea7377f3d1af	1529
Pokitto	6:ea7377f3d1af	1530	\param [in] IRQn Interrupt number.
Pokitto	6:ea7377f3d1af	1531
Pokitto	6:ea7377f3d1af	1532	\return 0 Interrupt status is not active.
Pokitto	6:ea7377f3d1af	1533	\return 1 Interrupt status is active.
Pokitto	6:ea7377f3d1af	1534	*/
Pokitto	6:ea7377f3d1af	1535	__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
Pokitto	6:ea7377f3d1af	1536	{
Pokitto	6:ea7377f3d1af	1537	return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */
Pokitto	6:ea7377f3d1af	1538	}
Pokitto	6:ea7377f3d1af	1539
Pokitto	6:ea7377f3d1af	1540
Pokitto	6:ea7377f3d1af	1541	/** \brief Set Interrupt Priority
Pokitto	6:ea7377f3d1af	1542
Pokitto	6:ea7377f3d1af	1543	The function sets the priority of an interrupt.
Pokitto	6:ea7377f3d1af	1544
Pokitto	6:ea7377f3d1af	1545	\note The priority cannot be set for every core interrupt.
Pokitto	6:ea7377f3d1af	1546
Pokitto	6:ea7377f3d1af	1547	\param [in] IRQn Interrupt number.
Pokitto	6:ea7377f3d1af	1548	\param [in] priority Priority to set.
Pokitto	6:ea7377f3d1af	1549	*/
Pokitto	6:ea7377f3d1af	1550	__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
Pokitto	6:ea7377f3d1af	1551	{
Pokitto	6:ea7377f3d1af	1552	if(IRQn < 0) {
Pokitto	6:ea7377f3d1af	1553	SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M System Interrupts */
Pokitto	6:ea7377f3d1af	1554	else {
Pokitto	6:ea7377f3d1af	1555	NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts */
Pokitto	6:ea7377f3d1af	1556	}
Pokitto	6:ea7377f3d1af	1557
Pokitto	6:ea7377f3d1af	1558
Pokitto	6:ea7377f3d1af	1559	/** \brief Get Interrupt Priority
Pokitto	6:ea7377f3d1af	1560
Pokitto	6:ea7377f3d1af	1561	The function reads the priority of an interrupt. The interrupt
Pokitto	6:ea7377f3d1af	1562	number can be positive to specify an external (device specific)
Pokitto	6:ea7377f3d1af	1563	interrupt, or negative to specify an internal (core) interrupt.
Pokitto	6:ea7377f3d1af	1564
Pokitto	6:ea7377f3d1af	1565
Pokitto	6:ea7377f3d1af	1566	\param [in] IRQn Interrupt number.
Pokitto	6:ea7377f3d1af	1567	\return Interrupt Priority. Value is aligned automatically to the implemented
Pokitto	6:ea7377f3d1af	1568	priority bits of the microcontroller.
Pokitto	6:ea7377f3d1af	1569	*/
Pokitto	6:ea7377f3d1af	1570	__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
Pokitto	6:ea7377f3d1af	1571	{
Pokitto	6:ea7377f3d1af	1572
Pokitto	6:ea7377f3d1af	1573	if(IRQn < 0) {
Pokitto	6:ea7377f3d1af	1574	return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M system interrupts */
Pokitto	6:ea7377f3d1af	1575	else {
Pokitto	6:ea7377f3d1af	1576	return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */
Pokitto	6:ea7377f3d1af	1577	}
Pokitto	6:ea7377f3d1af	1578
Pokitto	6:ea7377f3d1af	1579
Pokitto	6:ea7377f3d1af	1580	/** \brief Encode Priority
Pokitto	6:ea7377f3d1af	1581
Pokitto	6:ea7377f3d1af	1582	The function encodes the priority for an interrupt with the given priority group,
Pokitto	6:ea7377f3d1af	1583	preemptive priority value, and subpriority value.
Pokitto	6:ea7377f3d1af	1584	In case of a conflict between priority grouping and available
Pokitto	6:ea7377f3d1af	1585	priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
Pokitto	6:ea7377f3d1af	1586
Pokitto	6:ea7377f3d1af	1587	\param [in] PriorityGroup Used priority group.
Pokitto	6:ea7377f3d1af	1588	\param [in] PreemptPriority Preemptive priority value (starting from 0).
Pokitto	6:ea7377f3d1af	1589	\param [in] SubPriority Subpriority value (starting from 0).
Pokitto	6:ea7377f3d1af	1590	\return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
Pokitto	6:ea7377f3d1af	1591	*/
Pokitto	6:ea7377f3d1af	1592	__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
Pokitto	6:ea7377f3d1af	1593	{
Pokitto	6:ea7377f3d1af	1594	uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
Pokitto	6:ea7377f3d1af	1595	uint32_t PreemptPriorityBits;
Pokitto	6:ea7377f3d1af	1596	uint32_t SubPriorityBits;
Pokitto	6:ea7377f3d1af	1597
Pokitto	6:ea7377f3d1af	1598	PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
Pokitto	6:ea7377f3d1af	1599	SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
Pokitto	6:ea7377f3d1af	1600
Pokitto	6:ea7377f3d1af	1601	return (
Pokitto	6:ea7377f3d1af	1602	((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) \|
Pokitto	6:ea7377f3d1af	1603	((SubPriority & ((1 << (SubPriorityBits )) - 1)))
Pokitto	6:ea7377f3d1af	1604	);
Pokitto	6:ea7377f3d1af	1605	}
Pokitto	6:ea7377f3d1af	1606
Pokitto	6:ea7377f3d1af	1607
Pokitto	6:ea7377f3d1af	1608	/** \brief Decode Priority
Pokitto	6:ea7377f3d1af	1609
Pokitto	6:ea7377f3d1af	1610	The function decodes an interrupt priority value with a given priority group to
Pokitto	6:ea7377f3d1af	1611	preemptive priority value and subpriority value.
Pokitto	6:ea7377f3d1af	1612	In case of a conflict between priority grouping and available
Pokitto	6:ea7377f3d1af	1613	priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
Pokitto	6:ea7377f3d1af	1614
Pokitto	6:ea7377f3d1af	1615	\param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
Pokitto	6:ea7377f3d1af	1616	\param [in] PriorityGroup Used priority group.
Pokitto	6:ea7377f3d1af	1617	\param [out] pPreemptPriority Preemptive priority value (starting from 0).
Pokitto	6:ea7377f3d1af	1618	\param [out] pSubPriority Subpriority value (starting from 0).
Pokitto	6:ea7377f3d1af	1619	*/
Pokitto	6:ea7377f3d1af	1620	__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
Pokitto	6:ea7377f3d1af	1621	{
Pokitto	6:ea7377f3d1af	1622	uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
Pokitto	6:ea7377f3d1af	1623	uint32_t PreemptPriorityBits;
Pokitto	6:ea7377f3d1af	1624	uint32_t SubPriorityBits;
Pokitto	6:ea7377f3d1af	1625
Pokitto	6:ea7377f3d1af	1626	PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
Pokitto	6:ea7377f3d1af	1627	SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
Pokitto	6:ea7377f3d1af	1628
Pokitto	6:ea7377f3d1af	1629	*pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
Pokitto	6:ea7377f3d1af	1630	*pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1);
Pokitto	6:ea7377f3d1af	1631	}
Pokitto	6:ea7377f3d1af	1632
Pokitto	6:ea7377f3d1af	1633
Pokitto	6:ea7377f3d1af	1634	/** \brief System Reset
Pokitto	6:ea7377f3d1af	1635
Pokitto	6:ea7377f3d1af	1636	The function initiates a system reset request to reset the MCU.
Pokitto	6:ea7377f3d1af	1637	*/
Pokitto	6:ea7377f3d1af	1638	__STATIC_INLINE void NVIC_SystemReset(void)
Pokitto	6:ea7377f3d1af	1639	{
Pokitto	6:ea7377f3d1af	1640	__DSB(); /* Ensure all outstanding memory accesses included
Pokitto	6:ea7377f3d1af	1641	buffered write are completed before reset */
Pokitto	6:ea7377f3d1af	1642	SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) \|
Pokitto	6:ea7377f3d1af	1643	(SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) \|
Pokitto	6:ea7377f3d1af	1644	SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */
Pokitto	6:ea7377f3d1af	1645	__DSB(); /* Ensure completion of memory access */
Pokitto	6:ea7377f3d1af	1646	while(1); /* wait until reset */
Pokitto	6:ea7377f3d1af	1647	}
Pokitto	6:ea7377f3d1af	1648
Pokitto	6:ea7377f3d1af	1649	/@} end of CMSIS_Core_NVICFunctions /
Pokitto	6:ea7377f3d1af	1650
Pokitto	6:ea7377f3d1af	1651
Pokitto	6:ea7377f3d1af	1652
Pokitto	6:ea7377f3d1af	1653	/* ################################## SysTick function ############################################ */
Pokitto	6:ea7377f3d1af	1654	/** \ingroup CMSIS_Core_FunctionInterface
Pokitto	6:ea7377f3d1af	1655	\defgroup CMSIS_Core_SysTickFunctions SysTick Functions
Pokitto	6:ea7377f3d1af	1656	\brief Functions that configure the System.
Pokitto	6:ea7377f3d1af	1657	@{
Pokitto	6:ea7377f3d1af	1658	*/
Pokitto	6:ea7377f3d1af	1659
Pokitto	6:ea7377f3d1af	1660	#if (__Vendor_SysTickConfig == 0)
Pokitto	6:ea7377f3d1af	1661
Pokitto	6:ea7377f3d1af	1662	/** \brief System Tick Configuration
Pokitto	6:ea7377f3d1af	1663
Pokitto	6:ea7377f3d1af	1664	The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
Pokitto	6:ea7377f3d1af	1665	Counter is in free running mode to generate periodic interrupts.
Pokitto	6:ea7377f3d1af	1666
Pokitto	6:ea7377f3d1af	1667	\param [in] ticks Number of ticks between two interrupts.
Pokitto	6:ea7377f3d1af	1668
Pokitto	6:ea7377f3d1af	1669	\return 0 Function succeeded.
Pokitto	6:ea7377f3d1af	1670	\return 1 Function failed.
Pokitto	6:ea7377f3d1af	1671
Pokitto	6:ea7377f3d1af	1672	\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
Pokitto	6:ea7377f3d1af	1673	function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
Pokitto	6:ea7377f3d1af	1674	must contain a vendor-specific implementation of this function.
Pokitto	6:ea7377f3d1af	1675
Pokitto	6:ea7377f3d1af	1676	*/
Pokitto	6:ea7377f3d1af	1677	__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
Pokitto	6:ea7377f3d1af	1678	{
Pokitto	6:ea7377f3d1af	1679	if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */
Pokitto	6:ea7377f3d1af	1680
Pokitto	6:ea7377f3d1af	1681	SysTick->LOAD = ticks - 1; /* set reload register */
Pokitto	6:ea7377f3d1af	1682	NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
Pokitto	6:ea7377f3d1af	1683	SysTick->VAL = 0; /* Load the SysTick Counter Value */
Pokitto	6:ea7377f3d1af	1684	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk \|
Pokitto	6:ea7377f3d1af	1685	SysTick_CTRL_TICKINT_Msk \|
Pokitto	6:ea7377f3d1af	1686	SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
Pokitto	6:ea7377f3d1af	1687	return (0); /* Function successful */
Pokitto	6:ea7377f3d1af	1688	}
Pokitto	6:ea7377f3d1af	1689
Pokitto	6:ea7377f3d1af	1690	#endif
Pokitto	6:ea7377f3d1af	1691
Pokitto	6:ea7377f3d1af	1692	/@} end of CMSIS_Core_SysTickFunctions /
Pokitto	6:ea7377f3d1af	1693
Pokitto	6:ea7377f3d1af	1694
Pokitto	6:ea7377f3d1af	1695
Pokitto	6:ea7377f3d1af	1696	/* ##################################### Debug In/Output function ########################################### */
Pokitto	6:ea7377f3d1af	1697	/** \ingroup CMSIS_Core_FunctionInterface
Pokitto	6:ea7377f3d1af	1698	\defgroup CMSIS_core_DebugFunctions ITM Functions
Pokitto	6:ea7377f3d1af	1699	\brief Functions that access the ITM debug interface.
Pokitto	6:ea7377f3d1af	1700	@{
Pokitto	6:ea7377f3d1af	1701	*/
Pokitto	6:ea7377f3d1af	1702
Pokitto	6:ea7377f3d1af	1703	extern volatile int32_t ITM_RxBuffer; /!< External variable to receive characters. /
Pokitto	6:ea7377f3d1af	1704	#define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /!< Value identifying \ref ITM_RxBuffer is ready for next character. /
Pokitto	6:ea7377f3d1af	1705
Pokitto	6:ea7377f3d1af	1706
Pokitto	6:ea7377f3d1af	1707	/** \brief ITM Send Character
Pokitto	6:ea7377f3d1af	1708
Pokitto	6:ea7377f3d1af	1709	The function transmits a character via the ITM channel 0, and
Pokitto	6:ea7377f3d1af	1710	\li Just returns when no debugger is connected that has booked the output.
Pokitto	6:ea7377f3d1af	1711	\li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
Pokitto	6:ea7377f3d1af	1712
Pokitto	6:ea7377f3d1af	1713	\param [in] ch Character to transmit.
Pokitto	6:ea7377f3d1af	1714
Pokitto	6:ea7377f3d1af	1715	\returns Character to transmit.
Pokitto	6:ea7377f3d1af	1716	*/
Pokitto	6:ea7377f3d1af	1717	__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
Pokitto	6:ea7377f3d1af	1718	{
Pokitto	6:ea7377f3d1af	1719	if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */
Pokitto	6:ea7377f3d1af	1720	(ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */
Pokitto	6:ea7377f3d1af	1721	{
Pokitto	6:ea7377f3d1af	1722	while (ITM->PORT[0].u32 == 0);
Pokitto	6:ea7377f3d1af	1723	ITM->PORT[0].u8 = (uint8_t) ch;
Pokitto	6:ea7377f3d1af	1724	}
Pokitto	6:ea7377f3d1af	1725	return (ch);
Pokitto	6:ea7377f3d1af	1726	}
Pokitto	6:ea7377f3d1af	1727
Pokitto	6:ea7377f3d1af	1728
Pokitto	6:ea7377f3d1af	1729	/** \brief ITM Receive Character
Pokitto	6:ea7377f3d1af	1730
Pokitto	6:ea7377f3d1af	1731	The function inputs a character via the external variable \ref ITM_RxBuffer.
Pokitto	6:ea7377f3d1af	1732
Pokitto	6:ea7377f3d1af	1733	\return Received character.
Pokitto	6:ea7377f3d1af	1734	\return -1 No character pending.
Pokitto	6:ea7377f3d1af	1735	*/
Pokitto	6:ea7377f3d1af	1736	__STATIC_INLINE int32_t ITM_ReceiveChar (void) {
Pokitto	6:ea7377f3d1af	1737	int32_t ch = -1; /* no character available */
Pokitto	6:ea7377f3d1af	1738
Pokitto	6:ea7377f3d1af	1739	if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {
Pokitto	6:ea7377f3d1af	1740	ch = ITM_RxBuffer;
Pokitto	6:ea7377f3d1af	1741	ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */
Pokitto	6:ea7377f3d1af	1742	}
Pokitto	6:ea7377f3d1af	1743
Pokitto	6:ea7377f3d1af	1744	return (ch);
Pokitto	6:ea7377f3d1af	1745	}
Pokitto	6:ea7377f3d1af	1746
Pokitto	6:ea7377f3d1af	1747
Pokitto	6:ea7377f3d1af	1748	/** \brief ITM Check Character
Pokitto	6:ea7377f3d1af	1749
Pokitto	6:ea7377f3d1af	1750	The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
Pokitto	6:ea7377f3d1af	1751
Pokitto	6:ea7377f3d1af	1752	\return 0 No character available.
Pokitto	6:ea7377f3d1af	1753	\return 1 Character available.
Pokitto	6:ea7377f3d1af	1754	*/
Pokitto	6:ea7377f3d1af	1755	__STATIC_INLINE int32_t ITM_CheckChar (void) {
Pokitto	6:ea7377f3d1af	1756
Pokitto	6:ea7377f3d1af	1757	if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {
Pokitto	6:ea7377f3d1af	1758	return (0); /* no character available */
Pokitto	6:ea7377f3d1af	1759	} else {
Pokitto	6:ea7377f3d1af	1760	return (1); /* character available */
Pokitto	6:ea7377f3d1af	1761	}
Pokitto	6:ea7377f3d1af	1762	}
Pokitto	6:ea7377f3d1af	1763
Pokitto	6:ea7377f3d1af	1764	/@} end of CMSIS_core_DebugFunctions /
Pokitto	6:ea7377f3d1af	1765
Pokitto	6:ea7377f3d1af	1766	#endif /* __CORE_CM4_H_DEPENDANT */
Pokitto	6:ea7377f3d1af	1767
Pokitto	6:ea7377f3d1af	1768	#endif /* __CMSIS_GENERIC */
Pokitto	6:ea7377f3d1af	1769
Pokitto	6:ea7377f3d1af	1770	#ifdef __cplusplus
Pokitto	6:ea7377f3d1af	1771	}
Pokitto	6:ea7377f3d1af	1772	#endif

Repository toolbox

Export to desktop IDE

Repository details

Type:	Library
Created:	18 Oct 2017
Imports:	4
Forks:	0
Commits:	16
Dependents:	1
Dependencies:	0
Followers:	1

mbed-pokitto/targets/cmsis/core_cm4.h@15:0bbe8f6fae32, 2017-10-18 (annotated)

Who changed what in which revision?

Repository toolbox

Repository details

Important Information for this Arm website

Access Warning