Sean Wilson
/
AdiSense1000_V21
Important changes to repositories hosted on mbed.com
Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.
To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.
It is also possible to export all your personal repositories from the account settings page.
Fork of
AdiSense1000
by 
PoC_Team
Embed:
(wiki syntax)
Show/hide line numbers
ADISENSE1000_REGISTERS.h
00001 /* ================================================================================ 00002 00003 Project : ADISENSE1000_REGISTERS 00004 File : ADISENSE1000_REGISTERS.h 00005 Description : Register Definitions 00006 00007 Date : May 9, 2018 00008 00009 Copyright (c) 2018 Analog Devices, Inc. All Rights Reserved. 00010 This software is proprietary and confidential to Analog Devices, Inc. and 00011 its licensors. 00012 00013 This file was auto-generated. Do not make local changes to this file. 00014 00015 ================================================================================ */ 00016 00017 #ifndef _DEF_ADISENSE1000_REGISTERS_H 00018 #define _DEF_ADISENSE1000_REGISTERS_H 00019 00020 #if defined(_LANGUAGE_C) || (defined(__GNUC__) && !defined(__ASSEMBLER__)) 00021 #include <stdint.h> 00022 #endif /* _LANGUAGE_C */ 00023 00024 #ifndef __ADI_GENERATED_DEF_HEADERS__ 00025 #define __ADI_GENERATED_DEF_HEADERS__ 1 00026 #endif 00027 00028 #define __ADI_HAS_ADISENSE_CORE__ 1 00029 #define __ADI_HAS_ADISENSE_SPI__ 1 00030 #define __ADI_HAS_ADISENSE_TEST__ 1 00031 00032 /* ============================================================================================================================ 00033 00034 ============================================================================================================================ */ 00035 00036 /* ============================================================================================================================ 00037 ADISENSE_SPI 00038 ============================================================================================================================ */ 00039 #define REG_ADISENSE_SPI_INTERFACE_CONFIG_A_RESET 0x00000030 /* Reset Value for Interface_Config_A */ 00040 #define REG_ADISENSE_SPI_INTERFACE_CONFIG_A 0x00000000 /* ADISENSE_SPI Interface Configuration A */ 00041 #define REG_ADISENSE_SPI_INTERFACE_CONFIG_B_RESET 0x00000000 /* Reset Value for Interface_Config_B */ 00042 #define REG_ADISENSE_SPI_INTERFACE_CONFIG_B 0x00000001 /* ADISENSE_SPI Interface Configuration B */ 00043 #define REG_ADISENSE_SPI_DEVICE_CONFIG_RESET 0x00000000 /* Reset Value for Device_Config */ 00044 #define REG_ADISENSE_SPI_DEVICE_CONFIG 0x00000002 /* ADISENSE_SPI Device Configuration */ 00045 #define REG_ADISENSE_SPI_CHIP_TYPE_RESET 0x00000007 /* Reset Value for Chip_Type */ 00046 #define REG_ADISENSE_SPI_CHIP_TYPE 0x00000003 /* ADISENSE_SPI Chip Type */ 00047 #define REG_ADISENSE_SPI_PRODUCT_ID_L_RESET 0x00000020 /* Reset Value for Product_ID_L */ 00048 #define REG_ADISENSE_SPI_PRODUCT_ID_L 0x00000004 /* ADISENSE_SPI Product ID Low */ 00049 #define REG_ADISENSE_SPI_PRODUCT_ID_H_RESET 0x00000000 /* Reset Value for Product_ID_H */ 00050 #define REG_ADISENSE_SPI_PRODUCT_ID_H 0x00000005 /* ADISENSE_SPI Product ID High */ 00051 #define REG_ADISENSE_SPI_CHIP_GRADE_RESET 0x00000000 /* Reset Value for Chip_Grade */ 00052 #define REG_ADISENSE_SPI_CHIP_GRADE 0x00000006 /* ADISENSE_SPI Chip Grade */ 00053 #define REG_ADISENSE_SPI_SCRATCH_PAD_RESET 0x00000000 /* Reset Value for Scratch_Pad */ 00054 #define REG_ADISENSE_SPI_SCRATCH_PAD 0x0000000A /* ADISENSE_SPI Scratch Pad */ 00055 #define REG_ADISENSE_SPI_SPI_REVISION_RESET 0x00000082 /* Reset Value for SPI_Revision */ 00056 #define REG_ADISENSE_SPI_SPI_REVISION 0x0000000B /* ADISENSE_SPI SPI Revision */ 00057 #define REG_ADISENSE_SPI_VENDOR_L_RESET 0x00000056 /* Reset Value for Vendor_L */ 00058 #define REG_ADISENSE_SPI_VENDOR_L 0x0000000C /* ADISENSE_SPI Vendor ID Low */ 00059 #define REG_ADISENSE_SPI_VENDOR_H_RESET 0x00000004 /* Reset Value for Vendor_H */ 00060 #define REG_ADISENSE_SPI_VENDOR_H 0x0000000D /* ADISENSE_SPI Vendor ID High */ 00061 #define REG_ADISENSE_SPI_STREAM_MODE_RESET 0x00000000 /* Reset Value for Stream_Mode */ 00062 #define REG_ADISENSE_SPI_STREAM_MODE 0x0000000E /* ADISENSE_SPI Stream Mode */ 00063 #define REG_ADISENSE_SPI_TRANSFER_CONFIG_RESET 0x00000000 /* Reset Value for Transfer_Config */ 00064 #define REG_ADISENSE_SPI_TRANSFER_CONFIG 0x0000000F /* ADISENSE_SPI Transfer Config */ 00065 #define REG_ADISENSE_SPI_INTERFACE_CONFIG_C_RESET 0x00000033 /* Reset Value for Interface_Config_C */ 00066 #define REG_ADISENSE_SPI_INTERFACE_CONFIG_C 0x00000010 /* ADISENSE_SPI Interface Configuration C */ 00067 #define REG_ADISENSE_SPI_INTERFACE_STATUS_A_RESET 0x00000000 /* Reset Value for Interface_Status_A */ 00068 #define REG_ADISENSE_SPI_INTERFACE_STATUS_A 0x00000011 /* ADISENSE_SPI Interface Status A */ 00069 00070 /* ============================================================================================================================ 00071 ADISENSE_SPI Register BitMasks, Positions & Enumerations 00072 ============================================================================================================================ */ 00073 /* ------------------------------------------------------------------------------------------------------------------------- 00074 ADISENSE_SPI_INTERFACE_CONFIG_A Pos/Masks Description 00075 ------------------------------------------------------------------------------------------------------------------------- */ 00076 #define BITP_ADISENSE_SPI_INTERFACE_CONFIG_A_SW_RESET 7 /* First of Two of SW_RESET Bits. */ 00077 #define BITP_ADISENSE_SPI_INTERFACE_CONFIG_A_ADDR_ASCENSION 5 /* Determines Sequential Addressing Behavior */ 00078 #define BITP_ADISENSE_SPI_INTERFACE_CONFIG_A_SDO_ENABLE 4 /* SDO Pin Enable */ 00079 #define BITP_ADISENSE_SPI_INTERFACE_CONFIG_A_SW_RESETX 0 /* Second of Two of SW_RESET Bits. */ 00080 #define BITM_ADISENSE_SPI_INTERFACE_CONFIG_A_SW_RESET 0x00000080 /* First of Two of SW_RESET Bits. */ 00081 #define BITM_ADISENSE_SPI_INTERFACE_CONFIG_A_ADDR_ASCENSION 0x00000020 /* Determines Sequential Addressing Behavior */ 00082 #define BITM_ADISENSE_SPI_INTERFACE_CONFIG_A_SDO_ENABLE 0x00000010 /* SDO Pin Enable */ 00083 #define BITM_ADISENSE_SPI_INTERFACE_CONFIG_A_SW_RESETX 0x00000001 /* Second of Two of SW_RESET Bits. */ 00084 #define ENUM_ADISENSE_SPI_INTERFACE_CONFIG_A_DESCEND 0x00000000 /* Addr_Ascension: Address accessed is decremented by one for each data byte when streaming */ 00085 #define ENUM_ADISENSE_SPI_INTERFACE_CONFIG_A_ASCEND 0x00000020 /* Addr_Ascension: Address accessed is incremented by one for each data byte when streaming */ 00086 00087 /* ------------------------------------------------------------------------------------------------------------------------- 00088 ADISENSE_SPI_INTERFACE_CONFIG_B Pos/Masks Description 00089 ------------------------------------------------------------------------------------------------------------------------- */ 00090 #define BITP_ADISENSE_SPI_INTERFACE_CONFIG_B_SINGLE_INST 7 /* Select Streaming or Single Instruction Mode */ 00091 #define BITM_ADISENSE_SPI_INTERFACE_CONFIG_B_SINGLE_INST 0x00000080 /* Select Streaming or Single Instruction Mode */ 00092 #define ENUM_ADISENSE_SPI_INTERFACE_CONFIG_B_STREAMING_MODE 0x00000000 /* Single_Inst: Streaming mode is enabled */ 00093 #define ENUM_ADISENSE_SPI_INTERFACE_CONFIG_B_SINGLE_INSTRUCTION_MODE 0x00000080 /* Single_Inst: Single Instruction mode is enabled */ 00094 00095 /* ------------------------------------------------------------------------------------------------------------------------- 00096 ADISENSE_SPI_DEVICE_CONFIG Pos/Masks Description 00097 ------------------------------------------------------------------------------------------------------------------------- */ 00098 #define BITP_ADISENSE_SPI_DEVICE_CONFIG_OPERATING_MODES 0 /* Power Modes */ 00099 #define BITM_ADISENSE_SPI_DEVICE_CONFIG_OPERATING_MODES 0x00000003 /* Power Modes */ 00100 #define ENUM_ADISENSE_SPI_DEVICE_CONFIG_NORMAL 0x00000000 /* Operating_Modes: Normal Operating Mode */ 00101 #define ENUM_ADISENSE_SPI_DEVICE_CONFIG_SLEEP 0x00000003 /* Operating_Modes: Low Power Mode */ 00102 00103 /* ------------------------------------------------------------------------------------------------------------------------- 00104 ADISENSE_SPI_CHIP_TYPE Pos/Masks Description 00105 ------------------------------------------------------------------------------------------------------------------------- */ 00106 #define BITP_ADISENSE_SPI_CHIP_TYPE_CHIP_TYPE 0 /* Precision ADC */ 00107 #define BITM_ADISENSE_SPI_CHIP_TYPE_CHIP_TYPE 0x0000000F /* Precision ADC */ 00108 00109 /* ------------------------------------------------------------------------------------------------------------------------- 00110 ADISENSE_SPI_PRODUCT_ID_L Pos/Masks Description 00111 ------------------------------------------------------------------------------------------------------------------------- */ 00112 #define BITP_ADISENSE_SPI_PRODUCT_ID_L_PRODUCT_ID 0 /* This is Device Chip Type/Family */ 00113 #define BITM_ADISENSE_SPI_PRODUCT_ID_L_PRODUCT_ID 0x000000FF /* This is Device Chip Type/Family */ 00114 00115 /* ------------------------------------------------------------------------------------------------------------------------- 00116 ADISENSE_SPI_PRODUCT_ID_H Pos/Masks Description 00117 ------------------------------------------------------------------------------------------------------------------------- */ 00118 #define BITP_ADISENSE_SPI_PRODUCT_ID_H_PRODUCT_ID 0 /* This is Device Chip Type/Family */ 00119 #define BITM_ADISENSE_SPI_PRODUCT_ID_H_PRODUCT_ID 0x000000FF /* This is Device Chip Type/Family */ 00120 00121 /* ------------------------------------------------------------------------------------------------------------------------- 00122 ADISENSE_SPI_CHIP_GRADE Pos/Masks Description 00123 ------------------------------------------------------------------------------------------------------------------------- */ 00124 #define BITP_ADISENSE_SPI_CHIP_GRADE_GRADE 4 /* This is the Device Performance Grade */ 00125 #define BITP_ADISENSE_SPI_CHIP_GRADE_DEVICE_REVISION 0 /* This is the Device Hardware Revision */ 00126 #define BITM_ADISENSE_SPI_CHIP_GRADE_GRADE 0x000000F0 /* This is the Device Performance Grade */ 00127 #define BITM_ADISENSE_SPI_CHIP_GRADE_DEVICE_REVISION 0x0000000F /* This is the Device Hardware Revision */ 00128 00129 /* ------------------------------------------------------------------------------------------------------------------------- 00130 ADISENSE_SPI_SCRATCH_PAD Pos/Masks Description 00131 ------------------------------------------------------------------------------------------------------------------------- */ 00132 #define BITP_ADISENSE_SPI_SCRATCH_PAD_SCRATCH_VALUE 0 /* Software Scratchpad */ 00133 #define BITM_ADISENSE_SPI_SCRATCH_PAD_SCRATCH_VALUE 0x000000FF /* Software Scratchpad */ 00134 00135 /* ------------------------------------------------------------------------------------------------------------------------- 00136 ADISENSE_SPI_SPI_REVISION Pos/Masks Description 00137 ------------------------------------------------------------------------------------------------------------------------- */ 00138 #define BITP_ADISENSE_SPI_SPI_REVISION_SPI_TYPE 6 /* Always Reads as 0x2 */ 00139 #define BITP_ADISENSE_SPI_SPI_REVISION_VERSION 0 /* SPI Version */ 00140 #define BITM_ADISENSE_SPI_SPI_REVISION_SPI_TYPE 0x000000C0 /* Always Reads as 0x2 */ 00141 #define BITM_ADISENSE_SPI_SPI_REVISION_VERSION 0x0000003F /* SPI Version */ 00142 #define ENUM_ADISENSE_SPI_SPI_REVISION_ADI_SPI 0x00000000 00143 #define ENUM_ADISENSE_SPI_SPI_REVISION_LPT_SPI 0x00000080 00144 #define ENUM_ADISENSE_SPI_SPI_REVISION_REV1_0 0x00000002 /* Version: Revision 1.0 */ 00145 00146 /* ------------------------------------------------------------------------------------------------------------------------- 00147 ADISENSE_SPI_VENDOR_L Pos/Masks Description 00148 ------------------------------------------------------------------------------------------------------------------------- */ 00149 #define BITP_ADISENSE_SPI_VENDOR_L_VID 0 /* Analog Devices Vendor ID */ 00150 #define BITM_ADISENSE_SPI_VENDOR_L_VID 0x000000FF /* Analog Devices Vendor ID */ 00151 00152 /* ------------------------------------------------------------------------------------------------------------------------- 00153 ADISENSE_SPI_VENDOR_H Pos/Masks Description 00154 ------------------------------------------------------------------------------------------------------------------------- */ 00155 #define BITP_ADISENSE_SPI_VENDOR_H_VID 0 /* Analog Devices Vendor ID */ 00156 #define BITM_ADISENSE_SPI_VENDOR_H_VID 0x000000FF /* Analog Devices Vendor ID */ 00157 00158 /* ------------------------------------------------------------------------------------------------------------------------- 00159 ADISENSE_SPI_STREAM_MODE Pos/Masks Description 00160 ------------------------------------------------------------------------------------------------------------------------- */ 00161 #define BITP_ADISENSE_SPI_STREAM_MODE_LOOP_COUNT 0 /* Sets the Data Byte Count Before Looping to Start Address */ 00162 #define BITM_ADISENSE_SPI_STREAM_MODE_LOOP_COUNT 0x000000FF /* Sets the Data Byte Count Before Looping to Start Address */ 00163 00164 /* ------------------------------------------------------------------------------------------------------------------------- 00165 ADISENSE_SPI_TRANSFER_CONFIG Pos/Masks Description 00166 ------------------------------------------------------------------------------------------------------------------------- */ 00167 #define BITP_ADISENSE_SPI_TRANSFER_CONFIG_STREAM_MODE 1 /* When Streaming, Controls Master-Slave Transfer */ 00168 #define BITM_ADISENSE_SPI_TRANSFER_CONFIG_STREAM_MODE 0x00000002 /* When Streaming, Controls Master-Slave Transfer */ 00169 #define ENUM_ADISENSE_SPI_TRANSFER_CONFIG_UPDATE_ON_WRITE 0x00000000 /* Stream_Mode: Transfers after each byte/mulit-byte register */ 00170 #define ENUM_ADISENSE_SPI_TRANSFER_CONFIG_UPDATE_ON_ADDRESS_LOOP 0x00000002 /* Stream_Mode: Transfers when address loops */ 00171 00172 /* ------------------------------------------------------------------------------------------------------------------------- 00173 ADISENSE_SPI_INTERFACE_CONFIG_C Pos/Masks Description 00174 ------------------------------------------------------------------------------------------------------------------------- */ 00175 #define BITP_ADISENSE_SPI_INTERFACE_CONFIG_C_CRC_ENABLE 6 /* CRC Enable */ 00176 #define BITP_ADISENSE_SPI_INTERFACE_CONFIG_C_STRICT_REGISTER_ACCESS 5 /* Multi-byte Registers Must Be Read/Written in Full */ 00177 #define BITP_ADISENSE_SPI_INTERFACE_CONFIG_C_SEND_STATUS 4 /* Enables Sending of Status in 4-wire Mode */ 00178 #define BITP_ADISENSE_SPI_INTERFACE_CONFIG_C_CRC_ENABLEB 0 /* Inverted CRC Enable */ 00179 #define BITM_ADISENSE_SPI_INTERFACE_CONFIG_C_CRC_ENABLE 0x000000C0 /* CRC Enable */ 00180 #define BITM_ADISENSE_SPI_INTERFACE_CONFIG_C_STRICT_REGISTER_ACCESS 0x00000020 /* Multi-byte Registers Must Be Read/Written in Full */ 00181 #define BITM_ADISENSE_SPI_INTERFACE_CONFIG_C_SEND_STATUS 0x00000010 /* Enables Sending of Status in 4-wire Mode */ 00182 #define BITM_ADISENSE_SPI_INTERFACE_CONFIG_C_CRC_ENABLEB 0x00000003 /* Inverted CRC Enable */ 00183 #define ENUM_ADISENSE_SPI_INTERFACE_CONFIG_C_DISABLED 0x00000000 /* CRC_Enable: CRC Disabled */ 00184 #define ENUM_ADISENSE_SPI_INTERFACE_CONFIG_C_ENABLED 0x00000040 /* CRC_Enable: CRC Enabled */ 00185 #define ENUM_ADISENSE_SPI_INTERFACE_CONFIG_C_NORMAL_ACCESS 0x00000000 /* Strict_Register_Access: Normal mode, no access restrictions */ 00186 #define ENUM_ADISENSE_SPI_INTERFACE_CONFIG_C_STRICT_ACCESS 0x00000020 /* Strict_Register_Access: Strict mode, multi-byte registers require all bytes read/written */ 00187 00188 /* ------------------------------------------------------------------------------------------------------------------------- 00189 ADISENSE_SPI_INTERFACE_STATUS_A Pos/Masks Description 00190 ------------------------------------------------------------------------------------------------------------------------- */ 00191 #define BITP_ADISENSE_SPI_INTERFACE_STATUS_A_NOT_READY_ERROR 7 /* Device Not Ready for Transaction */ 00192 #define BITP_ADISENSE_SPI_INTERFACE_STATUS_A_CLOCK_COUNT_ERROR 4 /* Incorrect Number of Clocks Detected in a Transaction */ 00193 #define BITP_ADISENSE_SPI_INTERFACE_STATUS_A_CRC_ERROR 3 /* Invalid/No CRC Received */ 00194 #define BITP_ADISENSE_SPI_INTERFACE_STATUS_A_WR_TO_RD_ONLY_REG_ERROR 2 /* Write to Read-Only Register Attempted */ 00195 #define BITP_ADISENSE_SPI_INTERFACE_STATUS_A_REGISTER_PARTIAL_ACCESS_ERROR 1 /* Set When Fewer Than Expected Number of Bytes Read/Written */ 00196 #define BITP_ADISENSE_SPI_INTERFACE_STATUS_A_ADDRESS_INVALID_ERROR 0 /* Attempt to Read/Write Non-existent Register Address */ 00197 #define BITM_ADISENSE_SPI_INTERFACE_STATUS_A_NOT_READY_ERROR 0x00000080 /* Device Not Ready for Transaction */ 00198 #define BITM_ADISENSE_SPI_INTERFACE_STATUS_A_CLOCK_COUNT_ERROR 0x00000010 /* Incorrect Number of Clocks Detected in a Transaction */ 00199 #define BITM_ADISENSE_SPI_INTERFACE_STATUS_A_CRC_ERROR 0x00000008 /* Invalid/No CRC Received */ 00200 #define BITM_ADISENSE_SPI_INTERFACE_STATUS_A_WR_TO_RD_ONLY_REG_ERROR 0x00000004 /* Write to Read-Only Register Attempted */ 00201 #define BITM_ADISENSE_SPI_INTERFACE_STATUS_A_REGISTER_PARTIAL_ACCESS_ERROR 0x00000002 /* Set When Fewer Than Expected Number of Bytes Read/Written */ 00202 #define BITM_ADISENSE_SPI_INTERFACE_STATUS_A_ADDRESS_INVALID_ERROR 0x00000001 /* Attempt to Read/Write Non-existent Register Address */ 00203 00204 00205 /* ============================================================================================================================ 00206 ADISENSE1000 Core Registers 00207 ============================================================================================================================ */ 00208 00209 /* ============================================================================================================================ 00210 ADISENSE_CORE 00211 ============================================================================================================================ */ 00212 #define REG_ADISENSE_CORE_COMMAND_RESET 0x00000000 /* Reset Value for Command */ 00213 #define REG_ADISENSE_CORE_COMMAND 0x00000014 /* ADISENSE_CORE Special Command */ 00214 #define REG_ADISENSE_CORE_MODE_RESET 0x00000000 /* Reset Value for Mode */ 00215 #define REG_ADISENSE_CORE_MODE 0x00000016 /* ADISENSE_CORE Operating Mode and DRDY Control */ 00216 #define REG_ADISENSE_CORE_POWER_CONFIG_RESET 0x00000000 /* Reset Value for Power_Config */ 00217 #define REG_ADISENSE_CORE_POWER_CONFIG 0x00000017 /* ADISENSE_CORE General Configuration */ 00218 #define REG_ADISENSE_CORE_CYCLE_CONTROL_RESET 0x00000000 /* Reset Value for Cycle_Control */ 00219 #define REG_ADISENSE_CORE_CYCLE_CONTROL 0x00000018 /* ADISENSE_CORE Measurement Cycle */ 00220 #define REG_ADISENSE_CORE_FIFO_NUM_CYCLES_RESET 0x00000001 /* Reset Value for Fifo_Num_Cycles */ 00221 #define REG_ADISENSE_CORE_FIFO_NUM_CYCLES 0x0000001A /* ADISENSE_CORE Number of Measurement Cycles to Store in FIFO */ 00222 #define REG_ADISENSE_CORE_MULTI_CYCLE_REPEAT_INTERVAL_RESET 0x00000000 /* Reset Value for Multi_Cycle_Repeat_Interval */ 00223 #define REG_ADISENSE_CORE_MULTI_CYCLE_REPEAT_INTERVAL 0x0000001C /* ADISENSE_CORE Time Between Repeats of Multi-Cycle Conversions.... */ 00224 #define REG_ADISENSE_CORE_STATUS_RESET 0x00000000 /* Reset Value for Status */ 00225 #define REG_ADISENSE_CORE_STATUS 0x00000020 /* ADISENSE_CORE General Status */ 00226 #define REG_ADISENSE_CORE_DIAGNOSTICS_STATUS_RESET 0x00000000 /* Reset Value for Diagnostics_Status */ 00227 #define REG_ADISENSE_CORE_DIAGNOSTICS_STATUS 0x00000024 /* ADISENSE_CORE Diagnostics Status */ 00228 #define REG_ADISENSE_CORE_CHANNEL_ALERT_STATUS_RESET 0x00000000 /* Reset Value for Channel_Alert_Status */ 00229 #define REG_ADISENSE_CORE_CHANNEL_ALERT_STATUS 0x00000026 /* ADISENSE_CORE Alert Status Summary */ 00230 #define REG_ADISENSE_CORE_ALERT_STATUS_2_RESET 0x00000000 /* Reset Value for Alert_Status_2 */ 00231 #define REG_ADISENSE_CORE_ALERT_STATUS_2 0x00000028 /* ADISENSE_CORE Additional Alert Status Information */ 00232 #define REG_ADISENSE_CORE_ALERT_DETAIL_CHn_RESET 0x00000000 /* Reset Value for Alert_Detail_Ch[n] */ 00233 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH0 */ 00234 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH1 */ 00235 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH2 */ 00236 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH3 */ 00237 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH4 */ 00238 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH5 */ 00239 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH6 */ 00240 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH7 */ 00241 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH8 */ 00242 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH9 */ 00243 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH10 */ 00244 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH11 */ 00245 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH12 */ 00246 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH13 */ 00247 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH14 */ 00248 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_DETAIL_CH15 */ 00249 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH0 0x0000002A /* ADISENSE_CORE Detailed Error Information */ 00250 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH1 0x0000002C /* ADISENSE_CORE Detailed Error Information */ 00251 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH2 0x0000002E /* ADISENSE_CORE Detailed Error Information */ 00252 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH3 0x00000030 /* ADISENSE_CORE Detailed Error Information */ 00253 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH4 0x00000032 /* ADISENSE_CORE Detailed Error Information */ 00254 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH5 0x00000034 /* ADISENSE_CORE Detailed Error Information */ 00255 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH6 0x00000036 /* ADISENSE_CORE Detailed Error Information */ 00256 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH7 0x00000038 /* ADISENSE_CORE Detailed Error Information */ 00257 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH8 0x0000003A /* ADISENSE_CORE Detailed Error Information */ 00258 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH9 0x0000003C /* ADISENSE_CORE Detailed Error Information */ 00259 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH10 0x0000003E /* ADISENSE_CORE Detailed Error Information */ 00260 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH11 0x00000040 /* ADISENSE_CORE Detailed Error Information */ 00261 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH12 0x00000042 /* ADISENSE_CORE Detailed Error Information */ 00262 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH13 0x00000044 /* ADISENSE_CORE Detailed Error Information */ 00263 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH14 0x00000046 /* ADISENSE_CORE Detailed Error Information */ 00264 #define REG_ADISENSE_CORE_ALERT_DETAIL_CH15 0x00000048 /* ADISENSE_CORE Detailed Error Information */ 00265 #define REG_ADISENSE_CORE_ALERT_DETAIL_CHn(i) (REG_ADISENSE_CORE_ALERT_DETAIL_CH0 + ((i) * 2)) 00266 #define REG_ADISENSE_CORE_ALERT_DETAIL_CHn_COUNT 16 00267 #define REG_ADISENSE_CORE_ERROR_CODE_RESET 0x00000000 /* Reset Value for Error_Code */ 00268 #define REG_ADISENSE_CORE_ERROR_CODE 0x0000004C /* ADISENSE_CORE Code Indicating Source of Error */ 00269 #define REG_ADISENSE_CORE_ALERT_CODE_RESET 0x00000000 /* Reset Value for Alert_Code */ 00270 #define REG_ADISENSE_CORE_ALERT_CODE 0x0000004E /* ADISENSE_CORE Code Indicating Source of Alert */ 00271 #define REG_ADISENSE_CORE_EXTERNAL_REFERENCE1_RESET 0x00000000 /* Reset Value for External_Reference1 */ 00272 #define REG_ADISENSE_CORE_EXTERNAL_REFERENCE1 0x00000050 /* ADISENSE_CORE External Reference Information */ 00273 #define REG_ADISENSE_CORE_EXTERNAL_REFERENCE2_RESET 0x00000000 /* Reset Value for External_Reference2 */ 00274 #define REG_ADISENSE_CORE_EXTERNAL_REFERENCE2 0x00000054 /* ADISENSE_CORE External Reference Information */ 00275 #define REG_ADISENSE_CORE_DIAGNOSTICS_CONTROL_RESET 0x00000000 /* Reset Value for Diagnostics_Control */ 00276 #define REG_ADISENSE_CORE_DIAGNOSTICS_CONTROL 0x0000005C /* ADISENSE_CORE Diagnostic Control */ 00277 #define REG_ADISENSE_CORE_DATA_FIFO_RESET 0x00000000 /* Reset Value for Data_FIFO */ 00278 #define REG_ADISENSE_CORE_DATA_FIFO 0x00000060 /* ADISENSE_CORE FIFO Buffer of Sensor Results */ 00279 #define REG_ADISENSE_CORE_FFT_CONFIG_RESET 0x00000000 /* Reset Value for FFT_Config */ 00280 #define REG_ADISENSE_CORE_FFT_CONFIG 0x00000068 /* ADISENSE_CORE FFT Configuration */ 00281 #define REG_ADISENSE_CORE_ADVANCED_SENSOR_ACCESS_RESET 0x00000000 /* Reset Value for Advanced_Sensor_Access */ 00282 #define REG_ADISENSE_CORE_ADVANCED_SENSOR_ACCESS 0x0000006E /* ADISENSE_CORE Enables Access to Advanced Sensor Configuration */ 00283 #define REG_ADISENSE_CORE_LUT_SELECT_RESET 0x00000000 /* Reset Value for LUT_Select */ 00284 #define REG_ADISENSE_CORE_LUT_SELECT 0x00000070 /* ADISENSE_CORE Read/Write Strobe */ 00285 #define REG_ADISENSE_CORE_LUT_OFFSET_RESET 0x00000000 /* Reset Value for LUT_Offset */ 00286 #define REG_ADISENSE_CORE_LUT_OFFSET 0x00000072 /* ADISENSE_CORE Offset into Selected LUT */ 00287 #define REG_ADISENSE_CORE_LUT_DATA_RESET 0x00000000 /* Reset Value for LUT_Data */ 00288 #define REG_ADISENSE_CORE_LUT_DATA 0x00000074 /* ADISENSE_CORE Data to Read/Write from Addressed LUT Entry */ 00289 #define REG_ADISENSE_CORE_EXT_FLASH_INDEX_RESET 0x00000000 /* Reset Value for Ext_Flash_Index */ 00290 #define REG_ADISENSE_CORE_EXT_FLASH_INDEX 0x00000080 /* ADISENSE_CORE Start Position (Sample No.) for Retrieval of Ext. Flash Data */ 00291 #define REG_ADISENSE_CORE_EXT_FLASH_SAMPLE_COUNT_RESET 0x00000000 /* Reset Value for Ext_Flash_Sample_Count */ 00292 #define REG_ADISENSE_CORE_EXT_FLASH_SAMPLE_COUNT 0x00000084 /* ADISENSE_CORE Indicates How Many Samples Stored in External Flash */ 00293 #define REG_ADISENSE_CORE_EXT_FLASH_DATA_RESET 0x00000000 /* Reset Value for Ext_Flash_Data */ 00294 #define REG_ADISENSE_CORE_EXT_FLASH_DATA 0x00000088 /* ADISENSE_CORE Data Read Back from External Flash */ 00295 #define REG_ADISENSE_CORE_REVISION_RESET 0x00000000 /* Reset Value for Revision */ 00296 #define REG_ADISENSE_CORE_REVISION 0x0000008C /* ADISENSE_CORE Hardware, Firmware Revision */ 00297 #define REG_ADISENSE_CORE_CHANNEL_COUNTn_RESET 0x00000000 /* Reset Value for Channel_Count[n] */ 00298 #define REG_ADISENSE_CORE_CHANNEL_COUNT0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT0 */ 00299 #define REG_ADISENSE_CORE_CHANNEL_COUNT1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT1 */ 00300 #define REG_ADISENSE_CORE_CHANNEL_COUNT2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT2 */ 00301 #define REG_ADISENSE_CORE_CHANNEL_COUNT3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT3 */ 00302 #define REG_ADISENSE_CORE_CHANNEL_COUNT4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT4 */ 00303 #define REG_ADISENSE_CORE_CHANNEL_COUNT5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT5 */ 00304 #define REG_ADISENSE_CORE_CHANNEL_COUNT6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT6 */ 00305 #define REG_ADISENSE_CORE_CHANNEL_COUNT7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT7 */ 00306 #define REG_ADISENSE_CORE_CHANNEL_COUNT8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT8 */ 00307 #define REG_ADISENSE_CORE_CHANNEL_COUNT9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT9 */ 00308 #define REG_ADISENSE_CORE_CHANNEL_COUNT10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT10 */ 00309 #define REG_ADISENSE_CORE_CHANNEL_COUNT11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT11 */ 00310 #define REG_ADISENSE_CORE_CHANNEL_COUNT12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT12 */ 00311 #define REG_ADISENSE_CORE_CHANNEL_COUNT13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT13 */ 00312 #define REG_ADISENSE_CORE_CHANNEL_COUNT14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT14 */ 00313 #define REG_ADISENSE_CORE_CHANNEL_COUNT15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_COUNT15 */ 00314 #define REG_ADISENSE_CORE_CHANNEL_COUNT0 0x00000090 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00315 #define REG_ADISENSE_CORE_CHANNEL_COUNT1 0x000000D0 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00316 #define REG_ADISENSE_CORE_CHANNEL_COUNT2 0x00000110 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00317 #define REG_ADISENSE_CORE_CHANNEL_COUNT3 0x00000150 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00318 #define REG_ADISENSE_CORE_CHANNEL_COUNT4 0x00000190 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00319 #define REG_ADISENSE_CORE_CHANNEL_COUNT5 0x000001D0 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00320 #define REG_ADISENSE_CORE_CHANNEL_COUNT6 0x00000210 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00321 #define REG_ADISENSE_CORE_CHANNEL_COUNT7 0x00000250 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00322 #define REG_ADISENSE_CORE_CHANNEL_COUNT8 0x00000290 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00323 #define REG_ADISENSE_CORE_CHANNEL_COUNT9 0x000002D0 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00324 #define REG_ADISENSE_CORE_CHANNEL_COUNT10 0x00000310 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00325 #define REG_ADISENSE_CORE_CHANNEL_COUNT11 0x00000350 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00326 #define REG_ADISENSE_CORE_CHANNEL_COUNT12 0x00000390 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00327 #define REG_ADISENSE_CORE_CHANNEL_COUNT13 0x000003D0 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00328 #define REG_ADISENSE_CORE_CHANNEL_COUNT14 0x00000410 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00329 #define REG_ADISENSE_CORE_CHANNEL_COUNT15 0x00000450 /* ADISENSE_CORE Number of Channel Occurrences per Measurement Cycle */ 00330 #define REG_ADISENSE_CORE_CHANNEL_COUNTn(i) (REG_ADISENSE_CORE_CHANNEL_COUNT0 + ((i) * 64)) 00331 #define REG_ADISENSE_CORE_CHANNEL_COUNTn_COUNT 16 00332 #define REG_ADISENSE_CORE_CHANNEL_OPTIONSn_RESET 0x00000000 /* Reset Value for Channel_Options[n] */ 00333 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS0 */ 00334 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS1 */ 00335 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS2 */ 00336 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS3 */ 00337 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS4 */ 00338 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS5 */ 00339 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS6 */ 00340 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS7 */ 00341 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS8 */ 00342 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS9 */ 00343 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS10 */ 00344 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS11 */ 00345 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS12 */ 00346 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS13 */ 00347 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS14 */ 00348 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_OPTIONS15 */ 00349 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS0 0x00000091 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00350 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS1 0x000000D1 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00351 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS2 0x00000111 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00352 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS3 0x00000151 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00353 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS4 0x00000191 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00354 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS5 0x000001D1 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00355 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS6 0x00000211 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00356 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS7 0x00000251 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00357 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS8 0x00000291 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00358 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS9 0x000002D1 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00359 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS10 0x00000311 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00360 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS11 0x00000351 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00361 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS12 0x00000391 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00362 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS13 0x000003D1 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00363 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS14 0x00000411 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00364 #define REG_ADISENSE_CORE_CHANNEL_OPTIONS15 0x00000451 /* ADISENSE_CORE Position of Channel Within Sequence and Enable for FFT */ 00365 #define REG_ADISENSE_CORE_CHANNEL_OPTIONSn(i) (REG_ADISENSE_CORE_CHANNEL_OPTIONS0 + ((i) * 64)) 00366 #define REG_ADISENSE_CORE_CHANNEL_OPTIONSn_COUNT 16 00367 #define REG_ADISENSE_CORE_SENSOR_TYPEn_RESET 0x00000000 /* Reset Value for Sensor_Type[n] */ 00368 #define REG_ADISENSE_CORE_SENSOR_TYPE0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE0 */ 00369 #define REG_ADISENSE_CORE_SENSOR_TYPE1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE1 */ 00370 #define REG_ADISENSE_CORE_SENSOR_TYPE2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE2 */ 00371 #define REG_ADISENSE_CORE_SENSOR_TYPE3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE3 */ 00372 #define REG_ADISENSE_CORE_SENSOR_TYPE4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE4 */ 00373 #define REG_ADISENSE_CORE_SENSOR_TYPE5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE5 */ 00374 #define REG_ADISENSE_CORE_SENSOR_TYPE6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE6 */ 00375 #define REG_ADISENSE_CORE_SENSOR_TYPE7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE7 */ 00376 #define REG_ADISENSE_CORE_SENSOR_TYPE8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE8 */ 00377 #define REG_ADISENSE_CORE_SENSOR_TYPE9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE9 */ 00378 #define REG_ADISENSE_CORE_SENSOR_TYPE10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE10 */ 00379 #define REG_ADISENSE_CORE_SENSOR_TYPE11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE11 */ 00380 #define REG_ADISENSE_CORE_SENSOR_TYPE12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE12 */ 00381 #define REG_ADISENSE_CORE_SENSOR_TYPE13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE13 */ 00382 #define REG_ADISENSE_CORE_SENSOR_TYPE14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE14 */ 00383 #define REG_ADISENSE_CORE_SENSOR_TYPE15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_TYPE15 */ 00384 #define REG_ADISENSE_CORE_SENSOR_TYPE0 0x00000092 /* ADISENSE_CORE Sensor Select */ 00385 #define REG_ADISENSE_CORE_SENSOR_TYPE1 0x000000D2 /* ADISENSE_CORE Sensor Select */ 00386 #define REG_ADISENSE_CORE_SENSOR_TYPE2 0x00000112 /* ADISENSE_CORE Sensor Select */ 00387 #define REG_ADISENSE_CORE_SENSOR_TYPE3 0x00000152 /* ADISENSE_CORE Sensor Select */ 00388 #define REG_ADISENSE_CORE_SENSOR_TYPE4 0x00000192 /* ADISENSE_CORE Sensor Select */ 00389 #define REG_ADISENSE_CORE_SENSOR_TYPE5 0x000001D2 /* ADISENSE_CORE Sensor Select */ 00390 #define REG_ADISENSE_CORE_SENSOR_TYPE6 0x00000212 /* ADISENSE_CORE Sensor Select */ 00391 #define REG_ADISENSE_CORE_SENSOR_TYPE7 0x00000252 /* ADISENSE_CORE Sensor Select */ 00392 #define REG_ADISENSE_CORE_SENSOR_TYPE8 0x00000292 /* ADISENSE_CORE Sensor Select */ 00393 #define REG_ADISENSE_CORE_SENSOR_TYPE9 0x000002D2 /* ADISENSE_CORE Sensor Select */ 00394 #define REG_ADISENSE_CORE_SENSOR_TYPE10 0x00000312 /* ADISENSE_CORE Sensor Select */ 00395 #define REG_ADISENSE_CORE_SENSOR_TYPE11 0x00000352 /* ADISENSE_CORE Sensor Select */ 00396 #define REG_ADISENSE_CORE_SENSOR_TYPE12 0x00000392 /* ADISENSE_CORE Sensor Select */ 00397 #define REG_ADISENSE_CORE_SENSOR_TYPE13 0x000003D2 /* ADISENSE_CORE Sensor Select */ 00398 #define REG_ADISENSE_CORE_SENSOR_TYPE14 0x00000412 /* ADISENSE_CORE Sensor Select */ 00399 #define REG_ADISENSE_CORE_SENSOR_TYPE15 0x00000452 /* ADISENSE_CORE Sensor Select */ 00400 #define REG_ADISENSE_CORE_SENSOR_TYPEn(i) (REG_ADISENSE_CORE_SENSOR_TYPE0 + ((i) * 64)) 00401 #define REG_ADISENSE_CORE_SENSOR_TYPEn_COUNT 16 00402 #define REG_ADISENSE_CORE_SENSOR_DETAILSn_RESET 0x0000FFF0 /* Reset Value for Sensor_Details[n] */ 00403 #define REG_ADISENSE_CORE_SENSOR_DETAILS0_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS0 */ 00404 #define REG_ADISENSE_CORE_SENSOR_DETAILS1_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS1 */ 00405 #define REG_ADISENSE_CORE_SENSOR_DETAILS2_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS2 */ 00406 #define REG_ADISENSE_CORE_SENSOR_DETAILS3_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS3 */ 00407 #define REG_ADISENSE_CORE_SENSOR_DETAILS4_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS4 */ 00408 #define REG_ADISENSE_CORE_SENSOR_DETAILS5_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS5 */ 00409 #define REG_ADISENSE_CORE_SENSOR_DETAILS6_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS6 */ 00410 #define REG_ADISENSE_CORE_SENSOR_DETAILS7_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS7 */ 00411 #define REG_ADISENSE_CORE_SENSOR_DETAILS8_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS8 */ 00412 #define REG_ADISENSE_CORE_SENSOR_DETAILS9_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS9 */ 00413 #define REG_ADISENSE_CORE_SENSOR_DETAILS10_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS10 */ 00414 #define REG_ADISENSE_CORE_SENSOR_DETAILS11_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS11 */ 00415 #define REG_ADISENSE_CORE_SENSOR_DETAILS12_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS12 */ 00416 #define REG_ADISENSE_CORE_SENSOR_DETAILS13_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS13 */ 00417 #define REG_ADISENSE_CORE_SENSOR_DETAILS14_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS14 */ 00418 #define REG_ADISENSE_CORE_SENSOR_DETAILS15_RESET 0x0000FFF0 /* Reset Value for REG_ADISENSE_CORE_SENSOR_DETAILS15 */ 00419 #define REG_ADISENSE_CORE_SENSOR_DETAILS0 0x00000094 /* ADISENSE_CORE Sensor Details */ 00420 #define REG_ADISENSE_CORE_SENSOR_DETAILS1 0x000000D4 /* ADISENSE_CORE Sensor Details */ 00421 #define REG_ADISENSE_CORE_SENSOR_DETAILS2 0x00000114 /* ADISENSE_CORE Sensor Details */ 00422 #define REG_ADISENSE_CORE_SENSOR_DETAILS3 0x00000154 /* ADISENSE_CORE Sensor Details */ 00423 #define REG_ADISENSE_CORE_SENSOR_DETAILS4 0x00000194 /* ADISENSE_CORE Sensor Details */ 00424 #define REG_ADISENSE_CORE_SENSOR_DETAILS5 0x000001D4 /* ADISENSE_CORE Sensor Details */ 00425 #define REG_ADISENSE_CORE_SENSOR_DETAILS6 0x00000214 /* ADISENSE_CORE Sensor Details */ 00426 #define REG_ADISENSE_CORE_SENSOR_DETAILS7 0x00000254 /* ADISENSE_CORE Sensor Details */ 00427 #define REG_ADISENSE_CORE_SENSOR_DETAILS8 0x00000294 /* ADISENSE_CORE Sensor Details */ 00428 #define REG_ADISENSE_CORE_SENSOR_DETAILS9 0x000002D4 /* ADISENSE_CORE Sensor Details */ 00429 #define REG_ADISENSE_CORE_SENSOR_DETAILS10 0x00000314 /* ADISENSE_CORE Sensor Details */ 00430 #define REG_ADISENSE_CORE_SENSOR_DETAILS11 0x00000354 /* ADISENSE_CORE Sensor Details */ 00431 #define REG_ADISENSE_CORE_SENSOR_DETAILS12 0x00000394 /* ADISENSE_CORE Sensor Details */ 00432 #define REG_ADISENSE_CORE_SENSOR_DETAILS13 0x000003D4 /* ADISENSE_CORE Sensor Details */ 00433 #define REG_ADISENSE_CORE_SENSOR_DETAILS14 0x00000414 /* ADISENSE_CORE Sensor Details */ 00434 #define REG_ADISENSE_CORE_SENSOR_DETAILS15 0x00000454 /* ADISENSE_CORE Sensor Details */ 00435 #define REG_ADISENSE_CORE_SENSOR_DETAILSn(i) (REG_ADISENSE_CORE_SENSOR_DETAILS0 + ((i) * 64)) 00436 #define REG_ADISENSE_CORE_SENSOR_DETAILSn_COUNT 16 00437 #define REG_ADISENSE_CORE_CHANNEL_EXCITATIONn_RESET 0x00000000 /* Reset Value for Channel_Excitation[n] */ 00438 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION0 */ 00439 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION1 */ 00440 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION2 */ 00441 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION3 */ 00442 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION4 */ 00443 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION5 */ 00444 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION6 */ 00445 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION7 */ 00446 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION8 */ 00447 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION9 */ 00448 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION10 */ 00449 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION11 */ 00450 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION12 */ 00451 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION13 */ 00452 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION14 */ 00453 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_EXCITATION15 */ 00454 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION0 0x00000098 /* ADISENSE_CORE Excitation Current */ 00455 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION1 0x000000D8 /* ADISENSE_CORE Excitation Current */ 00456 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION2 0x00000118 /* ADISENSE_CORE Excitation Current */ 00457 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION3 0x00000158 /* ADISENSE_CORE Excitation Current */ 00458 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION4 0x00000198 /* ADISENSE_CORE Excitation Current */ 00459 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION5 0x000001D8 /* ADISENSE_CORE Excitation Current */ 00460 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION6 0x00000218 /* ADISENSE_CORE Excitation Current */ 00461 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION7 0x00000258 /* ADISENSE_CORE Excitation Current */ 00462 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION8 0x00000298 /* ADISENSE_CORE Excitation Current */ 00463 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION9 0x000002D8 /* ADISENSE_CORE Excitation Current */ 00464 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION10 0x00000318 /* ADISENSE_CORE Excitation Current */ 00465 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION11 0x00000358 /* ADISENSE_CORE Excitation Current */ 00466 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION12 0x00000398 /* ADISENSE_CORE Excitation Current */ 00467 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION13 0x000003D8 /* ADISENSE_CORE Excitation Current */ 00468 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION14 0x00000418 /* ADISENSE_CORE Excitation Current */ 00469 #define REG_ADISENSE_CORE_CHANNEL_EXCITATION15 0x00000458 /* ADISENSE_CORE Excitation Current */ 00470 #define REG_ADISENSE_CORE_CHANNEL_EXCITATIONn(i) (REG_ADISENSE_CORE_CHANNEL_EXCITATION0 + ((i) * 64)) 00471 #define REG_ADISENSE_CORE_CHANNEL_EXCITATIONn_COUNT 16 00472 #define REG_ADISENSE_CORE_SETTLING_TIMEn_RESET 0x00000000 /* Reset Value for Settling_Time[n] */ 00473 #define REG_ADISENSE_CORE_SETTLING_TIME0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME0 */ 00474 #define REG_ADISENSE_CORE_SETTLING_TIME1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME1 */ 00475 #define REG_ADISENSE_CORE_SETTLING_TIME2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME2 */ 00476 #define REG_ADISENSE_CORE_SETTLING_TIME3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME3 */ 00477 #define REG_ADISENSE_CORE_SETTLING_TIME4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME4 */ 00478 #define REG_ADISENSE_CORE_SETTLING_TIME5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME5 */ 00479 #define REG_ADISENSE_CORE_SETTLING_TIME6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME6 */ 00480 #define REG_ADISENSE_CORE_SETTLING_TIME7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME7 */ 00481 #define REG_ADISENSE_CORE_SETTLING_TIME8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME8 */ 00482 #define REG_ADISENSE_CORE_SETTLING_TIME9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME9 */ 00483 #define REG_ADISENSE_CORE_SETTLING_TIME10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME10 */ 00484 #define REG_ADISENSE_CORE_SETTLING_TIME11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME11 */ 00485 #define REG_ADISENSE_CORE_SETTLING_TIME12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME12 */ 00486 #define REG_ADISENSE_CORE_SETTLING_TIME13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME13 */ 00487 #define REG_ADISENSE_CORE_SETTLING_TIME14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME14 */ 00488 #define REG_ADISENSE_CORE_SETTLING_TIME15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SETTLING_TIME15 */ 00489 #define REG_ADISENSE_CORE_SETTLING_TIME0 0x0000009A /* ADISENSE_CORE Settling Time */ 00490 #define REG_ADISENSE_CORE_SETTLING_TIME1 0x000000DA /* ADISENSE_CORE Settling Time */ 00491 #define REG_ADISENSE_CORE_SETTLING_TIME2 0x0000011A /* ADISENSE_CORE Settling Time */ 00492 #define REG_ADISENSE_CORE_SETTLING_TIME3 0x0000015A /* ADISENSE_CORE Settling Time */ 00493 #define REG_ADISENSE_CORE_SETTLING_TIME4 0x0000019A /* ADISENSE_CORE Settling Time */ 00494 #define REG_ADISENSE_CORE_SETTLING_TIME5 0x000001DA /* ADISENSE_CORE Settling Time */ 00495 #define REG_ADISENSE_CORE_SETTLING_TIME6 0x0000021A /* ADISENSE_CORE Settling Time */ 00496 #define REG_ADISENSE_CORE_SETTLING_TIME7 0x0000025A /* ADISENSE_CORE Settling Time */ 00497 #define REG_ADISENSE_CORE_SETTLING_TIME8 0x0000029A /* ADISENSE_CORE Settling Time */ 00498 #define REG_ADISENSE_CORE_SETTLING_TIME9 0x000002DA /* ADISENSE_CORE Settling Time */ 00499 #define REG_ADISENSE_CORE_SETTLING_TIME10 0x0000031A /* ADISENSE_CORE Settling Time */ 00500 #define REG_ADISENSE_CORE_SETTLING_TIME11 0x0000035A /* ADISENSE_CORE Settling Time */ 00501 #define REG_ADISENSE_CORE_SETTLING_TIME12 0x0000039A /* ADISENSE_CORE Settling Time */ 00502 #define REG_ADISENSE_CORE_SETTLING_TIME13 0x000003DA /* ADISENSE_CORE Settling Time */ 00503 #define REG_ADISENSE_CORE_SETTLING_TIME14 0x0000041A /* ADISENSE_CORE Settling Time */ 00504 #define REG_ADISENSE_CORE_SETTLING_TIME15 0x0000045A /* ADISENSE_CORE Settling Time */ 00505 #define REG_ADISENSE_CORE_SETTLING_TIMEn(i) (REG_ADISENSE_CORE_SETTLING_TIME0 + ((i) * 64)) 00506 #define REG_ADISENSE_CORE_SETTLING_TIMEn_COUNT 16 00507 #define REG_ADISENSE_CORE_FILTER_SELECTn_RESET 0x00000000 /* Reset Value for Filter_Select[n] */ 00508 #define REG_ADISENSE_CORE_FILTER_SELECT0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT0 */ 00509 #define REG_ADISENSE_CORE_FILTER_SELECT1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT1 */ 00510 #define REG_ADISENSE_CORE_FILTER_SELECT2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT2 */ 00511 #define REG_ADISENSE_CORE_FILTER_SELECT3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT3 */ 00512 #define REG_ADISENSE_CORE_FILTER_SELECT4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT4 */ 00513 #define REG_ADISENSE_CORE_FILTER_SELECT5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT5 */ 00514 #define REG_ADISENSE_CORE_FILTER_SELECT6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT6 */ 00515 #define REG_ADISENSE_CORE_FILTER_SELECT7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT7 */ 00516 #define REG_ADISENSE_CORE_FILTER_SELECT8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT8 */ 00517 #define REG_ADISENSE_CORE_FILTER_SELECT9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT9 */ 00518 #define REG_ADISENSE_CORE_FILTER_SELECT10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT10 */ 00519 #define REG_ADISENSE_CORE_FILTER_SELECT11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT11 */ 00520 #define REG_ADISENSE_CORE_FILTER_SELECT12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT12 */ 00521 #define REG_ADISENSE_CORE_FILTER_SELECT13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT13 */ 00522 #define REG_ADISENSE_CORE_FILTER_SELECT14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT14 */ 00523 #define REG_ADISENSE_CORE_FILTER_SELECT15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_FILTER_SELECT15 */ 00524 #define REG_ADISENSE_CORE_FILTER_SELECT0 0x0000009C /* ADISENSE_CORE ADC Digital Filter Selection */ 00525 #define REG_ADISENSE_CORE_FILTER_SELECT1 0x000000DC /* ADISENSE_CORE ADC Digital Filter Selection */ 00526 #define REG_ADISENSE_CORE_FILTER_SELECT2 0x0000011C /* ADISENSE_CORE ADC Digital Filter Selection */ 00527 #define REG_ADISENSE_CORE_FILTER_SELECT3 0x0000015C /* ADISENSE_CORE ADC Digital Filter Selection */ 00528 #define REG_ADISENSE_CORE_FILTER_SELECT4 0x0000019C /* ADISENSE_CORE ADC Digital Filter Selection */ 00529 #define REG_ADISENSE_CORE_FILTER_SELECT5 0x000001DC /* ADISENSE_CORE ADC Digital Filter Selection */ 00530 #define REG_ADISENSE_CORE_FILTER_SELECT6 0x0000021C /* ADISENSE_CORE ADC Digital Filter Selection */ 00531 #define REG_ADISENSE_CORE_FILTER_SELECT7 0x0000025C /* ADISENSE_CORE ADC Digital Filter Selection */ 00532 #define REG_ADISENSE_CORE_FILTER_SELECT8 0x0000029C /* ADISENSE_CORE ADC Digital Filter Selection */ 00533 #define REG_ADISENSE_CORE_FILTER_SELECT9 0x000002DC /* ADISENSE_CORE ADC Digital Filter Selection */ 00534 #define REG_ADISENSE_CORE_FILTER_SELECT10 0x0000031C /* ADISENSE_CORE ADC Digital Filter Selection */ 00535 #define REG_ADISENSE_CORE_FILTER_SELECT11 0x0000035C /* ADISENSE_CORE ADC Digital Filter Selection */ 00536 #define REG_ADISENSE_CORE_FILTER_SELECT12 0x0000039C /* ADISENSE_CORE ADC Digital Filter Selection */ 00537 #define REG_ADISENSE_CORE_FILTER_SELECT13 0x000003DC /* ADISENSE_CORE ADC Digital Filter Selection */ 00538 #define REG_ADISENSE_CORE_FILTER_SELECT14 0x0000041C /* ADISENSE_CORE ADC Digital Filter Selection */ 00539 #define REG_ADISENSE_CORE_FILTER_SELECT15 0x0000045C /* ADISENSE_CORE ADC Digital Filter Selection */ 00540 #define REG_ADISENSE_CORE_FILTER_SELECTn(i) (REG_ADISENSE_CORE_FILTER_SELECT0 + ((i) * 64)) 00541 #define REG_ADISENSE_CORE_FILTER_SELECTn_COUNT 16 00542 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMITn_RESET 0x7F800000 /* Reset Value for High_Threshold_Limit[n] */ 00543 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT0_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT0 */ 00544 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT1_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT1 */ 00545 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT2_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT2 */ 00546 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT3_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT3 */ 00547 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT4_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT4 */ 00548 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT5_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT5 */ 00549 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT6_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT6 */ 00550 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT7_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT7 */ 00551 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT8_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT8 */ 00552 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT9_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT9 */ 00553 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT10_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT10 */ 00554 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT11_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT11 */ 00555 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT12_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT12 */ 00556 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT13_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT13 */ 00557 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT14_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT14 */ 00558 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT15_RESET 0x7F800000 /* Reset Value for REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT15 */ 00559 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT0 0x000000A0 /* ADISENSE_CORE High Threshold */ 00560 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT1 0x000000E0 /* ADISENSE_CORE High Threshold */ 00561 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT2 0x00000120 /* ADISENSE_CORE High Threshold */ 00562 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT3 0x00000160 /* ADISENSE_CORE High Threshold */ 00563 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT4 0x000001A0 /* ADISENSE_CORE High Threshold */ 00564 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT5 0x000001E0 /* ADISENSE_CORE High Threshold */ 00565 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT6 0x00000220 /* ADISENSE_CORE High Threshold */ 00566 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT7 0x00000260 /* ADISENSE_CORE High Threshold */ 00567 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT8 0x000002A0 /* ADISENSE_CORE High Threshold */ 00568 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT9 0x000002E0 /* ADISENSE_CORE High Threshold */ 00569 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT10 0x00000320 /* ADISENSE_CORE High Threshold */ 00570 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT11 0x00000360 /* ADISENSE_CORE High Threshold */ 00571 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT12 0x000003A0 /* ADISENSE_CORE High Threshold */ 00572 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT13 0x000003E0 /* ADISENSE_CORE High Threshold */ 00573 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT14 0x00000420 /* ADISENSE_CORE High Threshold */ 00574 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT15 0x00000460 /* ADISENSE_CORE High Threshold */ 00575 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMITn(i) (REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT0 + ((i) * 64)) 00576 #define REG_ADISENSE_CORE_HIGH_THRESHOLD_LIMITn_COUNT 16 00577 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMITn_RESET 0xFF800000 /* Reset Value for Low_Threshold_Limit[n] */ 00578 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT0_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT0 */ 00579 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT1_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT1 */ 00580 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT2_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT2 */ 00581 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT3_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT3 */ 00582 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT4_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT4 */ 00583 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT5_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT5 */ 00584 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT6_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT6 */ 00585 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT7_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT7 */ 00586 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT8_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT8 */ 00587 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT9_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT9 */ 00588 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT10_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT10 */ 00589 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT11_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT11 */ 00590 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT12_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT12 */ 00591 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT13_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT13 */ 00592 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT14_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT14 */ 00593 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT15_RESET 0xFF800000 /* Reset Value for REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT15 */ 00594 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT0 0x000000A4 /* ADISENSE_CORE Low Threshold */ 00595 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT1 0x000000E4 /* ADISENSE_CORE Low Threshold */ 00596 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT2 0x00000124 /* ADISENSE_CORE Low Threshold */ 00597 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT3 0x00000164 /* ADISENSE_CORE Low Threshold */ 00598 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT4 0x000001A4 /* ADISENSE_CORE Low Threshold */ 00599 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT5 0x000001E4 /* ADISENSE_CORE Low Threshold */ 00600 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT6 0x00000224 /* ADISENSE_CORE Low Threshold */ 00601 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT7 0x00000264 /* ADISENSE_CORE Low Threshold */ 00602 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT8 0x000002A4 /* ADISENSE_CORE Low Threshold */ 00603 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT9 0x000002E4 /* ADISENSE_CORE Low Threshold */ 00604 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT10 0x00000324 /* ADISENSE_CORE Low Threshold */ 00605 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT11 0x00000364 /* ADISENSE_CORE Low Threshold */ 00606 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT12 0x000003A4 /* ADISENSE_CORE Low Threshold */ 00607 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT13 0x000003E4 /* ADISENSE_CORE Low Threshold */ 00608 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT14 0x00000424 /* ADISENSE_CORE Low Threshold */ 00609 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT15 0x00000464 /* ADISENSE_CORE Low Threshold */ 00610 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMITn(i) (REG_ADISENSE_CORE_LOW_THRESHOLD_LIMIT0 + ((i) * 64)) 00611 #define REG_ADISENSE_CORE_LOW_THRESHOLD_LIMITn_COUNT 16 00612 #define REG_ADISENSE_CORE_SENSOR_OFFSETn_RESET 0x00000000 /* Reset Value for Sensor_Offset[n] */ 00613 #define REG_ADISENSE_CORE_SENSOR_OFFSET0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET0 */ 00614 #define REG_ADISENSE_CORE_SENSOR_OFFSET1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET1 */ 00615 #define REG_ADISENSE_CORE_SENSOR_OFFSET2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET2 */ 00616 #define REG_ADISENSE_CORE_SENSOR_OFFSET3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET3 */ 00617 #define REG_ADISENSE_CORE_SENSOR_OFFSET4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET4 */ 00618 #define REG_ADISENSE_CORE_SENSOR_OFFSET5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET5 */ 00619 #define REG_ADISENSE_CORE_SENSOR_OFFSET6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET6 */ 00620 #define REG_ADISENSE_CORE_SENSOR_OFFSET7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET7 */ 00621 #define REG_ADISENSE_CORE_SENSOR_OFFSET8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET8 */ 00622 #define REG_ADISENSE_CORE_SENSOR_OFFSET9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET9 */ 00623 #define REG_ADISENSE_CORE_SENSOR_OFFSET10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET10 */ 00624 #define REG_ADISENSE_CORE_SENSOR_OFFSET11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET11 */ 00625 #define REG_ADISENSE_CORE_SENSOR_OFFSET12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET12 */ 00626 #define REG_ADISENSE_CORE_SENSOR_OFFSET13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET13 */ 00627 #define REG_ADISENSE_CORE_SENSOR_OFFSET14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET14 */ 00628 #define REG_ADISENSE_CORE_SENSOR_OFFSET15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_OFFSET15 */ 00629 #define REG_ADISENSE_CORE_SENSOR_OFFSET0 0x000000A8 /* ADISENSE_CORE Sensor Offset Adjustment */ 00630 #define REG_ADISENSE_CORE_SENSOR_OFFSET1 0x000000E8 /* ADISENSE_CORE Sensor Offset Adjustment */ 00631 #define REG_ADISENSE_CORE_SENSOR_OFFSET2 0x00000128 /* ADISENSE_CORE Sensor Offset Adjustment */ 00632 #define REG_ADISENSE_CORE_SENSOR_OFFSET3 0x00000168 /* ADISENSE_CORE Sensor Offset Adjustment */ 00633 #define REG_ADISENSE_CORE_SENSOR_OFFSET4 0x000001A8 /* ADISENSE_CORE Sensor Offset Adjustment */ 00634 #define REG_ADISENSE_CORE_SENSOR_OFFSET5 0x000001E8 /* ADISENSE_CORE Sensor Offset Adjustment */ 00635 #define REG_ADISENSE_CORE_SENSOR_OFFSET6 0x00000228 /* ADISENSE_CORE Sensor Offset Adjustment */ 00636 #define REG_ADISENSE_CORE_SENSOR_OFFSET7 0x00000268 /* ADISENSE_CORE Sensor Offset Adjustment */ 00637 #define REG_ADISENSE_CORE_SENSOR_OFFSET8 0x000002A8 /* ADISENSE_CORE Sensor Offset Adjustment */ 00638 #define REG_ADISENSE_CORE_SENSOR_OFFSET9 0x000002E8 /* ADISENSE_CORE Sensor Offset Adjustment */ 00639 #define REG_ADISENSE_CORE_SENSOR_OFFSET10 0x00000328 /* ADISENSE_CORE Sensor Offset Adjustment */ 00640 #define REG_ADISENSE_CORE_SENSOR_OFFSET11 0x00000368 /* ADISENSE_CORE Sensor Offset Adjustment */ 00641 #define REG_ADISENSE_CORE_SENSOR_OFFSET12 0x000003A8 /* ADISENSE_CORE Sensor Offset Adjustment */ 00642 #define REG_ADISENSE_CORE_SENSOR_OFFSET13 0x000003E8 /* ADISENSE_CORE Sensor Offset Adjustment */ 00643 #define REG_ADISENSE_CORE_SENSOR_OFFSET14 0x00000428 /* ADISENSE_CORE Sensor Offset Adjustment */ 00644 #define REG_ADISENSE_CORE_SENSOR_OFFSET15 0x00000468 /* ADISENSE_CORE Sensor Offset Adjustment */ 00645 #define REG_ADISENSE_CORE_SENSOR_OFFSETn(i) (REG_ADISENSE_CORE_SENSOR_OFFSET0 + ((i) * 64)) 00646 #define REG_ADISENSE_CORE_SENSOR_OFFSETn_COUNT 16 00647 #define REG_ADISENSE_CORE_SENSOR_GAINn_RESET 0x3F800000 /* Reset Value for Sensor_Gain[n] */ 00648 #define REG_ADISENSE_CORE_SENSOR_GAIN0_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN0 */ 00649 #define REG_ADISENSE_CORE_SENSOR_GAIN1_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN1 */ 00650 #define REG_ADISENSE_CORE_SENSOR_GAIN2_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN2 */ 00651 #define REG_ADISENSE_CORE_SENSOR_GAIN3_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN3 */ 00652 #define REG_ADISENSE_CORE_SENSOR_GAIN4_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN4 */ 00653 #define REG_ADISENSE_CORE_SENSOR_GAIN5_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN5 */ 00654 #define REG_ADISENSE_CORE_SENSOR_GAIN6_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN6 */ 00655 #define REG_ADISENSE_CORE_SENSOR_GAIN7_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN7 */ 00656 #define REG_ADISENSE_CORE_SENSOR_GAIN8_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN8 */ 00657 #define REG_ADISENSE_CORE_SENSOR_GAIN9_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN9 */ 00658 #define REG_ADISENSE_CORE_SENSOR_GAIN10_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN10 */ 00659 #define REG_ADISENSE_CORE_SENSOR_GAIN11_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN11 */ 00660 #define REG_ADISENSE_CORE_SENSOR_GAIN12_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN12 */ 00661 #define REG_ADISENSE_CORE_SENSOR_GAIN13_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN13 */ 00662 #define REG_ADISENSE_CORE_SENSOR_GAIN14_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN14 */ 00663 #define REG_ADISENSE_CORE_SENSOR_GAIN15_RESET 0x3F800000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_GAIN15 */ 00664 #define REG_ADISENSE_CORE_SENSOR_GAIN0 0x000000AC /* ADISENSE_CORE Sensor Gain Adjustment */ 00665 #define REG_ADISENSE_CORE_SENSOR_GAIN1 0x000000EC /* ADISENSE_CORE Sensor Gain Adjustment */ 00666 #define REG_ADISENSE_CORE_SENSOR_GAIN2 0x0000012C /* ADISENSE_CORE Sensor Gain Adjustment */ 00667 #define REG_ADISENSE_CORE_SENSOR_GAIN3 0x0000016C /* ADISENSE_CORE Sensor Gain Adjustment */ 00668 #define REG_ADISENSE_CORE_SENSOR_GAIN4 0x000001AC /* ADISENSE_CORE Sensor Gain Adjustment */ 00669 #define REG_ADISENSE_CORE_SENSOR_GAIN5 0x000001EC /* ADISENSE_CORE Sensor Gain Adjustment */ 00670 #define REG_ADISENSE_CORE_SENSOR_GAIN6 0x0000022C /* ADISENSE_CORE Sensor Gain Adjustment */ 00671 #define REG_ADISENSE_CORE_SENSOR_GAIN7 0x0000026C /* ADISENSE_CORE Sensor Gain Adjustment */ 00672 #define REG_ADISENSE_CORE_SENSOR_GAIN8 0x000002AC /* ADISENSE_CORE Sensor Gain Adjustment */ 00673 #define REG_ADISENSE_CORE_SENSOR_GAIN9 0x000002EC /* ADISENSE_CORE Sensor Gain Adjustment */ 00674 #define REG_ADISENSE_CORE_SENSOR_GAIN10 0x0000032C /* ADISENSE_CORE Sensor Gain Adjustment */ 00675 #define REG_ADISENSE_CORE_SENSOR_GAIN11 0x0000036C /* ADISENSE_CORE Sensor Gain Adjustment */ 00676 #define REG_ADISENSE_CORE_SENSOR_GAIN12 0x000003AC /* ADISENSE_CORE Sensor Gain Adjustment */ 00677 #define REG_ADISENSE_CORE_SENSOR_GAIN13 0x000003EC /* ADISENSE_CORE Sensor Gain Adjustment */ 00678 #define REG_ADISENSE_CORE_SENSOR_GAIN14 0x0000042C /* ADISENSE_CORE Sensor Gain Adjustment */ 00679 #define REG_ADISENSE_CORE_SENSOR_GAIN15 0x0000046C /* ADISENSE_CORE Sensor Gain Adjustment */ 00680 #define REG_ADISENSE_CORE_SENSOR_GAINn(i) (REG_ADISENSE_CORE_SENSOR_GAIN0 + ((i) * 64)) 00681 #define REG_ADISENSE_CORE_SENSOR_GAINn_COUNT 16 00682 #define REG_ADISENSE_CORE_ALERT_CODE_CHn_RESET 0x00000000 /* Reset Value for Alert_Code_Ch[n] */ 00683 #define REG_ADISENSE_CORE_ALERT_CODE_CH0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH0 */ 00684 #define REG_ADISENSE_CORE_ALERT_CODE_CH1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH1 */ 00685 #define REG_ADISENSE_CORE_ALERT_CODE_CH2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH2 */ 00686 #define REG_ADISENSE_CORE_ALERT_CODE_CH3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH3 */ 00687 #define REG_ADISENSE_CORE_ALERT_CODE_CH4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH4 */ 00688 #define REG_ADISENSE_CORE_ALERT_CODE_CH5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH5 */ 00689 #define REG_ADISENSE_CORE_ALERT_CODE_CH6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH6 */ 00690 #define REG_ADISENSE_CORE_ALERT_CODE_CH7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH7 */ 00691 #define REG_ADISENSE_CORE_ALERT_CODE_CH8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH8 */ 00692 #define REG_ADISENSE_CORE_ALERT_CODE_CH9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH9 */ 00693 #define REG_ADISENSE_CORE_ALERT_CODE_CH10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH10 */ 00694 #define REG_ADISENSE_CORE_ALERT_CODE_CH11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH11 */ 00695 #define REG_ADISENSE_CORE_ALERT_CODE_CH12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH12 */ 00696 #define REG_ADISENSE_CORE_ALERT_CODE_CH13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH13 */ 00697 #define REG_ADISENSE_CORE_ALERT_CODE_CH14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH14 */ 00698 #define REG_ADISENSE_CORE_ALERT_CODE_CH15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_ALERT_CODE_CH15 */ 00699 #define REG_ADISENSE_CORE_ALERT_CODE_CH0 0x000000B0 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00700 #define REG_ADISENSE_CORE_ALERT_CODE_CH1 0x000000F0 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00701 #define REG_ADISENSE_CORE_ALERT_CODE_CH2 0x00000130 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00702 #define REG_ADISENSE_CORE_ALERT_CODE_CH3 0x00000170 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00703 #define REG_ADISENSE_CORE_ALERT_CODE_CH4 0x000001B0 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00704 #define REG_ADISENSE_CORE_ALERT_CODE_CH5 0x000001F0 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00705 #define REG_ADISENSE_CORE_ALERT_CODE_CH6 0x00000230 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00706 #define REG_ADISENSE_CORE_ALERT_CODE_CH7 0x00000270 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00707 #define REG_ADISENSE_CORE_ALERT_CODE_CH8 0x000002B0 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00708 #define REG_ADISENSE_CORE_ALERT_CODE_CH9 0x000002F0 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00709 #define REG_ADISENSE_CORE_ALERT_CODE_CH10 0x00000330 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00710 #define REG_ADISENSE_CORE_ALERT_CODE_CH11 0x00000370 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00711 #define REG_ADISENSE_CORE_ALERT_CODE_CH12 0x000003B0 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00712 #define REG_ADISENSE_CORE_ALERT_CODE_CH13 0x000003F0 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00713 #define REG_ADISENSE_CORE_ALERT_CODE_CH14 0x00000430 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00714 #define REG_ADISENSE_CORE_ALERT_CODE_CH15 0x00000470 /* ADISENSE_CORE Per-Channel Detailed Alert-Code Information */ 00715 #define REG_ADISENSE_CORE_ALERT_CODE_CHn(i) (REG_ADISENSE_CORE_ALERT_CODE_CH0 + ((i) * 64)) 00716 #define REG_ADISENSE_CORE_ALERT_CODE_CHn_COUNT 16 00717 #define REG_ADISENSE_CORE_CHANNEL_SKIPn_RESET 0x00000000 /* Reset Value for Channel_Skip[n] */ 00718 #define REG_ADISENSE_CORE_CHANNEL_SKIP0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP0 */ 00719 #define REG_ADISENSE_CORE_CHANNEL_SKIP1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP1 */ 00720 #define REG_ADISENSE_CORE_CHANNEL_SKIP2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP2 */ 00721 #define REG_ADISENSE_CORE_CHANNEL_SKIP3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP3 */ 00722 #define REG_ADISENSE_CORE_CHANNEL_SKIP4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP4 */ 00723 #define REG_ADISENSE_CORE_CHANNEL_SKIP5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP5 */ 00724 #define REG_ADISENSE_CORE_CHANNEL_SKIP6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP6 */ 00725 #define REG_ADISENSE_CORE_CHANNEL_SKIP7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP7 */ 00726 #define REG_ADISENSE_CORE_CHANNEL_SKIP8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP8 */ 00727 #define REG_ADISENSE_CORE_CHANNEL_SKIP9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP9 */ 00728 #define REG_ADISENSE_CORE_CHANNEL_SKIP10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP10 */ 00729 #define REG_ADISENSE_CORE_CHANNEL_SKIP11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP11 */ 00730 #define REG_ADISENSE_CORE_CHANNEL_SKIP12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP12 */ 00731 #define REG_ADISENSE_CORE_CHANNEL_SKIP13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP13 */ 00732 #define REG_ADISENSE_CORE_CHANNEL_SKIP14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP14 */ 00733 #define REG_ADISENSE_CORE_CHANNEL_SKIP15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CHANNEL_SKIP15 */ 00734 #define REG_ADISENSE_CORE_CHANNEL_SKIP0 0x000000B2 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00735 #define REG_ADISENSE_CORE_CHANNEL_SKIP1 0x000000F2 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00736 #define REG_ADISENSE_CORE_CHANNEL_SKIP2 0x00000132 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00737 #define REG_ADISENSE_CORE_CHANNEL_SKIP3 0x00000172 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00738 #define REG_ADISENSE_CORE_CHANNEL_SKIP4 0x000001B2 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00739 #define REG_ADISENSE_CORE_CHANNEL_SKIP5 0x000001F2 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00740 #define REG_ADISENSE_CORE_CHANNEL_SKIP6 0x00000232 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00741 #define REG_ADISENSE_CORE_CHANNEL_SKIP7 0x00000272 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00742 #define REG_ADISENSE_CORE_CHANNEL_SKIP8 0x000002B2 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00743 #define REG_ADISENSE_CORE_CHANNEL_SKIP9 0x000002F2 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00744 #define REG_ADISENSE_CORE_CHANNEL_SKIP10 0x00000332 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00745 #define REG_ADISENSE_CORE_CHANNEL_SKIP11 0x00000372 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00746 #define REG_ADISENSE_CORE_CHANNEL_SKIP12 0x000003B2 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00747 #define REG_ADISENSE_CORE_CHANNEL_SKIP13 0x000003F2 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00748 #define REG_ADISENSE_CORE_CHANNEL_SKIP14 0x00000432 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00749 #define REG_ADISENSE_CORE_CHANNEL_SKIP15 0x00000472 /* ADISENSE_CORE Indicates If Channel Will Skip Some Measurement Cycles */ 00750 #define REG_ADISENSE_CORE_CHANNEL_SKIPn(i) (REG_ADISENSE_CORE_CHANNEL_SKIP0 + ((i) * 64)) 00751 #define REG_ADISENSE_CORE_CHANNEL_SKIPn_COUNT 16 00752 #define REG_ADISENSE_CORE_SENSOR_PARAMETERn_RESET 0x7FC00000 /* Reset Value for Sensor_Parameter[n] */ 00753 #define REG_ADISENSE_CORE_SENSOR_PARAMETER0_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER0 */ 00754 #define REG_ADISENSE_CORE_SENSOR_PARAMETER1_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER1 */ 00755 #define REG_ADISENSE_CORE_SENSOR_PARAMETER2_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER2 */ 00756 #define REG_ADISENSE_CORE_SENSOR_PARAMETER3_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER3 */ 00757 #define REG_ADISENSE_CORE_SENSOR_PARAMETER4_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER4 */ 00758 #define REG_ADISENSE_CORE_SENSOR_PARAMETER5_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER5 */ 00759 #define REG_ADISENSE_CORE_SENSOR_PARAMETER6_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER6 */ 00760 #define REG_ADISENSE_CORE_SENSOR_PARAMETER7_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER7 */ 00761 #define REG_ADISENSE_CORE_SENSOR_PARAMETER8_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER8 */ 00762 #define REG_ADISENSE_CORE_SENSOR_PARAMETER9_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER9 */ 00763 #define REG_ADISENSE_CORE_SENSOR_PARAMETER10_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER10 */ 00764 #define REG_ADISENSE_CORE_SENSOR_PARAMETER11_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER11 */ 00765 #define REG_ADISENSE_CORE_SENSOR_PARAMETER12_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER12 */ 00766 #define REG_ADISENSE_CORE_SENSOR_PARAMETER13_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER13 */ 00767 #define REG_ADISENSE_CORE_SENSOR_PARAMETER14_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER14 */ 00768 #define REG_ADISENSE_CORE_SENSOR_PARAMETER15_RESET 0x7FC00000 /* Reset Value for REG_ADISENSE_CORE_SENSOR_PARAMETER15 */ 00769 #define REG_ADISENSE_CORE_SENSOR_PARAMETER0 0x000000B4 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00770 #define REG_ADISENSE_CORE_SENSOR_PARAMETER1 0x000000F4 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00771 #define REG_ADISENSE_CORE_SENSOR_PARAMETER2 0x00000134 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00772 #define REG_ADISENSE_CORE_SENSOR_PARAMETER3 0x00000174 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00773 #define REG_ADISENSE_CORE_SENSOR_PARAMETER4 0x000001B4 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00774 #define REG_ADISENSE_CORE_SENSOR_PARAMETER5 0x000001F4 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00775 #define REG_ADISENSE_CORE_SENSOR_PARAMETER6 0x00000234 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00776 #define REG_ADISENSE_CORE_SENSOR_PARAMETER7 0x00000274 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00777 #define REG_ADISENSE_CORE_SENSOR_PARAMETER8 0x000002B4 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00778 #define REG_ADISENSE_CORE_SENSOR_PARAMETER9 0x000002F4 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00779 #define REG_ADISENSE_CORE_SENSOR_PARAMETER10 0x00000334 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00780 #define REG_ADISENSE_CORE_SENSOR_PARAMETER11 0x00000374 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00781 #define REG_ADISENSE_CORE_SENSOR_PARAMETER12 0x000003B4 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00782 #define REG_ADISENSE_CORE_SENSOR_PARAMETER13 0x000003F4 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00783 #define REG_ADISENSE_CORE_SENSOR_PARAMETER14 0x00000434 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00784 #define REG_ADISENSE_CORE_SENSOR_PARAMETER15 0x00000474 /* ADISENSE_CORE Sensor Parameter Adjustment */ 00785 #define REG_ADISENSE_CORE_SENSOR_PARAMETERn(i) (REG_ADISENSE_CORE_SENSOR_PARAMETER0 + ((i) * 64)) 00786 #define REG_ADISENSE_CORE_SENSOR_PARAMETERn_COUNT 16 00787 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETERn_RESET 0x00000000 /* Reset Value for Calibration_Parameter[n] */ 00788 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER0 */ 00789 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER1 */ 00790 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER2 */ 00791 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER3 */ 00792 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER4 */ 00793 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER5 */ 00794 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER6 */ 00795 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER7 */ 00796 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER8 */ 00797 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER9 */ 00798 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER10 */ 00799 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER11 */ 00800 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER12 */ 00801 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER13 */ 00802 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER14 */ 00803 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_CALIBRATION_PARAMETER15 */ 00804 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER0 0x000000B8 /* ADISENSE_CORE Calibration Parameter Value */ 00805 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER1 0x000000F8 /* ADISENSE_CORE Calibration Parameter Value */ 00806 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER2 0x00000138 /* ADISENSE_CORE Calibration Parameter Value */ 00807 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER3 0x00000178 /* ADISENSE_CORE Calibration Parameter Value */ 00808 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER4 0x000001B8 /* ADISENSE_CORE Calibration Parameter Value */ 00809 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER5 0x000001F8 /* ADISENSE_CORE Calibration Parameter Value */ 00810 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER6 0x00000238 /* ADISENSE_CORE Calibration Parameter Value */ 00811 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER7 0x00000278 /* ADISENSE_CORE Calibration Parameter Value */ 00812 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER8 0x000002B8 /* ADISENSE_CORE Calibration Parameter Value */ 00813 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER9 0x000002F8 /* ADISENSE_CORE Calibration Parameter Value */ 00814 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER10 0x00000338 /* ADISENSE_CORE Calibration Parameter Value */ 00815 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER11 0x00000378 /* ADISENSE_CORE Calibration Parameter Value */ 00816 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER12 0x000003B8 /* ADISENSE_CORE Calibration Parameter Value */ 00817 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER13 0x000003F8 /* ADISENSE_CORE Calibration Parameter Value */ 00818 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER14 0x00000438 /* ADISENSE_CORE Calibration Parameter Value */ 00819 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETER15 0x00000478 /* ADISENSE_CORE Calibration Parameter Value */ 00820 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETERn(i) (REG_ADISENSE_CORE_CALIBRATION_PARAMETER0 + ((i) * 64)) 00821 #define REG_ADISENSE_CORE_CALIBRATION_PARAMETERn_COUNT 16 00822 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIGn_RESET 0x00000000 /* Reset Value for Digital_Sensor_Config[n] */ 00823 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG0 */ 00824 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG1 */ 00825 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG2 */ 00826 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG3 */ 00827 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG4 */ 00828 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG5 */ 00829 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG6 */ 00830 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG7 */ 00831 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG8 */ 00832 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG9 */ 00833 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG10 */ 00834 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG11 */ 00835 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG12 */ 00836 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG13 */ 00837 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG14 */ 00838 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG15 */ 00839 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG0 0x000000BC /* ADISENSE_CORE Digital Sensor Data Coding */ 00840 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG1 0x000000FC /* ADISENSE_CORE Digital Sensor Data Coding */ 00841 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG2 0x0000013C /* ADISENSE_CORE Digital Sensor Data Coding */ 00842 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG3 0x0000017C /* ADISENSE_CORE Digital Sensor Data Coding */ 00843 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG4 0x000001BC /* ADISENSE_CORE Digital Sensor Data Coding */ 00844 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG5 0x000001FC /* ADISENSE_CORE Digital Sensor Data Coding */ 00845 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG6 0x0000023C /* ADISENSE_CORE Digital Sensor Data Coding */ 00846 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG7 0x0000027C /* ADISENSE_CORE Digital Sensor Data Coding */ 00847 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG8 0x000002BC /* ADISENSE_CORE Digital Sensor Data Coding */ 00848 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG9 0x000002FC /* ADISENSE_CORE Digital Sensor Data Coding */ 00849 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG10 0x0000033C /* ADISENSE_CORE Digital Sensor Data Coding */ 00850 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG11 0x0000037C /* ADISENSE_CORE Digital Sensor Data Coding */ 00851 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG12 0x000003BC /* ADISENSE_CORE Digital Sensor Data Coding */ 00852 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG13 0x000003FC /* ADISENSE_CORE Digital Sensor Data Coding */ 00853 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG14 0x0000043C /* ADISENSE_CORE Digital Sensor Data Coding */ 00854 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG15 0x0000047C /* ADISENSE_CORE Digital Sensor Data Coding */ 00855 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIGn(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG0 + ((i) * 64)) 00856 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_CONFIGn_COUNT 16 00857 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESSn_RESET 0x00000000 /* Reset Value for Digital_Sensor_Address[n] */ 00858 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS0 */ 00859 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS1 */ 00860 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS2 */ 00861 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS3 */ 00862 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS4 */ 00863 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS5 */ 00864 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS6 */ 00865 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS7 */ 00866 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS8 */ 00867 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS9 */ 00868 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS10 */ 00869 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS11 */ 00870 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS12 */ 00871 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS13 */ 00872 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS14 */ 00873 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS15 */ 00874 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS0 0x000000BE /* ADISENSE_CORE Sensor Address */ 00875 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS1 0x000000FE /* ADISENSE_CORE Sensor Address */ 00876 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS2 0x0000013E /* ADISENSE_CORE Sensor Address */ 00877 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS3 0x0000017E /* ADISENSE_CORE Sensor Address */ 00878 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS4 0x000001BE /* ADISENSE_CORE Sensor Address */ 00879 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS5 0x000001FE /* ADISENSE_CORE Sensor Address */ 00880 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS6 0x0000023E /* ADISENSE_CORE Sensor Address */ 00881 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS7 0x0000027E /* ADISENSE_CORE Sensor Address */ 00882 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS8 0x000002BE /* ADISENSE_CORE Sensor Address */ 00883 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS9 0x000002FE /* ADISENSE_CORE Sensor Address */ 00884 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS10 0x0000033E /* ADISENSE_CORE Sensor Address */ 00885 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS11 0x0000037E /* ADISENSE_CORE Sensor Address */ 00886 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS12 0x000003BE /* ADISENSE_CORE Sensor Address */ 00887 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS13 0x000003FE /* ADISENSE_CORE Sensor Address */ 00888 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS14 0x0000043E /* ADISENSE_CORE Sensor Address */ 00889 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS15 0x0000047E /* ADISENSE_CORE Sensor Address */ 00890 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESSn(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS0 + ((i) * 64)) 00891 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESSn_COUNT 16 00892 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDSn_RESET 0x00000000 /* Reset Value for Digital_Sensor_Num_Cmds[n] */ 00893 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS0_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS0 */ 00894 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS1_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS1 */ 00895 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS2_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS2 */ 00896 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS3_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS3 */ 00897 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS4_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS4 */ 00898 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS5_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS5 */ 00899 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS6_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS6 */ 00900 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS7_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS7 */ 00901 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS8_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS8 */ 00902 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS9_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS9 */ 00903 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS10 */ 00904 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS11 */ 00905 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS12 */ 00906 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS13 */ 00907 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS14 */ 00908 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS15 */ 00909 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS0 0x000000BF /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00910 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS1 0x000000FF /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00911 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS2 0x0000013F /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00912 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS3 0x0000017F /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00913 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS4 0x000001BF /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00914 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS5 0x000001FF /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00915 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS6 0x0000023F /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00916 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS7 0x0000027F /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00917 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS8 0x000002BF /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00918 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS9 0x000002FF /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00919 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS10 0x0000033F /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00920 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS11 0x0000037F /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00921 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS12 0x000003BF /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00922 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS13 0x000003FF /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00923 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS14 0x0000043F /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00924 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS15 0x0000047F /* ADISENSE_CORE Number of Configuration, Read Commands for Digital Sensors */ 00925 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDSn(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS0 + ((i) * 64)) 00926 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDSn_COUNT 16 00927 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMSn_RESET 0x00000006 /* Reset Value for Digital_Sensor_Comms[n] */ 00928 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS0_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS0 */ 00929 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS1_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS1 */ 00930 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS2_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS2 */ 00931 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS3_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS3 */ 00932 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS4_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS4 */ 00933 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS5_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS5 */ 00934 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS6_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS6 */ 00935 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS7_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS7 */ 00936 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS8_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS8 */ 00937 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS9_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS9 */ 00938 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS10_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS10 */ 00939 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS11_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS11 */ 00940 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS12_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS12 */ 00941 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS13_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS13 */ 00942 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS14_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS14 */ 00943 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS15_RESET 0x00000006 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS15 */ 00944 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS0 0x000000C0 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00945 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS1 0x00000100 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00946 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS2 0x00000140 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00947 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS3 0x00000180 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00948 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS4 0x000001C0 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00949 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS5 0x00000200 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00950 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS6 0x00000240 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00951 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS7 0x00000280 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00952 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS8 0x000002C0 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00953 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS9 0x00000300 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00954 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS10 0x00000340 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00955 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS11 0x00000380 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00956 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS12 0x000003C0 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00957 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS13 0x00000400 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00958 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS14 0x00000440 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00959 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS15 0x00000480 /* ADISENSE_CORE Digital Sensor Communication Clock Configuration */ 00960 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMSn(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMS0 + ((i) * 64)) 00961 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMSn_COUNT 16 00962 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND1n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Command1[n] */ 00963 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND10 */ 00964 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND11 */ 00965 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND12 */ 00966 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND13 */ 00967 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND14 */ 00968 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND15 */ 00969 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND16_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND16 */ 00970 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND17_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND17 */ 00971 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND18_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND18 */ 00972 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND19_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND19 */ 00973 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND110_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND110 */ 00974 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND111_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND111 */ 00975 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND112_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND112 */ 00976 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND113_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND113 */ 00977 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND114_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND114 */ 00978 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND115_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND115 */ 00979 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND10 0x000000C2 /* ADISENSE_CORE Sensor Configuration Command1 */ 00980 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND11 0x00000102 /* ADISENSE_CORE Sensor Configuration Command1 */ 00981 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND12 0x00000142 /* ADISENSE_CORE Sensor Configuration Command1 */ 00982 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND13 0x00000182 /* ADISENSE_CORE Sensor Configuration Command1 */ 00983 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND14 0x000001C2 /* ADISENSE_CORE Sensor Configuration Command1 */ 00984 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND15 0x00000202 /* ADISENSE_CORE Sensor Configuration Command1 */ 00985 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND16 0x00000242 /* ADISENSE_CORE Sensor Configuration Command1 */ 00986 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND17 0x00000282 /* ADISENSE_CORE Sensor Configuration Command1 */ 00987 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND18 0x000002C2 /* ADISENSE_CORE Sensor Configuration Command1 */ 00988 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND19 0x00000302 /* ADISENSE_CORE Sensor Configuration Command1 */ 00989 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND110 0x00000342 /* ADISENSE_CORE Sensor Configuration Command1 */ 00990 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND111 0x00000382 /* ADISENSE_CORE Sensor Configuration Command1 */ 00991 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND112 0x000003C2 /* ADISENSE_CORE Sensor Configuration Command1 */ 00992 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND113 0x00000402 /* ADISENSE_CORE Sensor Configuration Command1 */ 00993 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND114 0x00000442 /* ADISENSE_CORE Sensor Configuration Command1 */ 00994 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND115 0x00000482 /* ADISENSE_CORE Sensor Configuration Command1 */ 00995 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND1n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND10 + ((i) * 64)) 00996 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND1n_COUNT 16 00997 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND2n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Command2[n] */ 00998 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND20_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND20 */ 00999 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND21_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND21 */ 01000 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND22_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND22 */ 01001 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND23_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND23 */ 01002 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND24_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND24 */ 01003 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND25_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND25 */ 01004 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND26_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND26 */ 01005 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND27_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND27 */ 01006 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND28_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND28 */ 01007 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND29_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND29 */ 01008 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND210_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND210 */ 01009 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND211_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND211 */ 01010 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND212_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND212 */ 01011 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND213_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND213 */ 01012 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND214_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND214 */ 01013 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND215_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND215 */ 01014 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND20 0x000000C3 /* ADISENSE_CORE Sensor Configuration Command2 */ 01015 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND21 0x00000103 /* ADISENSE_CORE Sensor Configuration Command2 */ 01016 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND22 0x00000143 /* ADISENSE_CORE Sensor Configuration Command2 */ 01017 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND23 0x00000183 /* ADISENSE_CORE Sensor Configuration Command2 */ 01018 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND24 0x000001C3 /* ADISENSE_CORE Sensor Configuration Command2 */ 01019 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND25 0x00000203 /* ADISENSE_CORE Sensor Configuration Command2 */ 01020 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND26 0x00000243 /* ADISENSE_CORE Sensor Configuration Command2 */ 01021 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND27 0x00000283 /* ADISENSE_CORE Sensor Configuration Command2 */ 01022 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND28 0x000002C3 /* ADISENSE_CORE Sensor Configuration Command2 */ 01023 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND29 0x00000303 /* ADISENSE_CORE Sensor Configuration Command2 */ 01024 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND210 0x00000343 /* ADISENSE_CORE Sensor Configuration Command2 */ 01025 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND211 0x00000383 /* ADISENSE_CORE Sensor Configuration Command2 */ 01026 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND212 0x000003C3 /* ADISENSE_CORE Sensor Configuration Command2 */ 01027 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND213 0x00000403 /* ADISENSE_CORE Sensor Configuration Command2 */ 01028 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND214 0x00000443 /* ADISENSE_CORE Sensor Configuration Command2 */ 01029 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND215 0x00000483 /* ADISENSE_CORE Sensor Configuration Command2 */ 01030 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND2n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND20 + ((i) * 64)) 01031 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND2n_COUNT 16 01032 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND3n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Command3[n] */ 01033 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND30_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND30 */ 01034 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND31_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND31 */ 01035 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND32_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND32 */ 01036 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND33_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND33 */ 01037 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND34_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND34 */ 01038 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND35_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND35 */ 01039 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND36_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND36 */ 01040 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND37_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND37 */ 01041 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND38_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND38 */ 01042 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND39_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND39 */ 01043 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND310_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND310 */ 01044 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND311_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND311 */ 01045 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND312_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND312 */ 01046 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND313_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND313 */ 01047 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND314_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND314 */ 01048 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND315_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND315 */ 01049 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND30 0x000000C4 /* ADISENSE_CORE Sensor Configuration Command3 */ 01050 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND31 0x00000104 /* ADISENSE_CORE Sensor Configuration Command3 */ 01051 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND32 0x00000144 /* ADISENSE_CORE Sensor Configuration Command3 */ 01052 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND33 0x00000184 /* ADISENSE_CORE Sensor Configuration Command3 */ 01053 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND34 0x000001C4 /* ADISENSE_CORE Sensor Configuration Command3 */ 01054 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND35 0x00000204 /* ADISENSE_CORE Sensor Configuration Command3 */ 01055 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND36 0x00000244 /* ADISENSE_CORE Sensor Configuration Command3 */ 01056 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND37 0x00000284 /* ADISENSE_CORE Sensor Configuration Command3 */ 01057 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND38 0x000002C4 /* ADISENSE_CORE Sensor Configuration Command3 */ 01058 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND39 0x00000304 /* ADISENSE_CORE Sensor Configuration Command3 */ 01059 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND310 0x00000344 /* ADISENSE_CORE Sensor Configuration Command3 */ 01060 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND311 0x00000384 /* ADISENSE_CORE Sensor Configuration Command3 */ 01061 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND312 0x000003C4 /* ADISENSE_CORE Sensor Configuration Command3 */ 01062 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND313 0x00000404 /* ADISENSE_CORE Sensor Configuration Command3 */ 01063 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND314 0x00000444 /* ADISENSE_CORE Sensor Configuration Command3 */ 01064 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND315 0x00000484 /* ADISENSE_CORE Sensor Configuration Command3 */ 01065 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND3n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND30 + ((i) * 64)) 01066 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND3n_COUNT 16 01067 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND4n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Command4[n] */ 01068 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND40_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND40 */ 01069 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND41_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND41 */ 01070 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND42_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND42 */ 01071 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND43_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND43 */ 01072 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND44_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND44 */ 01073 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND45_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND45 */ 01074 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND46_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND46 */ 01075 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND47_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND47 */ 01076 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND48_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND48 */ 01077 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND49_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND49 */ 01078 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND410_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND410 */ 01079 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND411_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND411 */ 01080 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND412_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND412 */ 01081 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND413_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND413 */ 01082 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND414_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND414 */ 01083 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND415_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND415 */ 01084 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND40 0x000000C5 /* ADISENSE_CORE Sensor Configuration Command4 */ 01085 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND41 0x00000105 /* ADISENSE_CORE Sensor Configuration Command4 */ 01086 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND42 0x00000145 /* ADISENSE_CORE Sensor Configuration Command4 */ 01087 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND43 0x00000185 /* ADISENSE_CORE Sensor Configuration Command4 */ 01088 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND44 0x000001C5 /* ADISENSE_CORE Sensor Configuration Command4 */ 01089 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND45 0x00000205 /* ADISENSE_CORE Sensor Configuration Command4 */ 01090 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND46 0x00000245 /* ADISENSE_CORE Sensor Configuration Command4 */ 01091 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND47 0x00000285 /* ADISENSE_CORE Sensor Configuration Command4 */ 01092 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND48 0x000002C5 /* ADISENSE_CORE Sensor Configuration Command4 */ 01093 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND49 0x00000305 /* ADISENSE_CORE Sensor Configuration Command4 */ 01094 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND410 0x00000345 /* ADISENSE_CORE Sensor Configuration Command4 */ 01095 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND411 0x00000385 /* ADISENSE_CORE Sensor Configuration Command4 */ 01096 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND412 0x000003C5 /* ADISENSE_CORE Sensor Configuration Command4 */ 01097 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND413 0x00000405 /* ADISENSE_CORE Sensor Configuration Command4 */ 01098 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND414 0x00000445 /* ADISENSE_CORE Sensor Configuration Command4 */ 01099 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND415 0x00000485 /* ADISENSE_CORE Sensor Configuration Command4 */ 01100 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND4n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND40 + ((i) * 64)) 01101 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND4n_COUNT 16 01102 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND5n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Command5[n] */ 01103 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND50_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND50 */ 01104 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND51_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND51 */ 01105 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND52_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND52 */ 01106 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND53_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND53 */ 01107 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND54_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND54 */ 01108 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND55_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND55 */ 01109 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND56_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND56 */ 01110 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND57_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND57 */ 01111 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND58_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND58 */ 01112 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND59_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND59 */ 01113 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND510_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND510 */ 01114 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND511_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND511 */ 01115 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND512_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND512 */ 01116 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND513_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND513 */ 01117 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND514_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND514 */ 01118 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND515_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND515 */ 01119 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND50 0x000000C6 /* ADISENSE_CORE Sensor Configuration Command5 */ 01120 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND51 0x00000106 /* ADISENSE_CORE Sensor Configuration Command5 */ 01121 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND52 0x00000146 /* ADISENSE_CORE Sensor Configuration Command5 */ 01122 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND53 0x00000186 /* ADISENSE_CORE Sensor Configuration Command5 */ 01123 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND54 0x000001C6 /* ADISENSE_CORE Sensor Configuration Command5 */ 01124 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND55 0x00000206 /* ADISENSE_CORE Sensor Configuration Command5 */ 01125 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND56 0x00000246 /* ADISENSE_CORE Sensor Configuration Command5 */ 01126 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND57 0x00000286 /* ADISENSE_CORE Sensor Configuration Command5 */ 01127 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND58 0x000002C6 /* ADISENSE_CORE Sensor Configuration Command5 */ 01128 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND59 0x00000306 /* ADISENSE_CORE Sensor Configuration Command5 */ 01129 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND510 0x00000346 /* ADISENSE_CORE Sensor Configuration Command5 */ 01130 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND511 0x00000386 /* ADISENSE_CORE Sensor Configuration Command5 */ 01131 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND512 0x000003C6 /* ADISENSE_CORE Sensor Configuration Command5 */ 01132 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND513 0x00000406 /* ADISENSE_CORE Sensor Configuration Command5 */ 01133 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND514 0x00000446 /* ADISENSE_CORE Sensor Configuration Command5 */ 01134 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND515 0x00000486 /* ADISENSE_CORE Sensor Configuration Command5 */ 01135 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND5n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND50 + ((i) * 64)) 01136 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND5n_COUNT 16 01137 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND6n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Command6[n] */ 01138 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND60_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND60 */ 01139 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND61_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND61 */ 01140 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND62_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND62 */ 01141 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND63_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND63 */ 01142 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND64_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND64 */ 01143 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND65_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND65 */ 01144 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND66_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND66 */ 01145 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND67_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND67 */ 01146 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND68_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND68 */ 01147 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND69_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND69 */ 01148 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND610_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND610 */ 01149 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND611_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND611 */ 01150 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND612_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND612 */ 01151 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND613_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND613 */ 01152 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND614_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND614 */ 01153 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND615_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND615 */ 01154 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND60 0x000000C7 /* ADISENSE_CORE Sensor Configuration Command6 */ 01155 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND61 0x00000107 /* ADISENSE_CORE Sensor Configuration Command6 */ 01156 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND62 0x00000147 /* ADISENSE_CORE Sensor Configuration Command6 */ 01157 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND63 0x00000187 /* ADISENSE_CORE Sensor Configuration Command6 */ 01158 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND64 0x000001C7 /* ADISENSE_CORE Sensor Configuration Command6 */ 01159 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND65 0x00000207 /* ADISENSE_CORE Sensor Configuration Command6 */ 01160 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND66 0x00000247 /* ADISENSE_CORE Sensor Configuration Command6 */ 01161 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND67 0x00000287 /* ADISENSE_CORE Sensor Configuration Command6 */ 01162 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND68 0x000002C7 /* ADISENSE_CORE Sensor Configuration Command6 */ 01163 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND69 0x00000307 /* ADISENSE_CORE Sensor Configuration Command6 */ 01164 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND610 0x00000347 /* ADISENSE_CORE Sensor Configuration Command6 */ 01165 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND611 0x00000387 /* ADISENSE_CORE Sensor Configuration Command6 */ 01166 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND612 0x000003C7 /* ADISENSE_CORE Sensor Configuration Command6 */ 01167 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND613 0x00000407 /* ADISENSE_CORE Sensor Configuration Command6 */ 01168 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND614 0x00000447 /* ADISENSE_CORE Sensor Configuration Command6 */ 01169 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND615 0x00000487 /* ADISENSE_CORE Sensor Configuration Command6 */ 01170 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND6n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND60 + ((i) * 64)) 01171 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND6n_COUNT 16 01172 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND7n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Command7[n] */ 01173 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND70_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND70 */ 01174 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND71_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND71 */ 01175 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND72_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND72 */ 01176 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND73_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND73 */ 01177 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND74_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND74 */ 01178 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND75_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND75 */ 01179 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND76_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND76 */ 01180 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND77_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND77 */ 01181 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND78_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND78 */ 01182 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND79_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND79 */ 01183 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND710_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND710 */ 01184 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND711_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND711 */ 01185 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND712_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND712 */ 01186 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND713_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND713 */ 01187 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND714_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND714 */ 01188 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND715_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND715 */ 01189 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND70 0x000000C8 /* ADISENSE_CORE Sensor Configuration Command7 */ 01190 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND71 0x00000108 /* ADISENSE_CORE Sensor Configuration Command7 */ 01191 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND72 0x00000148 /* ADISENSE_CORE Sensor Configuration Command7 */ 01192 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND73 0x00000188 /* ADISENSE_CORE Sensor Configuration Command7 */ 01193 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND74 0x000001C8 /* ADISENSE_CORE Sensor Configuration Command7 */ 01194 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND75 0x00000208 /* ADISENSE_CORE Sensor Configuration Command7 */ 01195 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND76 0x00000248 /* ADISENSE_CORE Sensor Configuration Command7 */ 01196 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND77 0x00000288 /* ADISENSE_CORE Sensor Configuration Command7 */ 01197 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND78 0x000002C8 /* ADISENSE_CORE Sensor Configuration Command7 */ 01198 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND79 0x00000308 /* ADISENSE_CORE Sensor Configuration Command7 */ 01199 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND710 0x00000348 /* ADISENSE_CORE Sensor Configuration Command7 */ 01200 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND711 0x00000388 /* ADISENSE_CORE Sensor Configuration Command7 */ 01201 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND712 0x000003C8 /* ADISENSE_CORE Sensor Configuration Command7 */ 01202 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND713 0x00000408 /* ADISENSE_CORE Sensor Configuration Command7 */ 01203 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND714 0x00000448 /* ADISENSE_CORE Sensor Configuration Command7 */ 01204 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND715 0x00000488 /* ADISENSE_CORE Sensor Configuration Command7 */ 01205 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND7n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND70 + ((i) * 64)) 01206 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND7n_COUNT 16 01207 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD1n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Read_Cmd1[n] */ 01208 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD10_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD10 */ 01209 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD11_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD11 */ 01210 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD12_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD12 */ 01211 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD13_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD13 */ 01212 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD14_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD14 */ 01213 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD15_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD15 */ 01214 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD16_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD16 */ 01215 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD17_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD17 */ 01216 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD18_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD18 */ 01217 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD19_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD19 */ 01218 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD110_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD110 */ 01219 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD111_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD111 */ 01220 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD112_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD112 */ 01221 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD113_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD113 */ 01222 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD114_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD114 */ 01223 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD115_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD115 */ 01224 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD10 0x000000C9 /* ADISENSE_CORE Sensor Read Command1 */ 01225 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD11 0x00000109 /* ADISENSE_CORE Sensor Read Command1 */ 01226 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD12 0x00000149 /* ADISENSE_CORE Sensor Read Command1 */ 01227 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD13 0x00000189 /* ADISENSE_CORE Sensor Read Command1 */ 01228 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD14 0x000001C9 /* ADISENSE_CORE Sensor Read Command1 */ 01229 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD15 0x00000209 /* ADISENSE_CORE Sensor Read Command1 */ 01230 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD16 0x00000249 /* ADISENSE_CORE Sensor Read Command1 */ 01231 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD17 0x00000289 /* ADISENSE_CORE Sensor Read Command1 */ 01232 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD18 0x000002C9 /* ADISENSE_CORE Sensor Read Command1 */ 01233 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD19 0x00000309 /* ADISENSE_CORE Sensor Read Command1 */ 01234 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD110 0x00000349 /* ADISENSE_CORE Sensor Read Command1 */ 01235 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD111 0x00000389 /* ADISENSE_CORE Sensor Read Command1 */ 01236 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD112 0x000003C9 /* ADISENSE_CORE Sensor Read Command1 */ 01237 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD113 0x00000409 /* ADISENSE_CORE Sensor Read Command1 */ 01238 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD114 0x00000449 /* ADISENSE_CORE Sensor Read Command1 */ 01239 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD115 0x00000489 /* ADISENSE_CORE Sensor Read Command1 */ 01240 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD1n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD10 + ((i) * 64)) 01241 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD1n_COUNT 16 01242 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD2n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Read_Cmd2[n] */ 01243 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD20_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD20 */ 01244 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD21_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD21 */ 01245 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD22_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD22 */ 01246 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD23_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD23 */ 01247 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD24_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD24 */ 01248 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD25_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD25 */ 01249 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD26_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD26 */ 01250 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD27_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD27 */ 01251 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD28_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD28 */ 01252 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD29_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD29 */ 01253 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD210_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD210 */ 01254 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD211_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD211 */ 01255 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD212_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD212 */ 01256 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD213_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD213 */ 01257 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD214_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD214 */ 01258 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD215_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD215 */ 01259 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD20 0x000000CA /* ADISENSE_CORE Sensor Read Command2 */ 01260 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD21 0x0000010A /* ADISENSE_CORE Sensor Read Command2 */ 01261 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD22 0x0000014A /* ADISENSE_CORE Sensor Read Command2 */ 01262 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD23 0x0000018A /* ADISENSE_CORE Sensor Read Command2 */ 01263 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD24 0x000001CA /* ADISENSE_CORE Sensor Read Command2 */ 01264 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD25 0x0000020A /* ADISENSE_CORE Sensor Read Command2 */ 01265 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD26 0x0000024A /* ADISENSE_CORE Sensor Read Command2 */ 01266 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD27 0x0000028A /* ADISENSE_CORE Sensor Read Command2 */ 01267 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD28 0x000002CA /* ADISENSE_CORE Sensor Read Command2 */ 01268 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD29 0x0000030A /* ADISENSE_CORE Sensor Read Command2 */ 01269 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD210 0x0000034A /* ADISENSE_CORE Sensor Read Command2 */ 01270 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD211 0x0000038A /* ADISENSE_CORE Sensor Read Command2 */ 01271 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD212 0x000003CA /* ADISENSE_CORE Sensor Read Command2 */ 01272 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD213 0x0000040A /* ADISENSE_CORE Sensor Read Command2 */ 01273 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD214 0x0000044A /* ADISENSE_CORE Sensor Read Command2 */ 01274 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD215 0x0000048A /* ADISENSE_CORE Sensor Read Command2 */ 01275 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD2n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD20 + ((i) * 64)) 01276 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD2n_COUNT 16 01277 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD3n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Read_Cmd3[n] */ 01278 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD30_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD30 */ 01279 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD31_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD31 */ 01280 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD32_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD32 */ 01281 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD33_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD33 */ 01282 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD34_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD34 */ 01283 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD35_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD35 */ 01284 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD36_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD36 */ 01285 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD37_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD37 */ 01286 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD38_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD38 */ 01287 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD39_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD39 */ 01288 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD310_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD310 */ 01289 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD311_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD311 */ 01290 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD312_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD312 */ 01291 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD313_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD313 */ 01292 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD314_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD314 */ 01293 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD315_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD315 */ 01294 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD30 0x000000CB /* ADISENSE_CORE Sensor Read Command3 */ 01295 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD31 0x0000010B /* ADISENSE_CORE Sensor Read Command3 */ 01296 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD32 0x0000014B /* ADISENSE_CORE Sensor Read Command3 */ 01297 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD33 0x0000018B /* ADISENSE_CORE Sensor Read Command3 */ 01298 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD34 0x000001CB /* ADISENSE_CORE Sensor Read Command3 */ 01299 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD35 0x0000020B /* ADISENSE_CORE Sensor Read Command3 */ 01300 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD36 0x0000024B /* ADISENSE_CORE Sensor Read Command3 */ 01301 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD37 0x0000028B /* ADISENSE_CORE Sensor Read Command3 */ 01302 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD38 0x000002CB /* ADISENSE_CORE Sensor Read Command3 */ 01303 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD39 0x0000030B /* ADISENSE_CORE Sensor Read Command3 */ 01304 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD310 0x0000034B /* ADISENSE_CORE Sensor Read Command3 */ 01305 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD311 0x0000038B /* ADISENSE_CORE Sensor Read Command3 */ 01306 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD312 0x000003CB /* ADISENSE_CORE Sensor Read Command3 */ 01307 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD313 0x0000040B /* ADISENSE_CORE Sensor Read Command3 */ 01308 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD314 0x0000044B /* ADISENSE_CORE Sensor Read Command3 */ 01309 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD315 0x0000048B /* ADISENSE_CORE Sensor Read Command3 */ 01310 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD3n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD30 + ((i) * 64)) 01311 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD3n_COUNT 16 01312 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD4n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Read_Cmd4[n] */ 01313 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD40_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD40 */ 01314 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD41_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD41 */ 01315 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD42_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD42 */ 01316 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD43_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD43 */ 01317 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD44_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD44 */ 01318 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD45_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD45 */ 01319 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD46_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD46 */ 01320 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD47_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD47 */ 01321 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD48_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD48 */ 01322 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD49_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD49 */ 01323 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD410_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD410 */ 01324 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD411_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD411 */ 01325 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD412_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD412 */ 01326 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD413_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD413 */ 01327 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD414_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD414 */ 01328 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD415_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD415 */ 01329 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD40 0x000000CC /* ADISENSE_CORE Sensor Read Command4 */ 01330 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD41 0x0000010C /* ADISENSE_CORE Sensor Read Command4 */ 01331 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD42 0x0000014C /* ADISENSE_CORE Sensor Read Command4 */ 01332 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD43 0x0000018C /* ADISENSE_CORE Sensor Read Command4 */ 01333 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD44 0x000001CC /* ADISENSE_CORE Sensor Read Command4 */ 01334 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD45 0x0000020C /* ADISENSE_CORE Sensor Read Command4 */ 01335 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD46 0x0000024C /* ADISENSE_CORE Sensor Read Command4 */ 01336 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD47 0x0000028C /* ADISENSE_CORE Sensor Read Command4 */ 01337 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD48 0x000002CC /* ADISENSE_CORE Sensor Read Command4 */ 01338 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD49 0x0000030C /* ADISENSE_CORE Sensor Read Command4 */ 01339 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD410 0x0000034C /* ADISENSE_CORE Sensor Read Command4 */ 01340 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD411 0x0000038C /* ADISENSE_CORE Sensor Read Command4 */ 01341 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD412 0x000003CC /* ADISENSE_CORE Sensor Read Command4 */ 01342 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD413 0x0000040C /* ADISENSE_CORE Sensor Read Command4 */ 01343 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD414 0x0000044C /* ADISENSE_CORE Sensor Read Command4 */ 01344 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD415 0x0000048C /* ADISENSE_CORE Sensor Read Command4 */ 01345 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD4n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD40 + ((i) * 64)) 01346 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD4n_COUNT 16 01347 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD5n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Read_Cmd5[n] */ 01348 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD50_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD50 */ 01349 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD51_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD51 */ 01350 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD52_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD52 */ 01351 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD53_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD53 */ 01352 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD54_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD54 */ 01353 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD55_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD55 */ 01354 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD56_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD56 */ 01355 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD57_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD57 */ 01356 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD58_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD58 */ 01357 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD59_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD59 */ 01358 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD510_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD510 */ 01359 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD511_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD511 */ 01360 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD512_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD512 */ 01361 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD513_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD513 */ 01362 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD514_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD514 */ 01363 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD515_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD515 */ 01364 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD50 0x000000CD /* ADISENSE_CORE Sensor Read Command5 */ 01365 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD51 0x0000010D /* ADISENSE_CORE Sensor Read Command5 */ 01366 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD52 0x0000014D /* ADISENSE_CORE Sensor Read Command5 */ 01367 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD53 0x0000018D /* ADISENSE_CORE Sensor Read Command5 */ 01368 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD54 0x000001CD /* ADISENSE_CORE Sensor Read Command5 */ 01369 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD55 0x0000020D /* ADISENSE_CORE Sensor Read Command5 */ 01370 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD56 0x0000024D /* ADISENSE_CORE Sensor Read Command5 */ 01371 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD57 0x0000028D /* ADISENSE_CORE Sensor Read Command5 */ 01372 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD58 0x000002CD /* ADISENSE_CORE Sensor Read Command5 */ 01373 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD59 0x0000030D /* ADISENSE_CORE Sensor Read Command5 */ 01374 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD510 0x0000034D /* ADISENSE_CORE Sensor Read Command5 */ 01375 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD511 0x0000038D /* ADISENSE_CORE Sensor Read Command5 */ 01376 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD512 0x000003CD /* ADISENSE_CORE Sensor Read Command5 */ 01377 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD513 0x0000040D /* ADISENSE_CORE Sensor Read Command5 */ 01378 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD514 0x0000044D /* ADISENSE_CORE Sensor Read Command5 */ 01379 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD515 0x0000048D /* ADISENSE_CORE Sensor Read Command5 */ 01380 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD5n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD50 + ((i) * 64)) 01381 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD5n_COUNT 16 01382 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD6n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Read_Cmd6[n] */ 01383 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD60_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD60 */ 01384 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD61_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD61 */ 01385 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD62_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD62 */ 01386 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD63_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD63 */ 01387 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD64_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD64 */ 01388 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD65_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD65 */ 01389 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD66_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD66 */ 01390 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD67_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD67 */ 01391 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD68_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD68 */ 01392 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD69_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD69 */ 01393 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD610_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD610 */ 01394 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD611_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD611 */ 01395 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD612_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD612 */ 01396 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD613_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD613 */ 01397 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD614_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD614 */ 01398 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD615_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD615 */ 01399 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD60 0x000000CE /* ADISENSE_CORE Sensor Read Command6 */ 01400 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD61 0x0000010E /* ADISENSE_CORE Sensor Read Command6 */ 01401 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD62 0x0000014E /* ADISENSE_CORE Sensor Read Command6 */ 01402 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD63 0x0000018E /* ADISENSE_CORE Sensor Read Command6 */ 01403 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD64 0x000001CE /* ADISENSE_CORE Sensor Read Command6 */ 01404 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD65 0x0000020E /* ADISENSE_CORE Sensor Read Command6 */ 01405 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD66 0x0000024E /* ADISENSE_CORE Sensor Read Command6 */ 01406 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD67 0x0000028E /* ADISENSE_CORE Sensor Read Command6 */ 01407 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD68 0x000002CE /* ADISENSE_CORE Sensor Read Command6 */ 01408 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD69 0x0000030E /* ADISENSE_CORE Sensor Read Command6 */ 01409 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD610 0x0000034E /* ADISENSE_CORE Sensor Read Command6 */ 01410 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD611 0x0000038E /* ADISENSE_CORE Sensor Read Command6 */ 01411 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD612 0x000003CE /* ADISENSE_CORE Sensor Read Command6 */ 01412 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD613 0x0000040E /* ADISENSE_CORE Sensor Read Command6 */ 01413 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD614 0x0000044E /* ADISENSE_CORE Sensor Read Command6 */ 01414 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD615 0x0000048E /* ADISENSE_CORE Sensor Read Command6 */ 01415 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD6n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD60 + ((i) * 64)) 01416 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD6n_COUNT 16 01417 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD7n_RESET 0x00000000 /* Reset Value for Digital_Sensor_Read_Cmd7[n] */ 01418 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD70_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD70 */ 01419 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD71_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD71 */ 01420 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD72_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD72 */ 01421 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD73_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD73 */ 01422 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD74_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD74 */ 01423 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD75_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD75 */ 01424 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD76_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD76 */ 01425 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD77_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD77 */ 01426 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD78_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD78 */ 01427 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD79_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD79 */ 01428 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD710_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD710 */ 01429 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD711_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD711 */ 01430 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD712_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD712 */ 01431 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD713_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD713 */ 01432 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD714_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD714 */ 01433 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD715_RESET 0x00000000 /* Reset Value for REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD715 */ 01434 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD70 0x000000CF /* ADISENSE_CORE Sensor Read Command7 */ 01435 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD71 0x0000010F /* ADISENSE_CORE Sensor Read Command7 */ 01436 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD72 0x0000014F /* ADISENSE_CORE Sensor Read Command7 */ 01437 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD73 0x0000018F /* ADISENSE_CORE Sensor Read Command7 */ 01438 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD74 0x000001CF /* ADISENSE_CORE Sensor Read Command7 */ 01439 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD75 0x0000020F /* ADISENSE_CORE Sensor Read Command7 */ 01440 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD76 0x0000024F /* ADISENSE_CORE Sensor Read Command7 */ 01441 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD77 0x0000028F /* ADISENSE_CORE Sensor Read Command7 */ 01442 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD78 0x000002CF /* ADISENSE_CORE Sensor Read Command7 */ 01443 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD79 0x0000030F /* ADISENSE_CORE Sensor Read Command7 */ 01444 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD710 0x0000034F /* ADISENSE_CORE Sensor Read Command7 */ 01445 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD711 0x0000038F /* ADISENSE_CORE Sensor Read Command7 */ 01446 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD712 0x000003CF /* ADISENSE_CORE Sensor Read Command7 */ 01447 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD713 0x0000040F /* ADISENSE_CORE Sensor Read Command7 */ 01448 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD714 0x0000044F /* ADISENSE_CORE Sensor Read Command7 */ 01449 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD715 0x0000048F /* ADISENSE_CORE Sensor Read Command7 */ 01450 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD7n(i) (REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD70 + ((i) * 64)) 01451 #define REG_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD7n_COUNT 16 01452 01453 /* ============================================================================================================================ 01454 ADISENSE_CORE Register BitMasks, Positions & Enumerations 01455 ============================================================================================================================ */ 01456 /* ------------------------------------------------------------------------------------------------------------------------- 01457 ADISENSE_CORE_COMMAND Pos/Masks Description 01458 ------------------------------------------------------------------------------------------------------------------------- */ 01459 #define BITP_ADISENSE_CORE_COMMAND_SPECIAL_COMMAND 0 /* Special Command */ 01460 #define BITM_ADISENSE_CORE_COMMAND_SPECIAL_COMMAND 0x000000FF /* Special Command */ 01461 #define ENUM_ADISENSE_CORE_COMMAND_NOP 0x00000000 /* Special_Command: No Command */ 01462 #define ENUM_ADISENSE_CORE_COMMAND_CONVERT 0x00000001 /* Special_Command: Start ADC Conversions */ 01463 #define ENUM_ADISENSE_CORE_COMMAND_CONVERT_WITH_RAW 0x00000002 /* Special_Command: Start Conversions with Added RAW ADC Data */ 01464 #define ENUM_ADISENSE_CORE_COMMAND_RUN_DIAGNOSTICS 0x00000003 /* Special_Command: Initiate a Diagnostics Cycle */ 01465 #define ENUM_ADISENSE_CORE_COMMAND_SELF_CALIBRATION 0x00000004 /* Special_Command: Initiate a Self-Calibration Cycle */ 01466 #define ENUM_ADISENSE_CORE_COMMAND_LATCH_CONFIG 0x00000007 /* Special_Command: Latch Configuration. */ 01467 #define ENUM_ADISENSE_CORE_COMMAND_LOAD_LUT 0x00000008 /* Special_Command: Load LUT from FLASH */ 01468 #define ENUM_ADISENSE_CORE_COMMAND_SAVE_LUT 0x00000009 /* Special_Command: Save LUT to FLASH */ 01469 #define ENUM_ADISENSE_CORE_COMMAND_SYSTEM_CHECK 0x0000000A /* Special_Command: Full Suite of Measurement Diagnostics */ 01470 #define ENUM_ADISENSE_CORE_COMMAND_CONVERT_FFT 0x0000000B /* Special_Command: Perform FFTs on Selected Channel(s) */ 01471 #define ENUM_ADISENSE_CORE_COMMAND_ERASE_EXTERNAL_FLASH 0x00000010 /* Special_Command: Erase Contents of External Flash */ 01472 #define ENUM_ADISENSE_CORE_COMMAND_POWER_DOWN 0x00000014 /* Special_Command: Enter Low Power State */ 01473 #define ENUM_ADISENSE_CORE_COMMAND_LOAD_CONFIG_1 0x00000018 /* Special_Command: Load Registers with Configuration#1 from FLASH */ 01474 #define ENUM_ADISENSE_CORE_COMMAND_SAVE_CONFIG_1 0x00000019 /* Special_Command: Store Current Registers to FLASH Configuration#1 */ 01475 #define ENUM_ADISENSE_CORE_COMMAND_LOAD_CONFIG_2 0x0000001A /* Special_Command: Load Registers with Configuration#2 from FLASH */ 01476 #define ENUM_ADISENSE_CORE_COMMAND_SAVE_CONFIG_2 0x0000001B /* Special_Command: Store Current Registers to FLASH Configuration#2 */ 01477 #define ENUM_ADISENSE_CORE_COMMAND_LOAD_CONFIG_3 0x0000001C /* Special_Command: Load Registers with Configuration#3 from FLASH */ 01478 #define ENUM_ADISENSE_CORE_COMMAND_SAVE_CONFIG_3 0x0000001D /* Special_Command: Store Current Registers to FLASH Configuration#3 */ 01479 #define ENUM_ADISENSE_CORE_COMMAND_LOAD_CONFIG_4 0x0000001E /* Special_Command: Load Registers with Configuration#4 from FLASH */ 01480 #define ENUM_ADISENSE_CORE_COMMAND_SAVE_CONFIG_4 0x0000001F /* Special_Command: Store Current Registers to FLASH Configuration#4 */ 01481 #define ENUM_ADISENSE_CORE_COMMAND_CALIBRATE_DIGITAL 0x00000020 /* Special_Command: Performs a Calibration of Digital Sensor, if Supported & Enabled. */ 01482 01483 /* ------------------------------------------------------------------------------------------------------------------------- 01484 ADISENSE_CORE_MODE Pos/Masks Description 01485 ------------------------------------------------------------------------------------------------------------------------- */ 01486 #define BITP_ADISENSE_CORE_MODE_EXT_FLASH_STORE 7 /* Indicates If Measurement Data Should Be Stored in Flash */ 01487 #define BITP_ADISENSE_CORE_MODE_FFT_MODE 5 /* Indicates Single or Multiple Sequence of FFTs */ 01488 #define BITP_ADISENSE_CORE_MODE_CALIBRATION_METHOD 4 /* Indicates If Calibration is Required on 'Latch' Command */ 01489 #define BITP_ADISENSE_CORE_MODE_DRDY_MODE 2 /* Indicates Behavior of DRDY with Respect to FIFO State */ 01490 #define BITP_ADISENSE_CORE_MODE_CONVERSION_MODE 0 /* Conversion Mode */ 01491 #define BITM_ADISENSE_CORE_MODE_EXT_FLASH_STORE 0x00000080 /* Indicates If Measurement Data Should Be Stored in Flash */ 01492 #define BITM_ADISENSE_CORE_MODE_FFT_MODE 0x00000020 /* Indicates Single or Multiple Sequence of FFTs */ 01493 #define BITM_ADISENSE_CORE_MODE_CALIBRATION_METHOD 0x00000010 /* Indicates If Calibration is Required on 'Latch' Command */ 01494 #define BITM_ADISENSE_CORE_MODE_DRDY_MODE 0x0000000C /* Indicates Behavior of DRDY with Respect to FIFO State */ 01495 #define BITM_ADISENSE_CORE_MODE_CONVERSION_MODE 0x00000003 /* Conversion Mode */ 01496 #define ENUM_ADISENSE_CORE_MODE_EXT_FLASH_NOT_USED 0x00000000 /* Ext_Flash_Store: Do Not Use External Flash */ 01497 #define ENUM_ADISENSE_CORE_MODE_EXT_FLASH_USED 0x00000080 /* Ext_Flash_Store: Use External Flash */ 01498 #define ENUM_ADISENSE_CORE_MODE_FFT_MODE_SINGLE 0x00000000 /* FFT_Mode: Perform Single Sequence of FFT(s) on Selected Channel(s) */ 01499 #define ENUM_ADISENSE_CORE_MODE_FFT_MODE_CONTINUOUS 0x00000020 /* FFT_Mode: Perform Continuous Sequence of FFTs on Selected Channel(s) */ 01500 #define ENUM_ADISENSE_CORE_MODE_NO_CAL 0x00000000 /* Calibration_Method: No Calibration Performed */ 01501 #define ENUM_ADISENSE_CORE_MODE_DO_CAL 0x00000010 /* Calibration_Method: Calibration Performed */ 01502 #define ENUM_ADISENSE_CORE_MODE_DRDY_PER_CONVERSION 0x00000000 /* Drdy_Mode: Data Ready Per Conversion */ 01503 #define ENUM_ADISENSE_CORE_MODE_DRDY_PER_CYCLE 0x00000004 /* Drdy_Mode: Data Ready Per Cycle */ 01504 #define ENUM_ADISENSE_CORE_MODE_DRDY_PER_FIFO_FILL 0x00000008 /* Drdy_Mode: Data Ready Per FIFO Fill / Multi-Cycle Burst */ 01505 #define ENUM_ADISENSE_CORE_MODE_SINGLECYCLE 0x00000000 /* Conversion_Mode: Single Cycle */ 01506 #define ENUM_ADISENSE_CORE_MODE_MULTICYCLE 0x00000001 /* Conversion_Mode: Multi Cycle */ 01507 #define ENUM_ADISENSE_CORE_MODE_CONTINUOUS 0x00000002 /* Conversion_Mode: Continuous Conversion */ 01508 01509 /* ------------------------------------------------------------------------------------------------------------------------- 01510 ADISENSE_CORE_POWER_CONFIG Pos/Masks Description 01511 ------------------------------------------------------------------------------------------------------------------------- */ 01512 #define BITP_ADISENSE_CORE_POWER_CONFIG_POWER_MODE_ADC 0 /* ADC Power Mode */ 01513 #define BITM_ADISENSE_CORE_POWER_CONFIG_POWER_MODE_ADC 0x00000003 /* ADC Power Mode */ 01514 #define ENUM_ADISENSE_CORE_POWER_CONFIG_ADC_LOW_POWER 0x00000000 /* Power_Mode_ADC: ADC Low Power Mode */ 01515 #define ENUM_ADISENSE_CORE_POWER_CONFIG_ADC_MID_POWER 0x00000001 /* Power_Mode_ADC: ADC Mid Power Mode */ 01516 #define ENUM_ADISENSE_CORE_POWER_CONFIG_ADC_FULL_POWER 0x00000002 /* Power_Mode_ADC: ADC Full Power Mode */ 01517 01518 /* ------------------------------------------------------------------------------------------------------------------------- 01519 ADISENSE_CORE_CYCLE_CONTROL Pos/Masks Description 01520 ------------------------------------------------------------------------------------------------------------------------- */ 01521 #define BITP_ADISENSE_CORE_CYCLE_CONTROL_CYCLE_TIME_UNITS 14 /* Units for Cycle Time */ 01522 #define BITP_ADISENSE_CORE_CYCLE_CONTROL_CYCLE_TYPE 12 /* Type of Measurement Cycle */ 01523 #define BITP_ADISENSE_CORE_CYCLE_CONTROL_CYCLE_TIME 0 /* Duration of a Full Measurement Cycle */ 01524 #define BITM_ADISENSE_CORE_CYCLE_CONTROL_CYCLE_TIME_UNITS 0x0000C000 /* Units for Cycle Time */ 01525 #define BITM_ADISENSE_CORE_CYCLE_CONTROL_CYCLE_TYPE 0x00001000 /* Type of Measurement Cycle */ 01526 #define BITM_ADISENSE_CORE_CYCLE_CONTROL_CYCLE_TIME 0x00000FFF /* Duration of a Full Measurement Cycle */ 01527 #define ENUM_ADISENSE_CORE_CYCLE_CONTROL_MICROSECONDS 0x00000000 /* Cycle_Time_Units: Micro-Seconds */ 01528 #define ENUM_ADISENSE_CORE_CYCLE_CONTROL_MILLISECONDS 0x00004000 /* Cycle_Time_Units: Milli-Seconds */ 01529 #define ENUM_ADISENSE_CORE_CYCLE_CONTROL_SECONDS 0x00008000 /* Cycle_Time_Units: Seconds */ 01530 #define ENUM_ADISENSE_CORE_CYCLE_CONTROL_CYCLE_TYPE_SWITCH 0x00000000 /* Cycle_Type: Switch Channels After Every Conversion */ 01531 #define ENUM_ADISENSE_CORE_CYCLE_CONTROL_CYCLE_TYPE_FULL 0x00001000 /* Cycle_Type: Perform Full Number Of Conversions On A Channel Consecutively */ 01532 01533 /* ------------------------------------------------------------------------------------------------------------------------- 01534 ADISENSE_CORE_FIFO_NUM_CYCLES Pos/Masks Description 01535 ------------------------------------------------------------------------------------------------------------------------- */ 01536 #define BITP_ADISENSE_CORE_FIFO_NUM_CYCLES_FIFO_NUM_CYCLES 0 /* How Many Cycles to Fill FIFO */ 01537 #define BITM_ADISENSE_CORE_FIFO_NUM_CYCLES_FIFO_NUM_CYCLES 0x000000FF /* How Many Cycles to Fill FIFO */ 01538 01539 /* ------------------------------------------------------------------------------------------------------------------------- 01540 ADISENSE_CORE_MULTI_CYCLE_REPEAT_INTERVAL Pos/Masks Description 01541 ------------------------------------------------------------------------------------------------------------------------- */ 01542 #define BITP_ADISENSE_CORE_MULTI_CYCLE_REPEAT_INTERVAL_MULTI_CYCLE_REPEAT_INTERVAL 0 /* Defines Time Between Repetitions of Measurement Cycles. */ 01543 #define BITM_ADISENSE_CORE_MULTI_CYCLE_REPEAT_INTERVAL_MULTI_CYCLE_REPEAT_INTERVAL 0x00FFFFFF /* Defines Time Between Repetitions of Measurement Cycles. */ 01544 01545 /* ------------------------------------------------------------------------------------------------------------------------- 01546 ADISENSE_CORE_STATUS Pos/Masks Description 01547 ------------------------------------------------------------------------------------------------------------------------- */ 01548 #define BITP_ADISENSE_CORE_STATUS_FIFO_ERROR 5 /* Indicates Error with FIFO */ 01549 #define BITP_ADISENSE_CORE_STATUS_CMD_RUNNING 4 /* Indicates a Special Command is Active */ 01550 #define BITP_ADISENSE_CORE_STATUS_DRDY 3 /* Indicates a New Sensor Result is Available to Be Read */ 01551 #define BITP_ADISENSE_CORE_STATUS_ERROR 2 /* Indicates an Error */ 01552 #define BITP_ADISENSE_CORE_STATUS_ALERT_ACTIVE 1 /* Indicates One or More Sensors Alerts are Active */ 01553 #define BITM_ADISENSE_CORE_STATUS_FIFO_ERROR 0x00000020 /* Indicates Error with FIFO */ 01554 #define BITM_ADISENSE_CORE_STATUS_CMD_RUNNING 0x00000010 /* Indicates a Special Command is Active */ 01555 #define BITM_ADISENSE_CORE_STATUS_DRDY 0x00000008 /* Indicates a New Sensor Result is Available to Be Read */ 01556 #define BITM_ADISENSE_CORE_STATUS_ERROR 0x00000004 /* Indicates an Error */ 01557 #define BITM_ADISENSE_CORE_STATUS_ALERT_ACTIVE 0x00000002 /* Indicates One or More Sensors Alerts are Active */ 01558 01559 /* ------------------------------------------------------------------------------------------------------------------------- 01560 ADISENSE_CORE_DIAGNOSTICS_STATUS Pos/Masks Description 01561 ------------------------------------------------------------------------------------------------------------------------- */ 01562 #define BITP_ADISENSE_CORE_DIAGNOSTICS_STATUS_DIAG_CALIBRATION_ERROR 13 /* Indicates Error During Internal Device Calibrations */ 01563 #define BITP_ADISENSE_CORE_DIAGNOSTICS_STATUS_DIAG_CONVERSION_ERROR 12 /* Indicates Error During Internal ADC Conversions */ 01564 #define BITP_ADISENSE_CORE_DIAGNOSTICS_STATUS_DIAG_SUPPLY_CAP_ERROR 3 /* Indicates Fault on Internal Supply Regulator Capacitor */ 01565 #define BITP_ADISENSE_CORE_DIAGNOSTICS_STATUS_DIAG_SUPPLY_MONITOR_ERROR 2 /* Indicates Low Voltage on Internal Supply Voltages */ 01566 #define BITP_ADISENSE_CORE_DIAGNOSTICS_STATUS_DIAG_COMMS_ERROR 1 /* Indicates Error on Internal Device Communications */ 01567 #define BITP_ADISENSE_CORE_DIAGNOSTICS_STATUS_DIAG_CHECKSUM_ERROR 0 /* Indicates Error on Internal Checksum Calculations */ 01568 #define BITM_ADISENSE_CORE_DIAGNOSTICS_STATUS_DIAG_CALIBRATION_ERROR 0x00002000 /* Indicates Error During Internal Device Calibrations */ 01569 #define BITM_ADISENSE_CORE_DIAGNOSTICS_STATUS_DIAG_CONVERSION_ERROR 0x00001000 /* Indicates Error During Internal ADC Conversions */ 01570 #define BITM_ADISENSE_CORE_DIAGNOSTICS_STATUS_DIAG_SUPPLY_CAP_ERROR 0x00000008 /* Indicates Fault on Internal Supply Regulator Capacitor */ 01571 #define BITM_ADISENSE_CORE_DIAGNOSTICS_STATUS_DIAG_SUPPLY_MONITOR_ERROR 0x00000004 /* Indicates Low Voltage on Internal Supply Voltages */ 01572 #define BITM_ADISENSE_CORE_DIAGNOSTICS_STATUS_DIAG_COMMS_ERROR 0x00000002 /* Indicates Error on Internal Device Communications */ 01573 #define BITM_ADISENSE_CORE_DIAGNOSTICS_STATUS_DIAG_CHECKSUM_ERROR 0x00000001 /* Indicates Error on Internal Checksum Calculations */ 01574 01575 /* ------------------------------------------------------------------------------------------------------------------------- 01576 ADISENSE_CORE_CHANNEL_ALERT_STATUS Pos/Masks Description 01577 ------------------------------------------------------------------------------------------------------------------------- */ 01578 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH15 15 /* Indicates Channel Alert is Active */ 01579 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH14 14 /* Indicates Channel Alert is Active */ 01580 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH13 13 /* Indicates Channel Alert is Active */ 01581 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH12 12 /* Indicates Channel Alert is Active */ 01582 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH11 11 /* Indicates Channel Alert is Active */ 01583 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH10 10 /* Indicates Channel Alert is Active */ 01584 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH9 9 /* Indicates Channel Alert is Active */ 01585 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH8 8 /* Indicates Channel Alert is Active */ 01586 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH7 7 /* Indicates Channel Alert is Active */ 01587 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH6 6 /* Indicates Channel Alert is Active */ 01588 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH5 5 /* Indicates Channel Alert is Active */ 01589 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH4 4 /* Indicates Channel Alert is Active */ 01590 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH3 3 /* Indicates Channel Alert is Active */ 01591 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH2 2 /* Indicates Channel Alert is Active */ 01592 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH1 1 /* Indicates Channel Alert is Active */ 01593 #define BITP_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH0 0 /* Indicates Channel Alert is Active */ 01594 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH15 0x00008000 /* Indicates Channel Alert is Active */ 01595 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH14 0x00004000 /* Indicates Channel Alert is Active */ 01596 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH13 0x00002000 /* Indicates Channel Alert is Active */ 01597 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH12 0x00001000 /* Indicates Channel Alert is Active */ 01598 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH11 0x00000800 /* Indicates Channel Alert is Active */ 01599 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH10 0x00000400 /* Indicates Channel Alert is Active */ 01600 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH9 0x00000200 /* Indicates Channel Alert is Active */ 01601 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH8 0x00000100 /* Indicates Channel Alert is Active */ 01602 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH7 0x00000080 /* Indicates Channel Alert is Active */ 01603 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH6 0x00000040 /* Indicates Channel Alert is Active */ 01604 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH5 0x00000020 /* Indicates Channel Alert is Active */ 01605 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH4 0x00000010 /* Indicates Channel Alert is Active */ 01606 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH3 0x00000008 /* Indicates Channel Alert is Active */ 01607 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH2 0x00000004 /* Indicates Channel Alert is Active */ 01608 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH1 0x00000002 /* Indicates Channel Alert is Active */ 01609 #define BITM_ADISENSE_CORE_CHANNEL_ALERT_STATUS_ALERT_CH0 0x00000001 /* Indicates Channel Alert is Active */ 01610 01611 /* ------------------------------------------------------------------------------------------------------------------------- 01612 ADISENSE_CORE_ALERT_STATUS_2 Pos/Masks Description 01613 ------------------------------------------------------------------------------------------------------------------------- */ 01614 #define BITP_ADISENSE_CORE_ALERT_STATUS_2_EXT_FLASH_ERROR 7 /* Indicates with External Flash Memory */ 01615 #define BITP_ADISENSE_CORE_ALERT_STATUS_2_TEMPERATURE_ALARM_LO 6 /* Indicates Device Temperature Low Alarm */ 01616 #define BITP_ADISENSE_CORE_ALERT_STATUS_2_TEMPERATURE_ALARM_HI 5 /* Indicates Device Temperature High Alarm */ 01617 #define BITP_ADISENSE_CORE_ALERT_STATUS_2_TEMPERATURE_ALERT_LO 4 /* Indicates Device Temperature Low Alert */ 01618 #define BITP_ADISENSE_CORE_ALERT_STATUS_2_TEMPERATURE_ALERT_HI 3 /* Indicates Device Temperature High Alert */ 01619 #define BITP_ADISENSE_CORE_ALERT_STATUS_2_CONFIGURATION_ERROR 2 /* Indicates Error with Programmed Configuration */ 01620 #define BITP_ADISENSE_CORE_ALERT_STATUS_2_LUT_ERROR 1 /* Indicates Error with One or More Look-Up-Tables */ 01621 #define BITM_ADISENSE_CORE_ALERT_STATUS_2_EXT_FLASH_ERROR 0x00000080 /* Indicates with External Flash Memory */ 01622 #define BITM_ADISENSE_CORE_ALERT_STATUS_2_TEMPERATURE_ALARM_LO 0x00000040 /* Indicates Device Temperature Low Alarm */ 01623 #define BITM_ADISENSE_CORE_ALERT_STATUS_2_TEMPERATURE_ALARM_HI 0x00000020 /* Indicates Device Temperature High Alarm */ 01624 #define BITM_ADISENSE_CORE_ALERT_STATUS_2_TEMPERATURE_ALERT_LO 0x00000010 /* Indicates Device Temperature Low Alert */ 01625 #define BITM_ADISENSE_CORE_ALERT_STATUS_2_TEMPERATURE_ALERT_HI 0x00000008 /* Indicates Device Temperature High Alert */ 01626 #define BITM_ADISENSE_CORE_ALERT_STATUS_2_CONFIGURATION_ERROR 0x00000004 /* Indicates Error with Programmed Configuration */ 01627 #define BITM_ADISENSE_CORE_ALERT_STATUS_2_LUT_ERROR 0x00000002 /* Indicates Error with One or More Look-Up-Tables */ 01628 01629 /* ------------------------------------------------------------------------------------------------------------------------- 01630 ADISENSE_CORE_ALERT_DETAIL_CH[n] Pos/Masks Description 01631 ------------------------------------------------------------------------------------------------------------------------- */ 01632 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_COMP_NOT_READY 15 /* Indicates Compensation Channel Not Ready When Required */ 01633 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_SENSOR_NOT_READY 14 /* Indicates Digital Sensor Not Ready When Read */ 01634 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_CORRECTION_OVERRANGE 13 /* Indicates Result Larger Than LUT/Equation Range */ 01635 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_CORRECTION_UNDERRANGE 12 /* Indicates Result Less Than LUT/Equation Range */ 01636 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_OVER_VOLTAGE 11 /* Indicates Channel Over-Voltage */ 01637 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_UNDER_VOLTAGE 10 /* Indicates Channel Under-Voltage */ 01638 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_LUT_ERROR_CH 9 /* Indicates Error with Channel Look-Up-Table */ 01639 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_CONFIG_ERR 8 /* Indicates Configuration Error on Channel */ 01640 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_CALIBRATION_INVALID 7 /* Indicates Problem During Calibration of Channel */ 01641 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_REF_DETECT 6 /* Indicates Whether ADC Reference is Valid */ 01642 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_SENSOR_OPEN 5 /* Indicates Sensor Input is Open Circuit */ 01643 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_HIGH_LIMIT 4 /* Indicates Sensor Result is Greater Than High Limit */ 01644 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_LOW_LIMIT 3 /* Indicates Sensor Result is Less Than Low Limit */ 01645 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_OVER_RANGE 2 /* Indicates Channel Over-Range */ 01646 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_UNDER_RANGE 1 /* Indicates Channel Under-Range */ 01647 #define BITP_ADISENSE_CORE_ALERT_DETAIL_CH_TIME_OUT 0 /* Indicates Time-Out Error from Digital Sensor */ 01648 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_COMP_NOT_READY 0x00008000 /* Indicates Compensation Channel Not Ready When Required */ 01649 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_SENSOR_NOT_READY 0x00004000 /* Indicates Digital Sensor Not Ready When Read */ 01650 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_CORRECTION_OVERRANGE 0x00002000 /* Indicates Result Larger Than LUT/Equation Range */ 01651 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_CORRECTION_UNDERRANGE 0x00001000 /* Indicates Result Less Than LUT/Equation Range */ 01652 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_OVER_VOLTAGE 0x00000800 /* Indicates Channel Over-Voltage */ 01653 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_UNDER_VOLTAGE 0x00000400 /* Indicates Channel Under-Voltage */ 01654 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_LUT_ERROR_CH 0x00000200 /* Indicates Error with Channel Look-Up-Table */ 01655 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_CONFIG_ERR 0x00000100 /* Indicates Configuration Error on Channel */ 01656 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_CALIBRATION_INVALID 0x00000080 /* Indicates Problem During Calibration of Channel */ 01657 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_REF_DETECT 0x00000040 /* Indicates Whether ADC Reference is Valid */ 01658 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_SENSOR_OPEN 0x00000020 /* Indicates Sensor Input is Open Circuit */ 01659 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_HIGH_LIMIT 0x00000010 /* Indicates Sensor Result is Greater Than High Limit */ 01660 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_LOW_LIMIT 0x00000008 /* Indicates Sensor Result is Less Than Low Limit */ 01661 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_OVER_RANGE 0x00000004 /* Indicates Channel Over-Range */ 01662 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_UNDER_RANGE 0x00000002 /* Indicates Channel Under-Range */ 01663 #define BITM_ADISENSE_CORE_ALERT_DETAIL_CH_TIME_OUT 0x00000001 /* Indicates Time-Out Error from Digital Sensor */ 01664 01665 /* ------------------------------------------------------------------------------------------------------------------------- 01666 ADISENSE_CORE_ERROR_CODE Pos/Masks Description 01667 ------------------------------------------------------------------------------------------------------------------------- */ 01668 #define BITP_ADISENSE_CORE_ERROR_CODE_ERROR_CODE 0 /* Code Indicating Type of Error */ 01669 #define BITM_ADISENSE_CORE_ERROR_CODE_ERROR_CODE 0x0000FFFF /* Code Indicating Type of Error */ 01670 01671 /* ------------------------------------------------------------------------------------------------------------------------- 01672 ADISENSE_CORE_ALERT_CODE Pos/Masks Description 01673 ------------------------------------------------------------------------------------------------------------------------- */ 01674 #define BITP_ADISENSE_CORE_ALERT_CODE_ALERT_CODE 0 /* Code Indicating Type of Alert */ 01675 #define BITM_ADISENSE_CORE_ALERT_CODE_ALERT_CODE 0x0000FFFF /* Code Indicating Type of Alert */ 01676 01677 /* ------------------------------------------------------------------------------------------------------------------------- 01678 ADISENSE_CORE_EXTERNAL_REFERENCE1 Pos/Masks Description 01679 ------------------------------------------------------------------------------------------------------------------------- */ 01680 #define BITP_ADISENSE_CORE_EXTERNAL_REFERENCE1_EXT_REFIN1_VALUE 0 /* Refin1 Value */ 01681 #define BITM_ADISENSE_CORE_EXTERNAL_REFERENCE1_EXT_REFIN1_VALUE 0xFFFFFFFF /* Refin1 Value */ 01682 01683 /* ------------------------------------------------------------------------------------------------------------------------- 01684 ADISENSE_CORE_EXTERNAL_REFERENCE2 Pos/Masks Description 01685 ------------------------------------------------------------------------------------------------------------------------- */ 01686 #define BITP_ADISENSE_CORE_EXTERNAL_REFERENCE2_EXT_REFIN2_VALUE 0 /* Refin2 Value */ 01687 #define BITM_ADISENSE_CORE_EXTERNAL_REFERENCE2_EXT_REFIN2_VALUE 0xFFFFFFFF /* Refin2 Value */ 01688 01689 /* ------------------------------------------------------------------------------------------------------------------------- 01690 ADISENSE_CORE_DIAGNOSTICS_CONTROL Pos/Masks Description 01691 ------------------------------------------------------------------------------------------------------------------------- */ 01692 #define BITP_ADISENSE_CORE_DIAGNOSTICS_CONTROL_DIAG_OSD_FREQ 2 /* Diagnostics Open Sensor Detect Frequency */ 01693 #define BITP_ADISENSE_CORE_DIAGNOSTICS_CONTROL_DIAG_MEAS_EN 1 /* Diagnostics Measure Enable */ 01694 #define BITP_ADISENSE_CORE_DIAGNOSTICS_CONTROL_DIAG_GLOBAL_EN 0 /* Diagnostics Global Enable */ 01695 #define BITM_ADISENSE_CORE_DIAGNOSTICS_CONTROL_DIAG_OSD_FREQ 0x0000000C /* Diagnostics Open Sensor Detect Frequency */ 01696 #define BITM_ADISENSE_CORE_DIAGNOSTICS_CONTROL_DIAG_MEAS_EN 0x00000002 /* Diagnostics Measure Enable */ 01697 #define BITM_ADISENSE_CORE_DIAGNOSTICS_CONTROL_DIAG_GLOBAL_EN 0x00000001 /* Diagnostics Global Enable */ 01698 #define ENUM_ADISENSE_CORE_DIAGNOSTICS_CONTROL_OCD_OFF 0x00000000 /* Diag_OSD_Freq: No Open-Circuit Detection During Measurement */ 01699 #define ENUM_ADISENSE_CORE_DIAGNOSTICS_CONTROL_OCD_PER_1_CYCLE 0x00000004 /* Diag_OSD_Freq: Open-Circuit Detection Performed Once Per Measurement Cycle */ 01700 #define ENUM_ADISENSE_CORE_DIAGNOSTICS_CONTROL_OCD_PER_100_CYCLES 0x00000008 /* Diag_OSD_Freq: Open-Circuit Detection Performed Once Per Hundred Measurement Cycles */ 01701 #define ENUM_ADISENSE_CORE_DIAGNOSTICS_CONTROL_OCD_PER_1000_CYCLES 0x0000000C /* Diag_OSD_Freq: Open-Circuit Detection Performed Once Per Thousand Measurement Cycles */ 01702 01703 /* ------------------------------------------------------------------------------------------------------------------------- 01704 ADISENSE_CORE_DATA_FIFO Pos/Masks Description 01705 ------------------------------------------------------------------------------------------------------------------------- */ 01706 #define BITP_ADISENSE_CORE_DATA_FIFO_DATA_FIFO 0 /* Fifo Buffer of Sensor Results */ 01707 #define BITM_ADISENSE_CORE_DATA_FIFO_DATA_FIFO 0x000000FF /* Fifo Buffer of Sensor Results */ 01708 01709 /* ------------------------------------------------------------------------------------------------------------------------- 01710 ADISENSE_CORE_FFT_CONFIG Pos/Masks Description 01711 ------------------------------------------------------------------------------------------------------------------------- */ 01712 #define BITP_ADISENSE_CORE_FFT_CONFIG_FFT_NUM_CHANNELS 6 /* Indicates Number of Channels for FFT */ 01713 #define BITP_ADISENSE_CORE_FFT_CONFIG_FFT_OUTPUT 4 /* Indicates FFT Output Format */ 01714 #define BITP_ADISENSE_CORE_FFT_CONFIG_FFT_WINDOW 2 /* Indicates Window Type for FFT */ 01715 #define BITP_ADISENSE_CORE_FFT_CONFIG_FFT_NUM_BINS 0 /* Indicates Number of Bins in FFT */ 01716 #define BITM_ADISENSE_CORE_FFT_CONFIG_FFT_NUM_CHANNELS 0x000000C0 /* Indicates Number of Channels for FFT */ 01717 #define BITM_ADISENSE_CORE_FFT_CONFIG_FFT_OUTPUT 0x00000030 /* Indicates FFT Output Format */ 01718 #define BITM_ADISENSE_CORE_FFT_CONFIG_FFT_WINDOW 0x0000000C /* Indicates Window Type for FFT */ 01719 #define BITM_ADISENSE_CORE_FFT_CONFIG_FFT_NUM_BINS 0x00000003 /* Indicates Number of Bins in FFT */ 01720 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_CHANS_1 0x00000000 /* FFT_Num_Channels: One FFT Channel */ 01721 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_CHANS_2 0x00000040 /* FFT_Num_Channels: Two FFT Channels */ 01722 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_CHANS_3 0x00000080 /* FFT_Num_Channels: Three FFT Channels */ 01723 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_CHANS_4 0x000000C0 /* FFT_Num_Channels: Four FFT Channels */ 01724 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_OUTPUT_FULL 0x00000000 /* FFT_Output: N/2-Term Amplitude Response */ 01725 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_OUTPUT_MAX16 0x00000010 /* FFT_Output: Bin-Number and Amplitude of 16 Highest Peaks of Amplitude Response */ 01726 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_OUTPUT_FULL_WITH_RAW 0x00000020 /* FFT_Output: N/2-Term Amplitude Response Plus N Raw ADC Samples */ 01727 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_WINDOW_NONE 0x00000000 /* FFT_Window: No Window */ 01728 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_WINDOW_HANN 0x00000004 /* FFT_Window: Hann Window */ 01729 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_WINDOW_BLACKMANN_HARRIS 0x00000008 /* FFT_Window: Blackman-Harris-Nuttall Window */ 01730 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_WINDOW_TBD 0x0000000C /* FFT_Window: Reserved */ 01731 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_BINS_256 0x00000000 /* FFT_Num_Bins: FFT Size 256 */ 01732 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_BINS_512 0x00000001 /* FFT_Num_Bins: FFT Size 512 */ 01733 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_BINS_1024 0x00000002 /* FFT_Num_Bins: FFT Size 1024 */ 01734 #define ENUM_ADISENSE_CORE_FFT_CONFIG_FFT_BINS_2048 0x00000003 /* FFT_Num_Bins: FFT Size 2048 */ 01735 01736 /* ------------------------------------------------------------------------------------------------------------------------- 01737 ADISENSE_CORE_ADVANCED_SENSOR_ACCESS Pos/Masks Description 01738 ------------------------------------------------------------------------------------------------------------------------- */ 01739 #define BITP_ADISENSE_CORE_ADVANCED_SENSOR_ACCESS_ADVANCED_SENSOR_ACCESS 0 /* Write Specific Key Value to Access Advanced Sensors */ 01740 #define BITM_ADISENSE_CORE_ADVANCED_SENSOR_ACCESS_ADVANCED_SENSOR_ACCESS 0x0000FFFF /* Write Specific Key Value to Access Advanced Sensors */ 01741 01742 /* ------------------------------------------------------------------------------------------------------------------------- 01743 ADISENSE_CORE_LUT_SELECT Pos/Masks Description 01744 ------------------------------------------------------------------------------------------------------------------------- */ 01745 #define BITP_ADISENSE_CORE_LUT_SELECT_LUT_RW 7 /* Read or Write LUT Data */ 01746 #define BITM_ADISENSE_CORE_LUT_SELECT_LUT_RW 0x00000080 /* Read or Write LUT Data */ 01747 #define ENUM_ADISENSE_CORE_LUT_SELECT_LUT_READ 0x00000000 /* LUT_RW: Read Addressed LUT Data */ 01748 #define ENUM_ADISENSE_CORE_LUT_SELECT_LUT_WRITE 0x00000080 /* LUT_RW: Write Addressed LUT Data */ 01749 01750 /* ------------------------------------------------------------------------------------------------------------------------- 01751 ADISENSE_CORE_LUT_OFFSET Pos/Masks Description 01752 ------------------------------------------------------------------------------------------------------------------------- */ 01753 #define BITP_ADISENSE_CORE_LUT_OFFSET_LUT_OFFSET 0 /* Offset into Look-Up-Table */ 01754 #define BITM_ADISENSE_CORE_LUT_OFFSET_LUT_OFFSET 0x00003FFF /* Offset into Look-Up-Table */ 01755 01756 /* ------------------------------------------------------------------------------------------------------------------------- 01757 ADISENSE_CORE_LUT_DATA Pos/Masks Description 01758 ------------------------------------------------------------------------------------------------------------------------- */ 01759 #define BITP_ADISENSE_CORE_LUT_DATA_LUT_DATA 0 /* Data Byte to Write to / Read from Look-Up-Table */ 01760 #define BITM_ADISENSE_CORE_LUT_DATA_LUT_DATA 0x000000FF /* Data Byte to Write to / Read from Look-Up-Table */ 01761 01762 /* ------------------------------------------------------------------------------------------------------------------------- 01763 ADISENSE_CORE_EXT_FLASH_INDEX Pos/Masks Description 01764 ------------------------------------------------------------------------------------------------------------------------- */ 01765 #define BITP_ADISENSE_CORE_EXT_FLASH_INDEX_EXT_FLASH_INDEX 0 /* Start Position (Sample No.) for Retrieval of Ext. Flash Data */ 01766 #define BITM_ADISENSE_CORE_EXT_FLASH_INDEX_EXT_FLASH_INDEX 0xFFFFFFFF /* Start Position (Sample No.) for Retrieval of Ext. Flash Data */ 01767 01768 /* ------------------------------------------------------------------------------------------------------------------------- 01769 ADISENSE_CORE_EXT_FLASH_SAMPLE_COUNT Pos/Masks Description 01770 ------------------------------------------------------------------------------------------------------------------------- */ 01771 #define BITP_ADISENSE_CORE_EXT_FLASH_SAMPLE_COUNT_EXT_FLASH_SAMPLE_COUNT 0 /* Indicates How Many Samples Stored in External Flash */ 01772 #define BITM_ADISENSE_CORE_EXT_FLASH_SAMPLE_COUNT_EXT_FLASH_SAMPLE_COUNT 0xFFFFFFFF /* Indicates How Many Samples Stored in External Flash */ 01773 01774 /* ------------------------------------------------------------------------------------------------------------------------- 01775 ADISENSE_CORE_EXT_FLASH_DATA Pos/Masks Description 01776 ------------------------------------------------------------------------------------------------------------------------- */ 01777 #define BITP_ADISENSE_CORE_EXT_FLASH_DATA_EXT_FLASH_DATA 0 /* Data Read Back from External Flash */ 01778 #define BITM_ADISENSE_CORE_EXT_FLASH_DATA_EXT_FLASH_DATA 0x000000FF /* Data Read Back from External Flash */ 01779 01780 /* ------------------------------------------------------------------------------------------------------------------------- 01781 ADISENSE_CORE_REVISION Pos/Masks Description 01782 ------------------------------------------------------------------------------------------------------------------------- */ 01783 #define BITP_ADISENSE_CORE_REVISION_REV_MAJOR 24 /* Major Revision Information */ 01784 #define BITP_ADISENSE_CORE_REVISION_REV_MINOR 16 /* Minor Revision Information */ 01785 #define BITP_ADISENSE_CORE_REVISION_REV_PATCH 0 /* Patch Revision Information */ 01786 #define BITM_ADISENSE_CORE_REVISION_REV_MAJOR 0xFF000000 /* Major Revision Information */ 01787 #define BITM_ADISENSE_CORE_REVISION_REV_MINOR 0x00FF0000 /* Minor Revision Information */ 01788 #define BITM_ADISENSE_CORE_REVISION_REV_PATCH 0x0000FFFF /* Patch Revision Information */ 01789 01790 /* ------------------------------------------------------------------------------------------------------------------------- 01791 ADISENSE_CORE_CHANNEL_COUNT[n] Pos/Masks Description 01792 ------------------------------------------------------------------------------------------------------------------------- */ 01793 #define BITP_ADISENSE_CORE_CHANNEL_COUNT_CHANNEL_ENABLE 7 /* Enable Channel in Measurement Cycle */ 01794 #define BITP_ADISENSE_CORE_CHANNEL_COUNT_CHANNEL_COUNT 0 /* How Many Times Channel Should Appear in One Cycle */ 01795 #define BITM_ADISENSE_CORE_CHANNEL_COUNT_CHANNEL_ENABLE 0x00000080 /* Enable Channel in Measurement Cycle */ 01796 #define BITM_ADISENSE_CORE_CHANNEL_COUNT_CHANNEL_COUNT 0x0000007F /* How Many Times Channel Should Appear in One Cycle */ 01797 01798 /* ------------------------------------------------------------------------------------------------------------------------- 01799 ADISENSE_CORE_CHANNEL_OPTIONS[n] Pos/Masks Description 01800 ------------------------------------------------------------------------------------------------------------------------- */ 01801 #define BITP_ADISENSE_CORE_CHANNEL_OPTIONS_FFT_ENABLE_CH 7 /* Indicates Channel to Be Used for FFT */ 01802 #define BITP_ADISENSE_CORE_CHANNEL_OPTIONS_CHANNEL_PRIORITY 0 /* Indicates Priority or Position of This Channel in Sequence */ 01803 #define BITM_ADISENSE_CORE_CHANNEL_OPTIONS_FFT_ENABLE_CH 0x00000080 /* Indicates Channel to Be Used for FFT */ 01804 #define BITM_ADISENSE_CORE_CHANNEL_OPTIONS_CHANNEL_PRIORITY 0x0000000F /* Indicates Priority or Position of This Channel in Sequence */ 01805 #define ENUM_ADISENSE_CORE_CHANNEL_OPTIONS_NO_FFT 0x00000000 /* FFT_Enable_Ch: FFT Will not be Performed on This Channel */ 01806 #define ENUM_ADISENSE_CORE_CHANNEL_OPTIONS_DO_FFT 0x00000080 /* FFT_Enable_Ch: FFT Will be Performed on This Channel */ 01807 01808 /* ------------------------------------------------------------------------------------------------------------------------- 01809 ADISENSE_CORE_SENSOR_TYPE[n] Pos/Masks Description 01810 ------------------------------------------------------------------------------------------------------------------------- */ 01811 #define BITP_ADISENSE_CORE_SENSOR_TYPE_SENSOR_TYPE 0 /* Sensor Type */ 01812 #define BITM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_TYPE 0x00000FFF /* Sensor Type */ 01813 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_T_DEF_L1 0x00000000 /* Sensor_Type: Thermocouple T-Type Sensor Defined Level 1 */ 01814 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_J_DEF_L1 0x00000001 /* Sensor_Type: Thermocouple J-Type Sensor Defined Level 1 */ 01815 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_K_DEF_L1 0x00000002 /* Sensor_Type: Thermocouple K-Type Sensor Defined Level 1 */ 01816 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_1_DEF_L2 0x00000008 /* Sensor_Type: Thermocouple Sensor 1 Defined Level 2 */ 01817 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_2_DEF_L2 0x00000009 /* Sensor_Type: Thermocouple Sensor 2 Defined Level 2 */ 01818 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_3_DEF_L2 0x0000000A /* Sensor_Type: Thermocouple Sensor 3 Defined Level 2 */ 01819 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_4_DEF_L2 0x0000000B /* Sensor_Type: Thermocouple Sensor 4 Defined Level 2 */ 01820 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_T_ADV_L1 0x00000010 /* Sensor_Type: Thermocouple T-Type Sensor Advanced Level 1 */ 01821 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_J_ADV_L1 0x00000011 /* Sensor_Type: Thermocouple J-Type Sensor Advanced Level 1 */ 01822 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_K_ADV_L1 0x00000012 /* Sensor_Type: Thermocouple K-Type Sensor Advanced Level 1 */ 01823 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_1_ADV_L2 0x00000018 /* Sensor_Type: Thermocouple Sensor 1 Advanced Level 2 */ 01824 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_2_ADV_L2 0x00000019 /* Sensor_Type: Thermocouple Sensor 2 Advanced Level 2 */ 01825 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_3_ADV_L2 0x0000001A /* Sensor_Type: Thermocouple Sensor 3 Advanced Level 2 */ 01826 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMOCOUPLE_4_ADV_L2 0x0000001B /* Sensor_Type: Thermocouple Sensor 4 Advanced Level 2 */ 01827 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_2W_PT100_DEF_L1 0x00000020 /* Sensor_Type: RTD 2 Wire PT100 Sensor Defined Level 1 */ 01828 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_2W_PT1000_DEF_L1 0x00000021 /* Sensor_Type: RTD 2 Wire PT1000 Sensor Defined Level 1 */ 01829 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_2W_1_DEF_L2 0x00000028 /* Sensor_Type: RTD 2 Wire Sensor 1 Defined Level 2 */ 01830 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_2W_2_DEF_L2 0x00000029 /* Sensor_Type: RTD 2 Wire Sensor 2 Defined Level 2 */ 01831 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_2W_3_DEF_L2 0x0000002A /* Sensor_Type: RTD 2 Wire Sensor 3 Defined Level 2 */ 01832 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_2W_4_DEF_L2 0x0000002B /* Sensor_Type: RTD 2 Wire Sensor 4 Defined Level 2 */ 01833 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_2W_PT100_ADV_L1 0x00000030 /* Sensor_Type: RTD 2 Wire PT100 Sensor Advanced Level 1 */ 01834 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_2W_PT1000_ADV_L1 0x00000031 /* Sensor_Type: RTD 2 Wire PT1000 Sensor Advanced Level 1 */ 01835 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_2W_1_ADV_L2 0x00000038 /* Sensor_Type: RTD 2 Wire Sensor 1 Advanced Level 2 */ 01836 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_2W_2_ADV_L2 0x00000039 /* Sensor_Type: RTD 2 Wire Sensor 2 Advanced Level 2 */ 01837 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_2W_3_ADV_L2 0x0000003A /* Sensor_Type: RTD 2 Wire Sensor 3 Advanced Level 2 */ 01838 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_2W_4_ADV_L2 0x0000003B /* Sensor_Type: RTD 2 Wire Sensor 4 Advanced Level 2 */ 01839 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_3W_PT100_DEF_L1 0x00000040 /* Sensor_Type: RTD 3 Wire PT100 Sensor Defined Level 1 */ 01840 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_3W_PT1000_DEF_L1 0x00000041 /* Sensor_Type: RTD 3 Wire PT1000 Sensor Defined Level 1 */ 01841 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_3W_1_DEF_L2 0x00000048 /* Sensor_Type: RTD 3 Wire Sensor 1 Defined Level 2 */ 01842 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_3W_2_DEF_L2 0x00000049 /* Sensor_Type: RTD 3 Wire Sensor 2 Defined Level 2 */ 01843 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_3W_3_DEF_L2 0x0000004A /* Sensor_Type: RTD 3 Wire Sensor 3 Defined Level 2 */ 01844 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_3W_4_DEF_L2 0x0000004B /* Sensor_Type: RTD 3 Wire Sensor 4 Defined Level 2 */ 01845 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_3W_PT100_ADV_L1 0x00000050 /* Sensor_Type: RTD 3 Wire PT100 Sensor Advanced Level 1 */ 01846 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_3W_PT1000_ADV_L1 0x00000051 /* Sensor_Type: RTD 3 Wire PT1000 Sensor Advanced Level 1 */ 01847 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_3W_1_ADV_L2 0x00000058 /* Sensor_Type: RTD 3 Wire Sensor 1 Advanced Level 2 */ 01848 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_3W_2_ADV_L2 0x00000059 /* Sensor_Type: RTD 3 Wire Sensor 2 Advanced Level 2 */ 01849 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_3W_3_ADV_L2 0x0000005A /* Sensor_Type: RTD 3 Wire Sensor 3 Advanced Level 2 */ 01850 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_3W_4_ADV_L2 0x0000005B /* Sensor_Type: RTD 3 Wire Sensor 4 Advanced Level 2 */ 01851 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_4W_PT100_DEF_L1 0x00000060 /* Sensor_Type: RTD 4 Wire PT100 Sensor Defined Level 1 */ 01852 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_4W_PT1000_DEF_L1 0x00000061 /* Sensor_Type: RTD 4 Wire PT1000 Sensor Defined Level 1 */ 01853 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_4W_1_DEF_L2 0x00000068 /* Sensor_Type: RTD 4 Wire Sensor 1 Defined Level 2 */ 01854 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_4W_2_DEF_L2 0x00000069 /* Sensor_Type: RTD 4 Wire Sensor 2 Defined Level 2 */ 01855 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_4W_3_DEF_L2 0x0000006A /* Sensor_Type: RTD 4 Wire Sensor 3 Defined Level 2 */ 01856 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_4W_4_DEF_L2 0x0000006B /* Sensor_Type: RTD 4 Wire Sensor 4 Defined Level 2 */ 01857 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_4W_PT100_ADV_L1 0x00000070 /* Sensor_Type: RTD 4 Wire PT100 Sensor Advanced Level 1 */ 01858 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_4W_PT1000_ADV_L1 0x00000071 /* Sensor_Type: RTD 4 Wire PT1000 Sensor Advanced Level 1 */ 01859 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_4W_1_ADV_L2 0x00000078 /* Sensor_Type: RTD 4 Wire Sensor 1 Advanced Level 2 */ 01860 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_4W_2_ADV_L2 0x00000079 /* Sensor_Type: RTD 4 Wire Sensor 2 Advanced Level 2 */ 01861 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_4W_3_ADV_L2 0x0000007A /* Sensor_Type: RTD 4 Wire Sensor 3 Advanced Level 2 */ 01862 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_RTD_4W_4_ADV_L2 0x0000007B /* Sensor_Type: RTD 4 Wire Sensor 4 Advanced Level 2 */ 01863 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMISTOR_A_10K_DEF_L1 0x00000080 /* Sensor_Type: Thermistor Type A 10kOhm Sensor Defined Level 1 */ 01864 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMISTOR_B_10K_DEF_L1 0x00000081 /* Sensor_Type: Thermistor Type B 10kOhm Sensor Defined Level 1 */ 01865 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMISTOR_1_DEF_L2 0x00000088 /* Sensor_Type: Thermistor Sensor 1 Defined Level 2 */ 01866 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMISTOR_2_DEF_L2 0x00000089 /* Sensor_Type: Thermistor Sensor 2 Defined Level 2 */ 01867 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMISTOR_3_DEF_L2 0x0000008A /* Sensor_Type: Thermistor Sensor 3 Defined Level 2 */ 01868 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMISTOR_4_DEF_L2 0x0000008B /* Sensor_Type: Thermistor Sensor 4 Defined Level 2 */ 01869 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMISTOR_A_10K_ADV_L1 0x00000090 /* Sensor_Type: Thermistor Type A 10kOhm Sensor Advanced Level 1 */ 01870 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMISTOR_B_10K_ADV_L1 0x00000091 /* Sensor_Type: Thermistor Type B 10kOhm Sensor Advanced Level 1 */ 01871 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMISTOR_1_ADV_L2 0x00000098 /* Sensor_Type: Thermistor Sensor 1 Advanced Level 2 */ 01872 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMISTOR_2_ADV_L2 0x00000099 /* Sensor_Type: Thermistor Sensor 2 Advanced Level 2 */ 01873 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMISTOR_3_ADV_L2 0x0000009A /* Sensor_Type: Thermistor Sensor 3 Advanced Level 2 */ 01874 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_THERMISTOR_4_ADV_L2 0x0000009B /* Sensor_Type: Thermistor Sensor 4 Advanced Level 2 */ 01875 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_4W_1_DEF_L2 0x000000A8 /* Sensor_Type: Bridge 4 Wire Sensor 1 Defined Level 2 */ 01876 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_4W_2_DEF_L2 0x000000A9 /* Sensor_Type: Bridge 4 Wire Sensor 2 Defined Level 2 */ 01877 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_4W_3_DEF_L2 0x000000AA /* Sensor_Type: Bridge 4 Wire Sensor 3 Defined Level 2 */ 01878 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_4W_4_DEF_L2 0x000000AB /* Sensor_Type: Bridge 4 Wire Sensor 4 Defined Level 2 */ 01879 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_4W_1_ADV_L2 0x000000B8 /* Sensor_Type: Bridge 4 Wire Sensor 1 Advanced Level 2 */ 01880 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_4W_2_ADV_L2 0x000000B9 /* Sensor_Type: Bridge 4 Wire Sensor 2 Advanced Level 2 */ 01881 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_4W_3_ADV_L2 0x000000BA /* Sensor_Type: Bridge 4 Wire Sensor 2 Advanced Level 2 */ 01882 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_4W_4_ADV_L2 0x000000BB /* Sensor_Type: Bridge 4 Wire Sensor 2 Advanced Level 2 */ 01883 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_6W_1_DEF_L2 0x000000C8 /* Sensor_Type: Bridge 6 Wire Sensor 1 Defined Level 2 */ 01884 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_6W_2_DEF_L2 0x000000C9 /* Sensor_Type: Bridge 6 Wire Sensor 2 Defined Level 2 */ 01885 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_6W_3_DEF_L2 0x000000CA /* Sensor_Type: Bridge 6 Wire Sensor 3 Defined Level 2 */ 01886 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_6W_4_DEF_L2 0x000000CB /* Sensor_Type: Bridge 6 Wire Sensor 4 Defined Level 2 */ 01887 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_6W_1_ADV_L2 0x000000D8 /* Sensor_Type: Bridge 6 Wire Sensor 1 Advanced Level 2 */ 01888 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_6W_2_ADV_L2 0x000000D9 /* Sensor_Type: Bridge 6 Wire Sensor 2 Advanced Level 2 */ 01889 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_6W_3_ADV_L2 0x000000DA /* Sensor_Type: Bridge 6 Wire Sensor 3 Advanced Level 2 */ 01890 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_BRIDGE_6W_4_ADV_L2 0x000000DB /* Sensor_Type: Bridge 6 Wire Sensor 4 Advanced Level 2 */ 01891 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_DIODE_2C_TYPEA_DEF_L1 0x000000E0 /* Sensor_Type: Diode 2 Current Type A Sensor Defined Level 1 */ 01892 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_DIODE_3C_TYPEA_DEF_L1 0x000000E1 /* Sensor_Type: Diode 3 Current Type A Sensor Defined Level 1 */ 01893 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_DIODE_2C_1_DEF_L2 0x000000E8 /* Sensor_Type: Diode 2 Current Sensor 1 Defined Level 2 */ 01894 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_DIODE_3C_1_DEF_L2 0x000000E9 /* Sensor_Type: Diode 3 Current Sensor 1 Defined Level 2 */ 01895 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_DIODE_2C_TYPEA_ADV_L1 0x000000F0 /* Sensor_Type: Diode 2 Current Type A Sensor Advanced Level 1 */ 01896 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_DIODE_3C_TYPEA_ADV_L1 0x000000F1 /* Sensor_Type: Diode 3 Current Type A Sensor Advanced Level 1 */ 01897 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_DIODE_2C_1_ADV_L2 0x000000F8 /* Sensor_Type: Diode 2 Current Sensor 1 Advanced Level 2 */ 01898 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_DIODE_3C_1_ADV_L2 0x000000F9 /* Sensor_Type: Diode 3 Current Sensor 1 Advanced Level 2 */ 01899 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_MICROPHONE_A_DEF_L1 0x00000100 /* Sensor_Type: Microphone With No External Amplifier Defined Level 1 */ 01900 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_MICROPHONE_B_DEF_L1 0x00000101 /* Sensor_Type: Microphone With External Amplifier Defined Level 1 */ 01901 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_MICROPHONE_1_DEF_L2 0x00000108 /* Sensor_Type: Microphone With No External Amplifier Defined Level 2 */ 01902 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_MICROPHONE_2_DEF_L2 0x00000109 /* Sensor_Type: Microphone With External Amplifier Defined Level 2 */ 01903 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_MICROPHONE_A_ADV_L1 0x00000110 /* Sensor_Type: Microphone With No External Amplifier Advanced Level 1 */ 01904 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_MICROPHONE_B_ADV_L1 0x00000111 /* Sensor_Type: Microphone With External Amplifier Advanced Level 1 */ 01905 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_MICROPHONE_1_ADV_L2 0x00000116 /* Sensor_Type: Microphone With No External Amplifier Advanced Level 2 */ 01906 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_MICROPHONE_2_ADV_L2 0x00000117 /* Sensor_Type: Microphone With External Amplifier Advanced Level 2 */ 01907 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_VOLTAGE 0x00000200 /* Sensor_Type: Voltage Input */ 01908 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_VOLTAGE_PRESSURE_A_DEF_L1 0x00000220 /* Sensor_Type: Voltage Output Pressure Sensor A Defined Level 1 */ 01909 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_VOLTAGE_PRESSURE_B_DEF_L1 0x00000221 /* Sensor_Type: Voltage Output Pressure Sensor B Defined Level 1 */ 01910 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_VOLTAGE_PRESSURE_1_DEF_L2 0x00000228 /* Sensor_Type: Voltage Output Pressure Sensor 1 Defined Level 2 */ 01911 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_VOLTAGE_PRESSURE_2_DEF_L2 0x00000229 /* Sensor_Type: Voltage Output Pressure Sensor 2 Defined Level 2 */ 01912 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_VOLTAGE_PRESSURE_A_ADV_L1 0x00000230 /* Sensor_Type: Voltage Output Pressure Sensor A Advanced Level 1 */ 01913 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_VOLTAGE_PRESSURE_B_ADV_L1 0x00000231 /* Sensor_Type: Voltage Output Pressure Sensor B Advanced Level 1 */ 01914 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_VOLTAGE_PRESSURE_1_ADV_L2 0x00000238 /* Sensor_Type: Voltage Output Pressure Sensor 1 Advanced Level 2 */ 01915 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_VOLTAGE_PRESSURE_2_ADV_L2 0x00000239 /* Sensor_Type: Voltage Output Pressure Sensor 2 Advanced Level 2 */ 01916 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_CURRENT 0x00000300 /* Sensor_Type: Current Input */ 01917 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_CURRENT_PRESSURE_A_DEF_L1 0x00000320 /* Sensor_Type: Current Output Pressure Sensor A Defined Level 1 */ 01918 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_CURRENT_PRESSURE_1_DEF_L2 0x00000328 /* Sensor_Type: Current Output Pressure Sensor 1 Defined Level 2 */ 01919 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_CURRENT_PRESSURE_2_DEF_L2 0x00000329 /* Sensor_Type: Current Output Pressure Sensor 2 Defined Level 2 */ 01920 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_CURRENT_PRESSURE_A_ADV_L1 0x00000330 /* Sensor_Type: Current Output Pressure Sensor A Advanced Level 1 */ 01921 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_CURRENT_PRESSURE_1_ADV_L2 0x00000338 /* Sensor_Type: Current Output Pressure Sensor 1 Advanced Level 2 */ 01922 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_CURRENT_PRESSURE_2_ADV_L2 0x00000339 /* Sensor_Type: Current Output Pressure Sensor 2 Advanced Level 2 */ 01923 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_PRESSURE_A_DEF_L1 0x00000800 /* Sensor_Type: I2C Pressure Sensor A Defined Level 1 */ 01924 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_PRESSURE_B_DEF_L1 0x00000801 /* Sensor_Type: I2C Pressure Sensor B Defined Level 1 */ 01925 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_PRESSURE_A_DEF_L2 0x00000808 /* Sensor_Type: I2C Pressure Sensor A Defined Level 2 */ 01926 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_PRESSURE_B_DEF_L2 0x00000809 /* Sensor_Type: I2C Pressure Sensor B Defined Level 2 */ 01927 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_PRESSURE_A_ADV_L1 0x00000810 /* Sensor_Type: I2C Pressure Sensor A Advanced Level 1 */ 01928 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_PRESSURE_B_ADV_L1 0x00000811 /* Sensor_Type: I2C Pressure Sensor B Advanced Level 1 */ 01929 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_PRESSURE_A_ADV_L2 0x00000818 /* Sensor_Type: I2C Pressure Sensor A Advanced Level 2 */ 01930 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_PRESSURE_B_ADV_L2 0x00000819 /* Sensor_Type: I2C Pressure Sensor B Advanced Level 2 */ 01931 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_HUMIDITY_A_DEF_L1 0x00000840 /* Sensor_Type: I2C Humidity Sensor A Defined Level 1 */ 01932 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_HUMIDITY_B_DEF_L1 0x00000841 /* Sensor_Type: I2C Humidity Sensor B Defined Level 1 */ 01933 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_HUMIDITY_A_DEF_L2 0x00000848 /* Sensor_Type: I2C Humidity Sensor A Defined Level 2 */ 01934 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_HUMIDITY_B_DEF_L2 0x00000849 /* Sensor_Type: I2C Humidity Sensor B Defined Level 2 */ 01935 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_HUMIDITY_A_ADV_L1 0x00000850 /* Sensor_Type: I2C Humidity Sensor A Advanced Level 1 */ 01936 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_HUMIDITY_B_ADV_L1 0x00000851 /* Sensor_Type: I2C Humidity Sensor B Advanced Level 1 */ 01937 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_HUMIDITY_A_ADV_L2 0x00000858 /* Sensor_Type: I2C Humidity Sensor A Advanced Level 2 */ 01938 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_HUMIDITY_B_ADV_L2 0x00000859 /* Sensor_Type: I2C Humidity Sensor B Advanced Level 2 */ 01939 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_AMBIENTLIGHT_A_DEF_L1 0x00000880 /* Sensor_Type: I2C Ambient Light Sensor A Defined Level 1 */ 01940 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_AMBIENTLIGHT_A_DEF_L2 0x00000888 /* Sensor_Type: I2C Ambient Light Sensor A Defined Level 2 */ 01941 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_AMBIENTLIGHT_A_ADV_L1 0x00000890 /* Sensor_Type: I2C Ambient Light Sensor A Advanced Level 1 */ 01942 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_I2C_AMBIENTLIGHT_A_ADV_L2 0x00000898 /* Sensor_Type: I2C Ambient Light Sensor A Advanced Level 2 */ 01943 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_PRESSURE_A_DEF_L1 0x00000C00 /* Sensor_Type: SPI Pressure Sensor A Defined Level 1 */ 01944 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_PRESSURE_A_DEF_L2 0x00000C08 /* Sensor_Type: SPI Pressure Sensor A Defined Level 2 */ 01945 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_PRESSURE_A_ADV_L1 0x00000C10 /* Sensor_Type: SPI Pressure Sensor A Advanced Level 1 */ 01946 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_PRESSURE_A_ADV_L2 0x00000C18 /* Sensor_Type: SPI Pressure Sensor A Advanced Level 2 */ 01947 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_HUMIDITY_A_DEF_L1 0x00000C40 /* Sensor_Type: SPI Humidity Sensor A Defined Level 1 */ 01948 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_HUMIDITY_B_DEF_L1 0x00000C41 /* Sensor_Type: SPI Humidity Sensor B Defined Level 1 */ 01949 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_HUMIDITY_A_DEF_L2 0x00000C48 /* Sensor_Type: SPI Humidity Sensor A Defined Level 2 */ 01950 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_HUMIDITY_B_DEF_L2 0x00000C49 /* Sensor_Type: SPI Humidity Sensor B Defined Level 2 */ 01951 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_HUMIDITY_A_ADV_L1 0x00000C50 /* Sensor_Type: SPI Humidity Sensor A Advanced Level 1 */ 01952 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_HUMIDITY_B_ADV_L1 0x00000C51 /* Sensor_Type: SPI Humidity Sensor B Advanced Level 1 */ 01953 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_HUMIDITY_A_ADV_L2 0x00000C58 /* Sensor_Type: SPI Humidity Sensor A Advanced Level 2 */ 01954 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_HUMIDITY_B_ADV_L2 0x00000C59 /* Sensor_Type: SPI Humidity Sensor B Advanced Level 2 */ 01955 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_ACCELEROMETER_A_DEF_L1 0x00000C80 /* Sensor_Type: SPI Accelerometer Sensor A 3-Axis Defined Level 1 */ 01956 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_ACCELEROMETER_B_DEF_L1 0x00000C81 /* Sensor_Type: SPI Accelerometer Sensor B 3-Axis Defined Level 1 */ 01957 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_ACCELEROMETER_A_DEF_L2 0x00000C88 /* Sensor_Type: SPI Accelerometer Sensor A 3-Axis Defined Level 2 */ 01958 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_ACCELEROMETER_B_DEF_L2 0x00000C89 /* Sensor_Type: SPI Accelerometer Sensor B 3-Axis Defined Level 2 */ 01959 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_ACCELEROMETER_A_ADV_L1 0x00000C90 /* Sensor_Type: SPI Accelerometer Sensor A 3-Axis Advanced Level 1 */ 01960 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_ACCELEROMETER_B_ADV_L1 0x00000C91 /* Sensor_Type: SPI Accelerometer Sensor B 3-Axis Advanced Level 1 */ 01961 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_ACCELEROMETER_A_ADV_L2 0x00000C98 /* Sensor_Type: SPI Accelerometer Sensor A 3-Axis Advanced Level 2 */ 01962 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_SPI_ACCELEROMETER_B_ADV_L2 0x00000C99 /* Sensor_Type: SPI Accelerometer Sensor B 3-Axis Advanced Level 2 */ 01963 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_UART_CO2_A_DEF_L1 0x00000E00 /* Sensor_Type: UART CO2 Sensor A Defined Level 1 */ 01964 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_UART_CO2_B_DEF_L1 0x00000E01 /* Sensor_Type: UART CO2 Sensor B Defined Level 1 */ 01965 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_UART_CO2_A_DEF_L2 0x00000E08 /* Sensor_Type: UART CO2 Sensor A Defined Level 2 */ 01966 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_UART_CO2_B_DEF_L2 0x00000E09 /* Sensor_Type: UART CO2 Sensor B Defined Level 2 */ 01967 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_UART_CO2_A_ADV_L1 0x00000E10 /* Sensor_Type: UART CO2 Sensor A Advanced Level 1 */ 01968 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_UART_CO2_B_ADV_L1 0x00000E11 /* Sensor_Type: UART CO2 Sensor B Advanced Level 1 */ 01969 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_UART_CO2_A_ADV_L2 0x00000E18 /* Sensor_Type: UART CO2 Sensor A Advanced Level 2 */ 01970 #define ENUM_ADISENSE_CORE_SENSOR_TYPE_SENSOR_UART_CO2_B_ADV_L2 0x00000E19 /* Sensor_Type: UART CO2 Sensor B Advanced Level 2 */ 01971 01972 /* ------------------------------------------------------------------------------------------------------------------------- 01973 ADISENSE_CORE_SENSOR_DETAILS[n] Pos/Masks Description 01974 ------------------------------------------------------------------------------------------------------------------------- */ 01975 #define BITP_ADISENSE_CORE_SENSOR_DETAILS_COMPENSATION_DISABLE 31 /* Indicates Compensation Data Should Not Be Used */ 01976 #define BITP_ADISENSE_CORE_SENSOR_DETAILS_AVERAGING 28 /* Number of ADC Results to Average */ 01977 #define BITP_ADISENSE_CORE_SENSOR_DETAILS_PGA_GAIN 24 /* PGA Gain */ 01978 #define BITP_ADISENSE_CORE_SENSOR_DETAILS_REFERENCE_SELECT 20 /* Reference Selection */ 01979 #define BITP_ADISENSE_CORE_SENSOR_DETAILS_VBIAS 19 /* Controls ADC Vbias Output */ 01980 #define BITP_ADISENSE_CORE_SENSOR_DETAILS_REFERENCE_BUFFER_DISABLE 18 /* Enable or Disable ADC Reference Buffer */ 01981 #define BITP_ADISENSE_CORE_SENSOR_DETAILS_DO_NOT_PUBLISH 17 /* Do Not Publish Channel Result */ 01982 #define BITP_ADISENSE_CORE_SENSOR_DETAILS_UNITY_LUT_SELECT 16 /* Selects Unity Transfer Function Instead of Sensor Default */ 01983 #define BITP_ADISENSE_CORE_SENSOR_DETAILS_COMPENSATION_CHANNEL 4 /* Indicates Which Channel is Used to Compensate Sensor Result */ 01984 #define BITP_ADISENSE_CORE_SENSOR_DETAILS_MEASUREMENT_UNITS 0 /* Units of Sensor Measurement */ 01985 #define BITM_ADISENSE_CORE_SENSOR_DETAILS_COMPENSATION_DISABLE 0x80000000 /* Indicates Compensation Data Should Not Be Used */ 01986 #define BITM_ADISENSE_CORE_SENSOR_DETAILS_AVERAGING 0x70000000 /* Number of ADC Results to Average */ 01987 #define BITM_ADISENSE_CORE_SENSOR_DETAILS_PGA_GAIN 0x07000000 /* PGA Gain */ 01988 #define BITM_ADISENSE_CORE_SENSOR_DETAILS_REFERENCE_SELECT 0x00F00000 /* Reference Selection */ 01989 #define BITM_ADISENSE_CORE_SENSOR_DETAILS_VBIAS 0x00080000 /* Controls ADC Vbias Output */ 01990 #define BITM_ADISENSE_CORE_SENSOR_DETAILS_REFERENCE_BUFFER_DISABLE 0x00040000 /* Enable or Disable ADC Reference Buffer */ 01991 #define BITM_ADISENSE_CORE_SENSOR_DETAILS_DO_NOT_PUBLISH 0x00020000 /* Do Not Publish Channel Result */ 01992 #define BITM_ADISENSE_CORE_SENSOR_DETAILS_UNITY_LUT_SELECT 0x00010000 /* Selects Unity Transfer Function Instead of Sensor Default */ 01993 #define BITM_ADISENSE_CORE_SENSOR_DETAILS_COMPENSATION_CHANNEL 0x000000F0 /* Indicates Which Channel is Used to Compensate Sensor Result */ 01994 #define BITM_ADISENSE_CORE_SENSOR_DETAILS_MEASUREMENT_UNITS 0x0000000F /* Units of Sensor Measurement */ 01995 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_PGA_GAIN_1 0x00000000 /* PGA_Gain: Gain of 1 */ 01996 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_PGA_GAIN_2 0x01000000 /* PGA_Gain: Gain of 2 */ 01997 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_PGA_GAIN_4 0x02000000 /* PGA_Gain: Gain of 4 */ 01998 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_PGA_GAIN_8 0x03000000 /* PGA_Gain: Gain of 8 */ 01999 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_PGA_GAIN_16 0x04000000 /* PGA_Gain: Gain of 16 */ 02000 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_PGA_GAIN_32 0x05000000 /* PGA_Gain: Gain of 32 */ 02001 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_PGA_GAIN_64 0x06000000 /* PGA_Gain: Gain of 64 */ 02002 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_PGA_GAIN_128 0x07000000 /* PGA_Gain: Gain of 128 */ 02003 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_REF_INT 0x00000000 /* Reference_Select: Internal Reference */ 02004 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_REF_AVDD 0x00100000 /* Reference_Select: AVDD */ 02005 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_REF_VEXT1 0x00200000 /* Reference_Select: External Voltage on Refin1 */ 02006 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_REF_VEXT2 0x00300000 /* Reference_Select: External Voltage on Refin2 */ 02007 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_REF_RINT1 0x00400000 /* Reference_Select: Internal Resistor1 */ 02008 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_REF_RINT2 0x00500000 /* Reference_Select: Internal Resistor2 */ 02009 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_REF_REXT1 0x00600000 /* Reference_Select: External Resistor on Refin1 */ 02010 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_REF_REXT2 0x00700000 /* Reference_Select: External Resistor on Refin2 */ 02011 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_REF_EXC 0x00800000 /* Reference_Select: Bridge Excitation Voltage */ 02012 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_UNITS_UNSPECIFIED 0x00000000 /* Measurement_Units: Not Specified */ 02013 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_UNITS_RESERVED 0x00000001 /* Measurement_Units: Reserved */ 02014 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_UNITS_DEGC 0x00000002 /* Measurement_Units: Degrees C */ 02015 #define ENUM_ADISENSE_CORE_SENSOR_DETAILS_UNITS_DEGF 0x00000003 /* Measurement_Units: Degrees F */ 02016 02017 /* ------------------------------------------------------------------------------------------------------------------------- 02018 ADISENSE_CORE_CHANNEL_EXCITATION[n] Pos/Masks Description 02019 ------------------------------------------------------------------------------------------------------------------------- */ 02020 #define BITP_ADISENSE_CORE_CHANNEL_EXCITATION_IOUT_DONT_SWAP_3WIRE 7 /* Indicates 3-Wire Excitation Currents Should Not Be Swapped */ 02021 #define BITP_ADISENSE_CORE_CHANNEL_EXCITATION_IOUT_DIODE_RATIO 5 /* Modify Current Ratios Used for Diode Sensor */ 02022 #define BITP_ADISENSE_CORE_CHANNEL_EXCITATION_IOUT_EXCITATION_CURRENT 0 /* Current Source Value */ 02023 #define BITM_ADISENSE_CORE_CHANNEL_EXCITATION_IOUT_DONT_SWAP_3WIRE 0x00000080 /* Indicates 3-Wire Excitation Currents Should Not Be Swapped */ 02024 #define BITM_ADISENSE_CORE_CHANNEL_EXCITATION_IOUT_DIODE_RATIO 0x00000020 /* Modify Current Ratios Used for Diode Sensor */ 02025 #define BITM_ADISENSE_CORE_CHANNEL_EXCITATION_IOUT_EXCITATION_CURRENT 0x00000007 /* Current Source Value */ 02026 #define ENUM_ADISENSE_CORE_CHANNEL_EXCITATION_IOUT_DIODE_DEFAULT 0x00000000 /* IOUT_Diode_Ratio: Default Excitation Current Ratios */ 02027 #define ENUM_ADISENSE_CORE_CHANNEL_EXCITATION_IOUT_DIODE_MAX 0x00000020 /* IOUT_Diode_Ratio: Higher Excitation Current Ratios */ 02028 #define ENUM_ADISENSE_CORE_CHANNEL_EXCITATION_IEXC_OFF 0x00000000 /* IOUT_Excitation_Current: Disabled */ 02029 #define ENUM_ADISENSE_CORE_CHANNEL_EXCITATION_IEXC_50UA 0x00000001 /* IOUT_Excitation_Current: 50 \mu;A */ 02030 #define ENUM_ADISENSE_CORE_CHANNEL_EXCITATION_IEXC_100UA 0x00000002 /* IOUT_Excitation_Current: 100 \mu;A */ 02031 #define ENUM_ADISENSE_CORE_CHANNEL_EXCITATION_IEXC_250UA 0x00000003 /* IOUT_Excitation_Current: 250 \mu;A */ 02032 #define ENUM_ADISENSE_CORE_CHANNEL_EXCITATION_IEXC_500UA 0x00000004 /* IOUT_Excitation_Current: 500 \mu;A */ 02033 #define ENUM_ADISENSE_CORE_CHANNEL_EXCITATION_IEXC_750UA 0x00000005 /* IOUT_Excitation_Current: 750 \mu;A */ 02034 #define ENUM_ADISENSE_CORE_CHANNEL_EXCITATION_IEXC_1000UA 0x00000006 /* IOUT_Excitation_Current: 1000 \mu;A */ 02035 02036 /* ------------------------------------------------------------------------------------------------------------------------- 02037 ADISENSE_CORE_SETTLING_TIME[n] Pos/Masks Description 02038 ------------------------------------------------------------------------------------------------------------------------- */ 02039 #define BITP_ADISENSE_CORE_SETTLING_TIME_SETTLING_TIME_UNITS 14 /* Units for Settling Time */ 02040 #define BITP_ADISENSE_CORE_SETTLING_TIME_SETTLING_TIME 0 /* Settling Time to Allow When Switching to Channel */ 02041 #define BITM_ADISENSE_CORE_SETTLING_TIME_SETTLING_TIME_UNITS 0x0000C000 /* Units for Settling Time */ 02042 #define BITM_ADISENSE_CORE_SETTLING_TIME_SETTLING_TIME 0x00003FFF /* Settling Time to Allow When Switching to Channel */ 02043 #define ENUM_ADISENSE_CORE_SETTLING_TIME_MICROSECONDS 0x00000000 /* Settling_Time_Units: Micro-Seconds */ 02044 #define ENUM_ADISENSE_CORE_SETTLING_TIME_MILLISECONDS 0x00004000 /* Settling_Time_Units: Milli-Seconds */ 02045 #define ENUM_ADISENSE_CORE_SETTLING_TIME_SECONDS 0x00008000 /* Settling_Time_Units: Seconds */ 02046 02047 /* ------------------------------------------------------------------------------------------------------------------------- 02048 ADISENSE_CORE_FILTER_SELECT[n] Pos/Masks Description 02049 ------------------------------------------------------------------------------------------------------------------------- */ 02050 #define BITP_ADISENSE_CORE_FILTER_SELECT_ADC_FILTER_TYPE 11 /* ADC Digital Filter Type */ 02051 #define BITP_ADISENSE_CORE_FILTER_SELECT_ADC_FS 0 /* ADC Digital Filter Select */ 02052 #define BITM_ADISENSE_CORE_FILTER_SELECT_ADC_FILTER_TYPE 0x0000F800 /* ADC Digital Filter Type */ 02053 #define BITM_ADISENSE_CORE_FILTER_SELECT_ADC_FS 0x000007FF /* ADC Digital Filter Select */ 02054 #define ENUM_ADISENSE_CORE_FILTER_SELECT_FILTER_FIR_25SPS 0x00000000 /* ADC_Filter_Type: FIR Filter 25 SPS */ 02055 #define ENUM_ADISENSE_CORE_FILTER_SELECT_FILTER_FIR_20SPS 0x00000800 /* ADC_Filter_Type: FIR Filter 20 SPS */ 02056 #define ENUM_ADISENSE_CORE_FILTER_SELECT_FILTER_SINC4 0x00001000 /* ADC_Filter_Type: Sinc4 Filter */ 02057 #define ENUM_ADISENSE_CORE_FILTER_SELECT_FILTER_TBD 0x00001800 /* ADC_Filter_Type: TBD Filter */ 02058 02059 /* ------------------------------------------------------------------------------------------------------------------------- 02060 ADISENSE_CORE_HIGH_THRESHOLD_LIMIT[n] Pos/Masks Description 02061 ------------------------------------------------------------------------------------------------------------------------- */ 02062 #define BITP_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT_HIGH_THRESHOLD 0 /* Upper Limit for Sensor Alert Comparison */ 02063 #define BITM_ADISENSE_CORE_HIGH_THRESHOLD_LIMIT_HIGH_THRESHOLD 0xFFFFFFFF /* Upper Limit for Sensor Alert Comparison */ 02064 02065 /* ------------------------------------------------------------------------------------------------------------------------- 02066 ADISENSE_CORE_LOW_THRESHOLD_LIMIT[n] Pos/Masks Description 02067 ------------------------------------------------------------------------------------------------------------------------- */ 02068 #define BITP_ADISENSE_CORE_LOW_THRESHOLD_LIMIT_LOW_THRESHOLD 0 /* Lower Limit for Sensor Alert Comparison */ 02069 #define BITM_ADISENSE_CORE_LOW_THRESHOLD_LIMIT_LOW_THRESHOLD 0xFFFFFFFF /* Lower Limit for Sensor Alert Comparison */ 02070 02071 /* ------------------------------------------------------------------------------------------------------------------------- 02072 ADISENSE_CORE_SENSOR_OFFSET[n] Pos/Masks Description 02073 ------------------------------------------------------------------------------------------------------------------------- */ 02074 #define BITP_ADISENSE_CORE_SENSOR_OFFSET_SENSOR_OFFSET 0 /* Sensor Offset Adjustment */ 02075 #define BITM_ADISENSE_CORE_SENSOR_OFFSET_SENSOR_OFFSET 0xFFFFFFFF /* Sensor Offset Adjustment */ 02076 02077 /* ------------------------------------------------------------------------------------------------------------------------- 02078 ADISENSE_CORE_SENSOR_GAIN[n] Pos/Masks Description 02079 ------------------------------------------------------------------------------------------------------------------------- */ 02080 #define BITP_ADISENSE_CORE_SENSOR_GAIN_SENSOR_GAIN 0 /* Sensor Gain Adjustment */ 02081 #define BITM_ADISENSE_CORE_SENSOR_GAIN_SENSOR_GAIN 0xFFFFFFFF /* Sensor Gain Adjustment */ 02082 02083 /* ------------------------------------------------------------------------------------------------------------------------- 02084 ADISENSE_CORE_ALERT_CODE_CH[n] Pos/Masks Description 02085 ------------------------------------------------------------------------------------------------------------------------- */ 02086 #define BITP_ADISENSE_CORE_ALERT_CODE_CH_ALERT_CODE_CH 0 /* Per-Channel Code Indicating Type of Alert */ 02087 #define BITM_ADISENSE_CORE_ALERT_CODE_CH_ALERT_CODE_CH 0x0000FFFF /* Per-Channel Code Indicating Type of Alert */ 02088 02089 /* ------------------------------------------------------------------------------------------------------------------------- 02090 ADISENSE_CORE_CHANNEL_SKIP[n] Pos/Masks Description 02091 ------------------------------------------------------------------------------------------------------------------------- */ 02092 #define BITP_ADISENSE_CORE_CHANNEL_SKIP_CHANNEL_SKIP 0 /* Indicates If Channel Will Skip Some Measurement Cycles */ 02093 #define BITM_ADISENSE_CORE_CHANNEL_SKIP_CHANNEL_SKIP 0x000000FF /* Indicates If Channel Will Skip Some Measurement Cycles */ 02094 02095 /* ------------------------------------------------------------------------------------------------------------------------- 02096 ADISENSE_CORE_SENSOR_PARAMETER[n] Pos/Masks Description 02097 ------------------------------------------------------------------------------------------------------------------------- */ 02098 #define BITP_ADISENSE_CORE_SENSOR_PARAMETER_SENSOR_PARAMETER 0 /* Sensor Parameter Adjustment */ 02099 #define BITM_ADISENSE_CORE_SENSOR_PARAMETER_SENSOR_PARAMETER 0xFFFFFFFF /* Sensor Parameter Adjustment */ 02100 02101 /* ------------------------------------------------------------------------------------------------------------------------- 02102 ADISENSE_CORE_CALIBRATION_PARAMETER[n] Pos/Masks Description 02103 ------------------------------------------------------------------------------------------------------------------------- */ 02104 #define BITP_ADISENSE_CORE_CALIBRATION_PARAMETER_CALIBRATION_PARAMETER_ENABLE 24 /* Enables Use of Calibration_Parameter */ 02105 #define BITP_ADISENSE_CORE_CALIBRATION_PARAMETER_CALIBRATION_PARAMETER 0 /* Calibration Parameter Value */ 02106 #define BITM_ADISENSE_CORE_CALIBRATION_PARAMETER_CALIBRATION_PARAMETER_ENABLE 0x01000000 /* Enables Use of Calibration_Parameter */ 02107 #define BITM_ADISENSE_CORE_CALIBRATION_PARAMETER_CALIBRATION_PARAMETER 0x00FFFFFF /* Calibration Parameter Value */ 02108 02109 /* ------------------------------------------------------------------------------------------------------------------------- 02110 ADISENSE_CORE_DIGITAL_SENSOR_CONFIG[n] Pos/Masks Description 02111 ------------------------------------------------------------------------------------------------------------------------- */ 02112 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_DIGITAL_SENSOR_DATA_BITS 11 /* Number of Relevant Data Bits */ 02113 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_DIGITAL_SENSOR_READ_BYTES 8 /* Number of Bytes to Read from the Sensor */ 02114 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_DIGITAL_SENSOR_BIT_OFFSET 4 /* Data Bit Offset, Relative to Alignment */ 02115 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_DIGITAL_SENSOR_LEFT_ALIGNED 3 /* Data Alignment Within the Data Frame */ 02116 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_DIGITAL_SENSOR_LITTLE_ENDIAN 2 /* Data Endianness of Sensor Result */ 02117 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_DIGITAL_SENSOR_CODING 0 /* Data Encoding of Sensor Result */ 02118 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_DIGITAL_SENSOR_DATA_BITS 0x0000F800 /* Number of Relevant Data Bits */ 02119 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_DIGITAL_SENSOR_READ_BYTES 0x00000700 /* Number of Bytes to Read from the Sensor */ 02120 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_DIGITAL_SENSOR_BIT_OFFSET 0x000000F0 /* Data Bit Offset, Relative to Alignment */ 02121 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_DIGITAL_SENSOR_LEFT_ALIGNED 0x00000008 /* Data Alignment Within the Data Frame */ 02122 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_DIGITAL_SENSOR_LITTLE_ENDIAN 0x00000004 /* Data Endianness of Sensor Result */ 02123 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_DIGITAL_SENSOR_CODING 0x00000003 /* Data Encoding of Sensor Result */ 02124 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_CODING_NONE 0x00000000 /* Digital_Sensor_Coding: None/Invalid */ 02125 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_CODING_UNIPOLAR 0x00000001 /* Digital_Sensor_Coding: Unipolar */ 02126 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_CODING_TWOS_COMPL 0x00000002 /* Digital_Sensor_Coding: Twos Complement */ 02127 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_CONFIG_CODING_OFFSET_BINARY 0x00000003 /* Digital_Sensor_Coding: Offset Binary */ 02128 02129 /* ------------------------------------------------------------------------------------------------------------------------- 02130 ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS[n] Pos/Masks Description 02131 ------------------------------------------------------------------------------------------------------------------------- */ 02132 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS_DIGITAL_SENSOR_ADDRESS 0 /* I2C Address or Write Address Command for SPI Sensor */ 02133 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_ADDRESS_DIGITAL_SENSOR_ADDRESS 0x000000FF /* I2C Address or Write Address Command for SPI Sensor */ 02134 02135 /* ------------------------------------------------------------------------------------------------------------------------- 02136 ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS[n] Pos/Masks Description 02137 ------------------------------------------------------------------------------------------------------------------------- */ 02138 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS_DIGITAL_SENSOR_NUM_READ_CMDS 4 /* Number of Read Commands for Digital Sensor */ 02139 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS_DIGITAL_SENSOR_NUM_CFG_CMDS 0 /* Number of Configuration Commands for Digital Sensor */ 02140 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS_DIGITAL_SENSOR_NUM_READ_CMDS 0x00000070 /* Number of Read Commands for Digital Sensor */ 02141 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_NUM_CMDS_DIGITAL_SENSOR_NUM_CFG_CMDS 0x00000007 /* Number of Configuration Commands for Digital Sensor */ 02142 02143 /* ------------------------------------------------------------------------------------------------------------------------- 02144 ADISENSE_CORE_DIGITAL_SENSOR_COMMS[n] Pos/Masks Description 02145 ------------------------------------------------------------------------------------------------------------------------- */ 02146 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_UART_MODE 12 /* Configuration for Sensor UART Protocol */ 02147 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_MODE 10 /* Configuration for Sensor SPI Protocol */ 02148 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_UART_BAUD 7 /* Controls Baud Rate for UART Sensors */ 02149 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_I2C_CLOCK 5 /* Controls SCLK Frequency for I2C Sensors */ 02150 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_CLOCK 1 /* Controls Clock Frequency for SPI Sensors */ 02151 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_DIGITAL_SENSOR_COMMS_EN 0 /* Enable Digital Sensor Comms Register Parameters */ 02152 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_UART_MODE 0x0000F000 /* Configuration for Sensor UART Protocol */ 02153 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_MODE 0x00000C00 /* Configuration for Sensor SPI Protocol */ 02154 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_UART_BAUD 0x00000380 /* Controls Baud Rate for UART Sensors */ 02155 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_I2C_CLOCK 0x00000060 /* Controls SCLK Frequency for I2C Sensors */ 02156 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_CLOCK 0x0000001E /* Controls Clock Frequency for SPI Sensors */ 02157 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_DIGITAL_SENSOR_COMMS_EN 0x00000001 /* Enable Digital Sensor Comms Register Parameters */ 02158 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_LINECONTROL_8N1 0x00000000 /* Uart_Mode: 8 Data Bits No Parity 1 Stop Bit */ 02159 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_LINECONTROL_8N2 0x00001000 /* Uart_Mode: 8 Data Bits No Parity 2 Stop Bits */ 02160 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_LINECONTROL_8N3 0x00002000 /* Uart_Mode: 8 Data Bits No Parity 3 Stop Bits */ 02161 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_LINECONTROL_8E1 0x00004000 /* Uart_Mode: 8 Data Bits Even Parity 1 Stop Bit */ 02162 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_LINECONTROL_8E2 0x00005000 /* Uart_Mode: 8 Data Bits Even Parity 2 Stop Bits */ 02163 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_LINECONTROL_8E3 0x00006000 /* Uart_Mode: 8 Data Bits Even Parity 3 Stop Bits */ 02164 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_LINECONTROL_8O1 0x00008000 /* Uart_Mode: 8 Data Bits Odd Parity 1 Stop Bit */ 02165 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_LINECONTROL_8O2 0x00009000 /* Uart_Mode: 8 Data Bits Odd Parity 2 Stop Bits */ 02166 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_LINECONTROL_8O3 0x0000A000 /* Uart_Mode: 8 Data Bits Odd Parity 3 Stop Bits */ 02167 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_MODE_0 0x00000000 /* SPI_Mode: Clock Polarity = 0 Clock Phase = 0 */ 02168 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_MODE_1 0x00000400 /* SPI_Mode: Clock Polarity = 0 Clock Phase = 1 */ 02169 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_MODE_2 0x00000800 /* SPI_Mode: Clock Polarity = 1 Clock Phase = 0 */ 02170 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_MODE_3 0x00000C00 /* SPI_Mode: Clock Polarity = 1 Clock Phase = 1 */ 02171 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_UART_115200 0x00000000 /* Uart_Baud: 115200 bps */ 02172 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_UART_57600 0x00000080 /* Uart_Baud: 57600 bps */ 02173 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_UART_38400 0x00000100 /* Uart_Baud: 38400 bps */ 02174 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_UART_19200 0x00000180 /* Uart_Baud: 19200 bps */ 02175 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_UART_9600 0x00000200 /* Uart_Baud: 9600 bps */ 02176 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_UART_4800 0x00000280 /* Uart_Baud: 4800 bps */ 02177 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_UART_2400 0x00000300 /* Uart_Baud: 2400 bps */ 02178 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_UART_1200 0x00000380 /* Uart_Baud: 1200 bps */ 02179 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_I2C_100K 0x00000000 /* I2C_Clock: 100kHz SCL */ 02180 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_I2C_400K 0x00000020 /* I2C_Clock: 400kHz SCL */ 02181 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_I2C_RESERVED1 0x00000040 /* I2C_Clock: Reserved */ 02182 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_I2C_RESERVED2 0x00000060 /* I2C_Clock: Reserved */ 02183 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_13MHZ 0x00000000 /* SPI_Clock: 13 MHz */ 02184 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_6_5MHZ 0x00000002 /* SPI_Clock: 6.5 MHz */ 02185 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_3_25MHZ 0x00000004 /* SPI_Clock: 3.25 MHz */ 02186 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_1_625MHZ 0x00000006 /* SPI_Clock: 1.625 MHz */ 02187 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_812KHZ 0x00000008 /* SPI_Clock: 812.5kHz */ 02188 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_406KHZ 0x0000000A /* SPI_Clock: 406.2kHz */ 02189 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_203KHZ 0x0000000C /* SPI_Clock: 203.1kHz */ 02190 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_101KHZ 0x0000000E /* SPI_Clock: 101.5kHz */ 02191 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_50KHZ 0x00000010 /* SPI_Clock: 50.8kHz */ 02192 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_25KHZ 0x00000012 /* SPI_Clock: 25.4kHz */ 02193 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_12KHZ 0x00000014 /* SPI_Clock: 12.7kHz */ 02194 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_6KHZ 0x00000016 /* SPI_Clock: 6.3kHz */ 02195 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_3KHZ 0x00000018 /* SPI_Clock: 3.2kHz */ 02196 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_1_5KHZ 0x0000001A /* SPI_Clock: 1.58kHz */ 02197 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_793HZ 0x0000001C /* SPI_Clock: 793Hz */ 02198 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_SPI_396HZ 0x0000001E /* SPI_Clock: 396Hz */ 02199 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_DIGITAL_COMMS_DEFAULT 0x00000000 /* Digital_Sensor_Comms_En: Default Parameters Used for Digital Sensor Communications */ 02200 #define ENUM_ADISENSE_CORE_DIGITAL_SENSOR_COMMS_DIGITAL_COMMS_USER 0x00000001 /* Digital_Sensor_Comms_En: User Supplied Parameters Used for Digital Sensor Communications */ 02201 02202 /* ------------------------------------------------------------------------------------------------------------------------- 02203 ADISENSE_CORE_DIGITAL_SENSOR_COMMAND1[n] Pos/Masks Description 02204 ------------------------------------------------------------------------------------------------------------------------- */ 02205 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND1_DIGITAL_SENSOR_COMMAND1 0 /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02206 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND1_DIGITAL_SENSOR_COMMAND1 0x000000FF /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02207 02208 /* ------------------------------------------------------------------------------------------------------------------------- 02209 ADISENSE_CORE_DIGITAL_SENSOR_COMMAND2[n] Pos/Masks Description 02210 ------------------------------------------------------------------------------------------------------------------------- */ 02211 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND2_DIGITAL_SENSOR_COMMAND2 0 /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02212 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND2_DIGITAL_SENSOR_COMMAND2 0x000000FF /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02213 02214 /* ------------------------------------------------------------------------------------------------------------------------- 02215 ADISENSE_CORE_DIGITAL_SENSOR_COMMAND3[n] Pos/Masks Description 02216 ------------------------------------------------------------------------------------------------------------------------- */ 02217 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND3_DIGITAL_SENSOR_COMMAND3 0 /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02218 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND3_DIGITAL_SENSOR_COMMAND3 0x000000FF /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02219 02220 /* ------------------------------------------------------------------------------------------------------------------------- 02221 ADISENSE_CORE_DIGITAL_SENSOR_COMMAND4[n] Pos/Masks Description 02222 ------------------------------------------------------------------------------------------------------------------------- */ 02223 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND4_DIGITAL_SENSOR_COMMAND4 0 /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02224 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND4_DIGITAL_SENSOR_COMMAND4 0x000000FF /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02225 02226 /* ------------------------------------------------------------------------------------------------------------------------- 02227 ADISENSE_CORE_DIGITAL_SENSOR_COMMAND5[n] Pos/Masks Description 02228 ------------------------------------------------------------------------------------------------------------------------- */ 02229 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND5_DIGITAL_SENSOR_COMMAND5 0 /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02230 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND5_DIGITAL_SENSOR_COMMAND5 0x000000FF /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02231 02232 /* ------------------------------------------------------------------------------------------------------------------------- 02233 ADISENSE_CORE_DIGITAL_SENSOR_COMMAND6[n] Pos/Masks Description 02234 ------------------------------------------------------------------------------------------------------------------------- */ 02235 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND6_DIGITAL_SENSOR_COMMAND6 0 /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02236 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND6_DIGITAL_SENSOR_COMMAND6 0x000000FF /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02237 02238 /* ------------------------------------------------------------------------------------------------------------------------- 02239 ADISENSE_CORE_DIGITAL_SENSOR_COMMAND7[n] Pos/Masks Description 02240 ------------------------------------------------------------------------------------------------------------------------- */ 02241 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND7_DIGITAL_SENSOR_COMMAND7 0 /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02242 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_COMMAND7_DIGITAL_SENSOR_COMMAND7 0x000000FF /* Configuration Command to Send to Digital I2C/SPI Sensor */ 02243 02244 /* ------------------------------------------------------------------------------------------------------------------------- 02245 ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD1[n] Pos/Masks Description 02246 ------------------------------------------------------------------------------------------------------------------------- */ 02247 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD1_DIGITAL_SENSOR_READ_CMD1 0 /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02248 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD1_DIGITAL_SENSOR_READ_CMD1 0x000000FF /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02249 02250 /* ------------------------------------------------------------------------------------------------------------------------- 02251 ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD2[n] Pos/Masks Description 02252 ------------------------------------------------------------------------------------------------------------------------- */ 02253 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD2_DIGITAL_SENSOR_READ_CMD2 0 /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02254 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD2_DIGITAL_SENSOR_READ_CMD2 0x000000FF /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02255 02256 /* ------------------------------------------------------------------------------------------------------------------------- 02257 ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD3[n] Pos/Masks Description 02258 ------------------------------------------------------------------------------------------------------------------------- */ 02259 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD3_DIGITAL_SENSOR_READ_CMD3 0 /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02260 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD3_DIGITAL_SENSOR_READ_CMD3 0x000000FF /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02261 02262 /* ------------------------------------------------------------------------------------------------------------------------- 02263 ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD4[n] Pos/Masks Description 02264 ------------------------------------------------------------------------------------------------------------------------- */ 02265 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD4_DIGITAL_SENSOR_READ_CMD4 0 /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02266 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD4_DIGITAL_SENSOR_READ_CMD4 0x000000FF /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02267 02268 /* ------------------------------------------------------------------------------------------------------------------------- 02269 ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD5[n] Pos/Masks Description 02270 ------------------------------------------------------------------------------------------------------------------------- */ 02271 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD5_DIGITAL_SENSOR_READ_CMD5 0 /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02272 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD5_DIGITAL_SENSOR_READ_CMD5 0x000000FF /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02273 02274 /* ------------------------------------------------------------------------------------------------------------------------- 02275 ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD6[n] Pos/Masks Description 02276 ------------------------------------------------------------------------------------------------------------------------- */ 02277 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD6_DIGITAL_SENSOR_READ_CMD6 0 /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02278 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD6_DIGITAL_SENSOR_READ_CMD6 0x000000FF /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02279 02280 /* ------------------------------------------------------------------------------------------------------------------------- 02281 ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD7[n] Pos/Masks Description 02282 ------------------------------------------------------------------------------------------------------------------------- */ 02283 #define BITP_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD7_DIGITAL_SENSOR_READ_CMD7 0 /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02284 #define BITM_ADISENSE_CORE_DIGITAL_SENSOR_READ_CMD7_DIGITAL_SENSOR_READ_CMD7 0x000000FF /* Per Conversion Command to Send to Digital I2C/SPI Sensor */ 02285 02286 02287 #endif /* end ifndef _DEF_ADISENSE1000_REGISTERS_H */
Generated on Wed Jul 13 2022 13:02:04 by
1.7.2