Umar Naeem / mbed-dev

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of mbed-dev by Umar Naeem

targets/cmsis/TARGET_STM/TARGET_STM32F1/TARGET_NUCLEO_F103RB/stm32f103xb.h@124:6a4a5b7d7324, 2016-05-09 (annotated)

Committer:
mbed_official
Date:
Mon May 09 18:30:12 2016 +0100
Revision:
124:6a4a5b7d7324
Parent:
0:9b334a45a8ff
Child:
144:ef7eb2e8f9f7
Synchronized with git revision ad75bdcde34d7da9d54b7669010c7fb968a99c7c



Full URL: https://github.com/mbedmicro/mbed/commit/ad75bdcde34d7da9d54b7669010c7fb968a99c7c/



[STMF1] Stm32f1_hal_cube update

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 0:9b334a45a8ff 1 /**
bogdanm 0:9b334a45a8ff 2 ******************************************************************************
bogdanm 0:9b334a45a8ff 3 * @file stm32f103xb.h
bogdanm 0:9b334a45a8ff 4 * @author MCD Application Team
mbed_official 124:6a4a5b7d7324 5 * @version V4.1.0
mbed_official 124:6a4a5b7d7324 6 * @date 29-April-2016
bogdanm 0:9b334a45a8ff 7 * @brief CMSIS Cortex-M3 Device Peripheral Access Layer Header File.
bogdanm 0:9b334a45a8ff 8 * This file contains all the peripheral register's definitions, bits
bogdanm 0:9b334a45a8ff 9 * definitions and memory mapping for STM32F1xx devices.
bogdanm 0:9b334a45a8ff 10 *
bogdanm 0:9b334a45a8ff 11 * This file contains:
bogdanm 0:9b334a45a8ff 12 * - Data structures and the address mapping for all peripherals
bogdanm 0:9b334a45a8ff 13 * - Peripheral's registers declarations and bits definition
bogdanm 0:9b334a45a8ff 14 * - Macros to access peripheral’s registers hardware
bogdanm 0:9b334a45a8ff 15 *
bogdanm 0:9b334a45a8ff 16 ******************************************************************************
bogdanm 0:9b334a45a8ff 17 * @attention
bogdanm 0:9b334a45a8ff 18 *
mbed_official 124:6a4a5b7d7324 19 * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
bogdanm 0:9b334a45a8ff 20 *
bogdanm 0:9b334a45a8ff 21 * Redistribution and use in source and binary forms, with or without modification,
bogdanm 0:9b334a45a8ff 22 * are permitted provided that the following conditions are met:
bogdanm 0:9b334a45a8ff 23 * 1. Redistributions of source code must retain the above copyright notice,
bogdanm 0:9b334a45a8ff 24 * this list of conditions and the following disclaimer.
bogdanm 0:9b334a45a8ff 25 * 2. Redistributions in binary form must reproduce the above copyright notice,
bogdanm 0:9b334a45a8ff 26 * this list of conditions and the following disclaimer in the documentation
bogdanm 0:9b334a45a8ff 27 * and/or other materials provided with the distribution.
bogdanm 0:9b334a45a8ff 28 * 3. Neither the name of STMicroelectronics nor the names of its contributors
bogdanm 0:9b334a45a8ff 29 * may be used to endorse or promote products derived from this software
bogdanm 0:9b334a45a8ff 30 * without specific prior written permission.
bogdanm 0:9b334a45a8ff 31 *
bogdanm 0:9b334a45a8ff 32 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm 0:9b334a45a8ff 33 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm 0:9b334a45a8ff 34 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
bogdanm 0:9b334a45a8ff 35 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
bogdanm 0:9b334a45a8ff 36 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
bogdanm 0:9b334a45a8ff 37 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
bogdanm 0:9b334a45a8ff 38 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
bogdanm 0:9b334a45a8ff 39 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
bogdanm 0:9b334a45a8ff 40 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
bogdanm 0:9b334a45a8ff 41 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
bogdanm 0:9b334a45a8ff 42 *
bogdanm 0:9b334a45a8ff 43 ******************************************************************************
bogdanm 0:9b334a45a8ff 44 */
bogdanm 0:9b334a45a8ff 45
bogdanm 0:9b334a45a8ff 46
bogdanm 0:9b334a45a8ff 47 /** @addtogroup CMSIS
bogdanm 0:9b334a45a8ff 48 * @{
bogdanm 0:9b334a45a8ff 49 */
bogdanm 0:9b334a45a8ff 50
bogdanm 0:9b334a45a8ff 51 /** @addtogroup stm32f103xb
bogdanm 0:9b334a45a8ff 52 * @{
bogdanm 0:9b334a45a8ff 53 */
bogdanm 0:9b334a45a8ff 54
bogdanm 0:9b334a45a8ff 55 #ifndef __STM32F103xB_H
bogdanm 0:9b334a45a8ff 56 #define __STM32F103xB_H
bogdanm 0:9b334a45a8ff 57
bogdanm 0:9b334a45a8ff 58 #ifdef __cplusplus
bogdanm 0:9b334a45a8ff 59 extern "C" {
bogdanm 0:9b334a45a8ff 60 #endif
bogdanm 0:9b334a45a8ff 61
bogdanm 0:9b334a45a8ff 62 /** @addtogroup Configuration_section_for_CMSIS
bogdanm 0:9b334a45a8ff 63 * @{
bogdanm 0:9b334a45a8ff 64 */
bogdanm 0:9b334a45a8ff 65 /**
bogdanm 0:9b334a45a8ff 66 * @brief Configuration of the Cortex-M3 Processor and Core Peripherals
bogdanm 0:9b334a45a8ff 67 */
bogdanm 0:9b334a45a8ff 68 #define __MPU_PRESENT 0 /*!< Other STM32 devices does not provide an MPU */
bogdanm 0:9b334a45a8ff 69 #define __CM3_REV 0x0200 /*!< Core Revision r2p0 */
bogdanm 0:9b334a45a8ff 70 #define __NVIC_PRIO_BITS 4 /*!< STM32 uses 4 Bits for the Priority Levels */
bogdanm 0:9b334a45a8ff 71 #define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
bogdanm 0:9b334a45a8ff 72
bogdanm 0:9b334a45a8ff 73 /**
bogdanm 0:9b334a45a8ff 74 * @}
bogdanm 0:9b334a45a8ff 75 */
bogdanm 0:9b334a45a8ff 76
bogdanm 0:9b334a45a8ff 77 /** @addtogroup Peripheral_interrupt_number_definition
bogdanm 0:9b334a45a8ff 78 * @{
bogdanm 0:9b334a45a8ff 79 */
bogdanm 0:9b334a45a8ff 80
bogdanm 0:9b334a45a8ff 81 /**
bogdanm 0:9b334a45a8ff 82 * @brief STM32F10x Interrupt Number Definition, according to the selected device
bogdanm 0:9b334a45a8ff 83 * in @ref Library_configuration_section
bogdanm 0:9b334a45a8ff 84 */
bogdanm 0:9b334a45a8ff 85
bogdanm 0:9b334a45a8ff 86 /*!< Interrupt Number Definition */
bogdanm 0:9b334a45a8ff 87 typedef enum
bogdanm 0:9b334a45a8ff 88 {
bogdanm 0:9b334a45a8ff 89 /****** Cortex-M3 Processor Exceptions Numbers ***************************************************/
bogdanm 0:9b334a45a8ff 90 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
mbed_official 124:6a4a5b7d7324 91 HardFault_IRQn = -13, /*!< 3 Cortex-M3 Hard Fault Interrupt */
bogdanm 0:9b334a45a8ff 92 MemoryManagement_IRQn = -12, /*!< 4 Cortex-M3 Memory Management Interrupt */
bogdanm 0:9b334a45a8ff 93 BusFault_IRQn = -11, /*!< 5 Cortex-M3 Bus Fault Interrupt */
bogdanm 0:9b334a45a8ff 94 UsageFault_IRQn = -10, /*!< 6 Cortex-M3 Usage Fault Interrupt */
bogdanm 0:9b334a45a8ff 95 SVCall_IRQn = -5, /*!< 11 Cortex-M3 SV Call Interrupt */
bogdanm 0:9b334a45a8ff 96 DebugMonitor_IRQn = -4, /*!< 12 Cortex-M3 Debug Monitor Interrupt */
bogdanm 0:9b334a45a8ff 97 PendSV_IRQn = -2, /*!< 14 Cortex-M3 Pend SV Interrupt */
bogdanm 0:9b334a45a8ff 98 SysTick_IRQn = -1, /*!< 15 Cortex-M3 System Tick Interrupt */
bogdanm 0:9b334a45a8ff 99
bogdanm 0:9b334a45a8ff 100 /****** STM32 specific Interrupt Numbers *********************************************************/
bogdanm 0:9b334a45a8ff 101 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
bogdanm 0:9b334a45a8ff 102 PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
bogdanm 0:9b334a45a8ff 103 TAMPER_IRQn = 2, /*!< Tamper Interrupt */
bogdanm 0:9b334a45a8ff 104 RTC_IRQn = 3, /*!< RTC global Interrupt */
bogdanm 0:9b334a45a8ff 105 FLASH_IRQn = 4, /*!< FLASH global Interrupt */
bogdanm 0:9b334a45a8ff 106 RCC_IRQn = 5, /*!< RCC global Interrupt */
bogdanm 0:9b334a45a8ff 107 EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
bogdanm 0:9b334a45a8ff 108 EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
bogdanm 0:9b334a45a8ff 109 EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
bogdanm 0:9b334a45a8ff 110 EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
bogdanm 0:9b334a45a8ff 111 EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
bogdanm 0:9b334a45a8ff 112 DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 global Interrupt */
bogdanm 0:9b334a45a8ff 113 DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 global Interrupt */
bogdanm 0:9b334a45a8ff 114 DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 global Interrupt */
bogdanm 0:9b334a45a8ff 115 DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 global Interrupt */
bogdanm 0:9b334a45a8ff 116 DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 global Interrupt */
bogdanm 0:9b334a45a8ff 117 DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 global Interrupt */
bogdanm 0:9b334a45a8ff 118 DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 global Interrupt */
bogdanm 0:9b334a45a8ff 119 ADC1_2_IRQn = 18, /*!< ADC1 and ADC2 global Interrupt */
bogdanm 0:9b334a45a8ff 120 USB_HP_CAN1_TX_IRQn = 19, /*!< USB Device High Priority or CAN1 TX Interrupts */
bogdanm 0:9b334a45a8ff 121 USB_LP_CAN1_RX0_IRQn = 20, /*!< USB Device Low Priority or CAN1 RX0 Interrupts */
bogdanm 0:9b334a45a8ff 122 CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
bogdanm 0:9b334a45a8ff 123 CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
bogdanm 0:9b334a45a8ff 124 EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
bogdanm 0:9b334a45a8ff 125 TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */
bogdanm 0:9b334a45a8ff 126 TIM1_UP_IRQn = 25, /*!< TIM1 Update Interrupt */
bogdanm 0:9b334a45a8ff 127 TIM1_TRG_COM_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt */
bogdanm 0:9b334a45a8ff 128 TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
bogdanm 0:9b334a45a8ff 129 TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
bogdanm 0:9b334a45a8ff 130 TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
bogdanm 0:9b334a45a8ff 131 TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
bogdanm 0:9b334a45a8ff 132 I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
bogdanm 0:9b334a45a8ff 133 I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
bogdanm 0:9b334a45a8ff 134 I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
bogdanm 0:9b334a45a8ff 135 I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
bogdanm 0:9b334a45a8ff 136 SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
bogdanm 0:9b334a45a8ff 137 SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
bogdanm 0:9b334a45a8ff 138 USART1_IRQn = 37, /*!< USART1 global Interrupt */
bogdanm 0:9b334a45a8ff 139 USART2_IRQn = 38, /*!< USART2 global Interrupt */
bogdanm 0:9b334a45a8ff 140 USART3_IRQn = 39, /*!< USART3 global Interrupt */
bogdanm 0:9b334a45a8ff 141 EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
bogdanm 0:9b334a45a8ff 142 RTC_Alarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */
bogdanm 0:9b334a45a8ff 143 USBWakeUp_IRQn = 42, /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */
bogdanm 0:9b334a45a8ff 144 } IRQn_Type;
bogdanm 0:9b334a45a8ff 145
bogdanm 0:9b334a45a8ff 146
bogdanm 0:9b334a45a8ff 147 /**
bogdanm 0:9b334a45a8ff 148 * @}
bogdanm 0:9b334a45a8ff 149 */
bogdanm 0:9b334a45a8ff 150
bogdanm 0:9b334a45a8ff 151 #include "core_cm3.h"
bogdanm 0:9b334a45a8ff 152 #include "system_stm32f1xx.h"
bogdanm 0:9b334a45a8ff 153 #include <stdint.h>
bogdanm 0:9b334a45a8ff 154
bogdanm 0:9b334a45a8ff 155 /** @addtogroup Peripheral_registers_structures
bogdanm 0:9b334a45a8ff 156 * @{
bogdanm 0:9b334a45a8ff 157 */
bogdanm 0:9b334a45a8ff 158
bogdanm 0:9b334a45a8ff 159 /**
bogdanm 0:9b334a45a8ff 160 * @brief Analog to Digital Converter
bogdanm 0:9b334a45a8ff 161 */
bogdanm 0:9b334a45a8ff 162
bogdanm 0:9b334a45a8ff 163 typedef struct
bogdanm 0:9b334a45a8ff 164 {
bogdanm 0:9b334a45a8ff 165 __IO uint32_t SR;
bogdanm 0:9b334a45a8ff 166 __IO uint32_t CR1;
bogdanm 0:9b334a45a8ff 167 __IO uint32_t CR2;
bogdanm 0:9b334a45a8ff 168 __IO uint32_t SMPR1;
bogdanm 0:9b334a45a8ff 169 __IO uint32_t SMPR2;
bogdanm 0:9b334a45a8ff 170 __IO uint32_t JOFR1;
bogdanm 0:9b334a45a8ff 171 __IO uint32_t JOFR2;
bogdanm 0:9b334a45a8ff 172 __IO uint32_t JOFR3;
bogdanm 0:9b334a45a8ff 173 __IO uint32_t JOFR4;
bogdanm 0:9b334a45a8ff 174 __IO uint32_t HTR;
bogdanm 0:9b334a45a8ff 175 __IO uint32_t LTR;
bogdanm 0:9b334a45a8ff 176 __IO uint32_t SQR1;
bogdanm 0:9b334a45a8ff 177 __IO uint32_t SQR2;
bogdanm 0:9b334a45a8ff 178 __IO uint32_t SQR3;
bogdanm 0:9b334a45a8ff 179 __IO uint32_t JSQR;
bogdanm 0:9b334a45a8ff 180 __IO uint32_t JDR1;
bogdanm 0:9b334a45a8ff 181 __IO uint32_t JDR2;
bogdanm 0:9b334a45a8ff 182 __IO uint32_t JDR3;
bogdanm 0:9b334a45a8ff 183 __IO uint32_t JDR4;
bogdanm 0:9b334a45a8ff 184 __IO uint32_t DR;
bogdanm 0:9b334a45a8ff 185 } ADC_TypeDef;
bogdanm 0:9b334a45a8ff 186
mbed_official 124:6a4a5b7d7324 187 typedef struct
mbed_official 124:6a4a5b7d7324 188 {
mbed_official 124:6a4a5b7d7324 189 __IO uint32_t SR; /*!< ADC status register, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address */
mbed_official 124:6a4a5b7d7324 190 __IO uint32_t CR1; /*!< ADC control register 1, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x04 */
mbed_official 124:6a4a5b7d7324 191 __IO uint32_t CR2; /*!< ADC control register 2, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x08 */
mbed_official 124:6a4a5b7d7324 192 uint32_t RESERVED[16];
mbed_official 124:6a4a5b7d7324 193 __IO uint32_t DR; /*!< ADC data register, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x4C */
mbed_official 124:6a4a5b7d7324 194 } ADC_Common_TypeDef;
mbed_official 124:6a4a5b7d7324 195
bogdanm 0:9b334a45a8ff 196 /**
bogdanm 0:9b334a45a8ff 197 * @brief Backup Registers
bogdanm 0:9b334a45a8ff 198 */
bogdanm 0:9b334a45a8ff 199
bogdanm 0:9b334a45a8ff 200 typedef struct
bogdanm 0:9b334a45a8ff 201 {
bogdanm 0:9b334a45a8ff 202 uint32_t RESERVED0;
bogdanm 0:9b334a45a8ff 203 __IO uint32_t DR1;
bogdanm 0:9b334a45a8ff 204 __IO uint32_t DR2;
bogdanm 0:9b334a45a8ff 205 __IO uint32_t DR3;
bogdanm 0:9b334a45a8ff 206 __IO uint32_t DR4;
bogdanm 0:9b334a45a8ff 207 __IO uint32_t DR5;
bogdanm 0:9b334a45a8ff 208 __IO uint32_t DR6;
bogdanm 0:9b334a45a8ff 209 __IO uint32_t DR7;
bogdanm 0:9b334a45a8ff 210 __IO uint32_t DR8;
bogdanm 0:9b334a45a8ff 211 __IO uint32_t DR9;
bogdanm 0:9b334a45a8ff 212 __IO uint32_t DR10;
bogdanm 0:9b334a45a8ff 213 __IO uint32_t RTCCR;
bogdanm 0:9b334a45a8ff 214 __IO uint32_t CR;
bogdanm 0:9b334a45a8ff 215 __IO uint32_t CSR;
bogdanm 0:9b334a45a8ff 216 } BKP_TypeDef;
bogdanm 0:9b334a45a8ff 217
bogdanm 0:9b334a45a8ff 218 /**
bogdanm 0:9b334a45a8ff 219 * @brief Controller Area Network TxMailBox
bogdanm 0:9b334a45a8ff 220 */
bogdanm 0:9b334a45a8ff 221
bogdanm 0:9b334a45a8ff 222 typedef struct
bogdanm 0:9b334a45a8ff 223 {
bogdanm 0:9b334a45a8ff 224 __IO uint32_t TIR;
bogdanm 0:9b334a45a8ff 225 __IO uint32_t TDTR;
bogdanm 0:9b334a45a8ff 226 __IO uint32_t TDLR;
bogdanm 0:9b334a45a8ff 227 __IO uint32_t TDHR;
bogdanm 0:9b334a45a8ff 228 } CAN_TxMailBox_TypeDef;
bogdanm 0:9b334a45a8ff 229
bogdanm 0:9b334a45a8ff 230 /**
bogdanm 0:9b334a45a8ff 231 * @brief Controller Area Network FIFOMailBox
bogdanm 0:9b334a45a8ff 232 */
bogdanm 0:9b334a45a8ff 233
bogdanm 0:9b334a45a8ff 234 typedef struct
bogdanm 0:9b334a45a8ff 235 {
bogdanm 0:9b334a45a8ff 236 __IO uint32_t RIR;
bogdanm 0:9b334a45a8ff 237 __IO uint32_t RDTR;
bogdanm 0:9b334a45a8ff 238 __IO uint32_t RDLR;
bogdanm 0:9b334a45a8ff 239 __IO uint32_t RDHR;
bogdanm 0:9b334a45a8ff 240 } CAN_FIFOMailBox_TypeDef;
bogdanm 0:9b334a45a8ff 241
bogdanm 0:9b334a45a8ff 242 /**
bogdanm 0:9b334a45a8ff 243 * @brief Controller Area Network FilterRegister
bogdanm 0:9b334a45a8ff 244 */
bogdanm 0:9b334a45a8ff 245
bogdanm 0:9b334a45a8ff 246 typedef struct
bogdanm 0:9b334a45a8ff 247 {
bogdanm 0:9b334a45a8ff 248 __IO uint32_t FR1;
bogdanm 0:9b334a45a8ff 249 __IO uint32_t FR2;
bogdanm 0:9b334a45a8ff 250 } CAN_FilterRegister_TypeDef;
bogdanm 0:9b334a45a8ff 251
bogdanm 0:9b334a45a8ff 252 /**
bogdanm 0:9b334a45a8ff 253 * @brief Controller Area Network
bogdanm 0:9b334a45a8ff 254 */
bogdanm 0:9b334a45a8ff 255
bogdanm 0:9b334a45a8ff 256 typedef struct
bogdanm 0:9b334a45a8ff 257 {
bogdanm 0:9b334a45a8ff 258 __IO uint32_t MCR;
bogdanm 0:9b334a45a8ff 259 __IO uint32_t MSR;
bogdanm 0:9b334a45a8ff 260 __IO uint32_t TSR;
bogdanm 0:9b334a45a8ff 261 __IO uint32_t RF0R;
bogdanm 0:9b334a45a8ff 262 __IO uint32_t RF1R;
bogdanm 0:9b334a45a8ff 263 __IO uint32_t IER;
bogdanm 0:9b334a45a8ff 264 __IO uint32_t ESR;
bogdanm 0:9b334a45a8ff 265 __IO uint32_t BTR;
bogdanm 0:9b334a45a8ff 266 uint32_t RESERVED0[88];
bogdanm 0:9b334a45a8ff 267 CAN_TxMailBox_TypeDef sTxMailBox[3];
bogdanm 0:9b334a45a8ff 268 CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];
bogdanm 0:9b334a45a8ff 269 uint32_t RESERVED1[12];
bogdanm 0:9b334a45a8ff 270 __IO uint32_t FMR;
bogdanm 0:9b334a45a8ff 271 __IO uint32_t FM1R;
bogdanm 0:9b334a45a8ff 272 uint32_t RESERVED2;
bogdanm 0:9b334a45a8ff 273 __IO uint32_t FS1R;
bogdanm 0:9b334a45a8ff 274 uint32_t RESERVED3;
bogdanm 0:9b334a45a8ff 275 __IO uint32_t FFA1R;
bogdanm 0:9b334a45a8ff 276 uint32_t RESERVED4;
bogdanm 0:9b334a45a8ff 277 __IO uint32_t FA1R;
bogdanm 0:9b334a45a8ff 278 uint32_t RESERVED5[8];
bogdanm 0:9b334a45a8ff 279 CAN_FilterRegister_TypeDef sFilterRegister[14];
bogdanm 0:9b334a45a8ff 280 } CAN_TypeDef;
bogdanm 0:9b334a45a8ff 281
bogdanm 0:9b334a45a8ff 282 /**
bogdanm 0:9b334a45a8ff 283 * @brief CRC calculation unit
bogdanm 0:9b334a45a8ff 284 */
bogdanm 0:9b334a45a8ff 285
bogdanm 0:9b334a45a8ff 286 typedef struct
bogdanm 0:9b334a45a8ff 287 {
bogdanm 0:9b334a45a8ff 288 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
mbed_official 124:6a4a5b7d7324 289 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
mbed_official 124:6a4a5b7d7324 290 uint8_t RESERVED0; /*!< Reserved, Address offset: 0x05 */
mbed_official 124:6a4a5b7d7324 291 uint16_t RESERVED1; /*!< Reserved, Address offset: 0x06 */
bogdanm 0:9b334a45a8ff 292 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
bogdanm 0:9b334a45a8ff 293 } CRC_TypeDef;
bogdanm 0:9b334a45a8ff 294
bogdanm 0:9b334a45a8ff 295
bogdanm 0:9b334a45a8ff 296 /**
bogdanm 0:9b334a45a8ff 297 * @brief Debug MCU
bogdanm 0:9b334a45a8ff 298 */
bogdanm 0:9b334a45a8ff 299
bogdanm 0:9b334a45a8ff 300 typedef struct
bogdanm 0:9b334a45a8ff 301 {
bogdanm 0:9b334a45a8ff 302 __IO uint32_t IDCODE;
bogdanm 0:9b334a45a8ff 303 __IO uint32_t CR;
bogdanm 0:9b334a45a8ff 304 }DBGMCU_TypeDef;
bogdanm 0:9b334a45a8ff 305
bogdanm 0:9b334a45a8ff 306 /**
bogdanm 0:9b334a45a8ff 307 * @brief DMA Controller
bogdanm 0:9b334a45a8ff 308 */
bogdanm 0:9b334a45a8ff 309
bogdanm 0:9b334a45a8ff 310 typedef struct
bogdanm 0:9b334a45a8ff 311 {
bogdanm 0:9b334a45a8ff 312 __IO uint32_t CCR;
bogdanm 0:9b334a45a8ff 313 __IO uint32_t CNDTR;
bogdanm 0:9b334a45a8ff 314 __IO uint32_t CPAR;
bogdanm 0:9b334a45a8ff 315 __IO uint32_t CMAR;
bogdanm 0:9b334a45a8ff 316 } DMA_Channel_TypeDef;
bogdanm 0:9b334a45a8ff 317
bogdanm 0:9b334a45a8ff 318 typedef struct
bogdanm 0:9b334a45a8ff 319 {
bogdanm 0:9b334a45a8ff 320 __IO uint32_t ISR;
bogdanm 0:9b334a45a8ff 321 __IO uint32_t IFCR;
bogdanm 0:9b334a45a8ff 322 } DMA_TypeDef;
bogdanm 0:9b334a45a8ff 323
bogdanm 0:9b334a45a8ff 324
bogdanm 0:9b334a45a8ff 325
bogdanm 0:9b334a45a8ff 326 /**
bogdanm 0:9b334a45a8ff 327 * @brief External Interrupt/Event Controller
bogdanm 0:9b334a45a8ff 328 */
bogdanm 0:9b334a45a8ff 329
bogdanm 0:9b334a45a8ff 330 typedef struct
bogdanm 0:9b334a45a8ff 331 {
bogdanm 0:9b334a45a8ff 332 __IO uint32_t IMR;
bogdanm 0:9b334a45a8ff 333 __IO uint32_t EMR;
bogdanm 0:9b334a45a8ff 334 __IO uint32_t RTSR;
bogdanm 0:9b334a45a8ff 335 __IO uint32_t FTSR;
bogdanm 0:9b334a45a8ff 336 __IO uint32_t SWIER;
bogdanm 0:9b334a45a8ff 337 __IO uint32_t PR;
bogdanm 0:9b334a45a8ff 338 } EXTI_TypeDef;
bogdanm 0:9b334a45a8ff 339
bogdanm 0:9b334a45a8ff 340 /**
bogdanm 0:9b334a45a8ff 341 * @brief FLASH Registers
bogdanm 0:9b334a45a8ff 342 */
bogdanm 0:9b334a45a8ff 343
bogdanm 0:9b334a45a8ff 344 typedef struct
bogdanm 0:9b334a45a8ff 345 {
bogdanm 0:9b334a45a8ff 346 __IO uint32_t ACR;
bogdanm 0:9b334a45a8ff 347 __IO uint32_t KEYR;
bogdanm 0:9b334a45a8ff 348 __IO uint32_t OPTKEYR;
bogdanm 0:9b334a45a8ff 349 __IO uint32_t SR;
bogdanm 0:9b334a45a8ff 350 __IO uint32_t CR;
bogdanm 0:9b334a45a8ff 351 __IO uint32_t AR;
bogdanm 0:9b334a45a8ff 352 __IO uint32_t RESERVED;
bogdanm 0:9b334a45a8ff 353 __IO uint32_t OBR;
bogdanm 0:9b334a45a8ff 354 __IO uint32_t WRPR;
bogdanm 0:9b334a45a8ff 355 } FLASH_TypeDef;
bogdanm 0:9b334a45a8ff 356
bogdanm 0:9b334a45a8ff 357 /**
bogdanm 0:9b334a45a8ff 358 * @brief Option Bytes Registers
bogdanm 0:9b334a45a8ff 359 */
bogdanm 0:9b334a45a8ff 360
bogdanm 0:9b334a45a8ff 361 typedef struct
bogdanm 0:9b334a45a8ff 362 {
bogdanm 0:9b334a45a8ff 363 __IO uint16_t RDP;
bogdanm 0:9b334a45a8ff 364 __IO uint16_t USER;
bogdanm 0:9b334a45a8ff 365 __IO uint16_t Data0;
bogdanm 0:9b334a45a8ff 366 __IO uint16_t Data1;
bogdanm 0:9b334a45a8ff 367 __IO uint16_t WRP0;
bogdanm 0:9b334a45a8ff 368 __IO uint16_t WRP1;
bogdanm 0:9b334a45a8ff 369 __IO uint16_t WRP2;
bogdanm 0:9b334a45a8ff 370 __IO uint16_t WRP3;
bogdanm 0:9b334a45a8ff 371 } OB_TypeDef;
bogdanm 0:9b334a45a8ff 372
bogdanm 0:9b334a45a8ff 373 /**
bogdanm 0:9b334a45a8ff 374 * @brief General Purpose I/O
bogdanm 0:9b334a45a8ff 375 */
bogdanm 0:9b334a45a8ff 376
bogdanm 0:9b334a45a8ff 377 typedef struct
bogdanm 0:9b334a45a8ff 378 {
bogdanm 0:9b334a45a8ff 379 __IO uint32_t CRL;
bogdanm 0:9b334a45a8ff 380 __IO uint32_t CRH;
bogdanm 0:9b334a45a8ff 381 __IO uint32_t IDR;
bogdanm 0:9b334a45a8ff 382 __IO uint32_t ODR;
bogdanm 0:9b334a45a8ff 383 __IO uint32_t BSRR;
bogdanm 0:9b334a45a8ff 384 __IO uint32_t BRR;
bogdanm 0:9b334a45a8ff 385 __IO uint32_t LCKR;
bogdanm 0:9b334a45a8ff 386 } GPIO_TypeDef;
bogdanm 0:9b334a45a8ff 387
bogdanm 0:9b334a45a8ff 388 /**
bogdanm 0:9b334a45a8ff 389 * @brief Alternate Function I/O
bogdanm 0:9b334a45a8ff 390 */
bogdanm 0:9b334a45a8ff 391
bogdanm 0:9b334a45a8ff 392 typedef struct
bogdanm 0:9b334a45a8ff 393 {
bogdanm 0:9b334a45a8ff 394 __IO uint32_t EVCR;
bogdanm 0:9b334a45a8ff 395 __IO uint32_t MAPR;
bogdanm 0:9b334a45a8ff 396 __IO uint32_t EXTICR[4];
bogdanm 0:9b334a45a8ff 397 uint32_t RESERVED0;
bogdanm 0:9b334a45a8ff 398 __IO uint32_t MAPR2;
bogdanm 0:9b334a45a8ff 399 } AFIO_TypeDef;
bogdanm 0:9b334a45a8ff 400 /**
bogdanm 0:9b334a45a8ff 401 * @brief Inter Integrated Circuit Interface
bogdanm 0:9b334a45a8ff 402 */
bogdanm 0:9b334a45a8ff 403
bogdanm 0:9b334a45a8ff 404 typedef struct
bogdanm 0:9b334a45a8ff 405 {
bogdanm 0:9b334a45a8ff 406 __IO uint32_t CR1;
bogdanm 0:9b334a45a8ff 407 __IO uint32_t CR2;
bogdanm 0:9b334a45a8ff 408 __IO uint32_t OAR1;
bogdanm 0:9b334a45a8ff 409 __IO uint32_t OAR2;
bogdanm 0:9b334a45a8ff 410 __IO uint32_t DR;
bogdanm 0:9b334a45a8ff 411 __IO uint32_t SR1;
bogdanm 0:9b334a45a8ff 412 __IO uint32_t SR2;
bogdanm 0:9b334a45a8ff 413 __IO uint32_t CCR;
bogdanm 0:9b334a45a8ff 414 __IO uint32_t TRISE;
bogdanm 0:9b334a45a8ff 415 } I2C_TypeDef;
bogdanm 0:9b334a45a8ff 416
bogdanm 0:9b334a45a8ff 417 /**
bogdanm 0:9b334a45a8ff 418 * @brief Independent WATCHDOG
bogdanm 0:9b334a45a8ff 419 */
bogdanm 0:9b334a45a8ff 420
bogdanm 0:9b334a45a8ff 421 typedef struct
bogdanm 0:9b334a45a8ff 422 {
bogdanm 0:9b334a45a8ff 423 __IO uint32_t KR; /*!< Key register, Address offset: 0x00 */
bogdanm 0:9b334a45a8ff 424 __IO uint32_t PR; /*!< Prescaler register, Address offset: 0x04 */
bogdanm 0:9b334a45a8ff 425 __IO uint32_t RLR; /*!< Reload register, Address offset: 0x08 */
bogdanm 0:9b334a45a8ff 426 __IO uint32_t SR; /*!< Status register, Address offset: 0x0C */
bogdanm 0:9b334a45a8ff 427 } IWDG_TypeDef;
bogdanm 0:9b334a45a8ff 428
bogdanm 0:9b334a45a8ff 429 /**
bogdanm 0:9b334a45a8ff 430 * @brief Power Control
bogdanm 0:9b334a45a8ff 431 */
bogdanm 0:9b334a45a8ff 432
bogdanm 0:9b334a45a8ff 433 typedef struct
bogdanm 0:9b334a45a8ff 434 {
bogdanm 0:9b334a45a8ff 435 __IO uint32_t CR;
bogdanm 0:9b334a45a8ff 436 __IO uint32_t CSR;
bogdanm 0:9b334a45a8ff 437 } PWR_TypeDef;
bogdanm 0:9b334a45a8ff 438
bogdanm 0:9b334a45a8ff 439 /**
bogdanm 0:9b334a45a8ff 440 * @brief Reset and Clock Control
bogdanm 0:9b334a45a8ff 441 */
bogdanm 0:9b334a45a8ff 442
bogdanm 0:9b334a45a8ff 443 typedef struct
bogdanm 0:9b334a45a8ff 444 {
bogdanm 0:9b334a45a8ff 445 __IO uint32_t CR;
bogdanm 0:9b334a45a8ff 446 __IO uint32_t CFGR;
bogdanm 0:9b334a45a8ff 447 __IO uint32_t CIR;
bogdanm 0:9b334a45a8ff 448 __IO uint32_t APB2RSTR;
bogdanm 0:9b334a45a8ff 449 __IO uint32_t APB1RSTR;
bogdanm 0:9b334a45a8ff 450 __IO uint32_t AHBENR;
bogdanm 0:9b334a45a8ff 451 __IO uint32_t APB2ENR;
bogdanm 0:9b334a45a8ff 452 __IO uint32_t APB1ENR;
bogdanm 0:9b334a45a8ff 453 __IO uint32_t BDCR;
bogdanm 0:9b334a45a8ff 454 __IO uint32_t CSR;
bogdanm 0:9b334a45a8ff 455
bogdanm 0:9b334a45a8ff 456
bogdanm 0:9b334a45a8ff 457 } RCC_TypeDef;
bogdanm 0:9b334a45a8ff 458
bogdanm 0:9b334a45a8ff 459 /**
bogdanm 0:9b334a45a8ff 460 * @brief Real-Time Clock
bogdanm 0:9b334a45a8ff 461 */
bogdanm 0:9b334a45a8ff 462
bogdanm 0:9b334a45a8ff 463 typedef struct
bogdanm 0:9b334a45a8ff 464 {
bogdanm 0:9b334a45a8ff 465 __IO uint32_t CRH;
bogdanm 0:9b334a45a8ff 466 __IO uint32_t CRL;
bogdanm 0:9b334a45a8ff 467 __IO uint32_t PRLH;
bogdanm 0:9b334a45a8ff 468 __IO uint32_t PRLL;
bogdanm 0:9b334a45a8ff 469 __IO uint32_t DIVH;
bogdanm 0:9b334a45a8ff 470 __IO uint32_t DIVL;
bogdanm 0:9b334a45a8ff 471 __IO uint32_t CNTH;
bogdanm 0:9b334a45a8ff 472 __IO uint32_t CNTL;
bogdanm 0:9b334a45a8ff 473 __IO uint32_t ALRH;
bogdanm 0:9b334a45a8ff 474 __IO uint32_t ALRL;
bogdanm 0:9b334a45a8ff 475 } RTC_TypeDef;
bogdanm 0:9b334a45a8ff 476
bogdanm 0:9b334a45a8ff 477 /**
bogdanm 0:9b334a45a8ff 478 * @brief SD host Interface
bogdanm 0:9b334a45a8ff 479 */
bogdanm 0:9b334a45a8ff 480
bogdanm 0:9b334a45a8ff 481 typedef struct
bogdanm 0:9b334a45a8ff 482 {
bogdanm 0:9b334a45a8ff 483 __IO uint32_t POWER;
bogdanm 0:9b334a45a8ff 484 __IO uint32_t CLKCR;
bogdanm 0:9b334a45a8ff 485 __IO uint32_t ARG;
bogdanm 0:9b334a45a8ff 486 __IO uint32_t CMD;
bogdanm 0:9b334a45a8ff 487 __I uint32_t RESPCMD;
bogdanm 0:9b334a45a8ff 488 __I uint32_t RESP1;
bogdanm 0:9b334a45a8ff 489 __I uint32_t RESP2;
bogdanm 0:9b334a45a8ff 490 __I uint32_t RESP3;
bogdanm 0:9b334a45a8ff 491 __I uint32_t RESP4;
bogdanm 0:9b334a45a8ff 492 __IO uint32_t DTIMER;
bogdanm 0:9b334a45a8ff 493 __IO uint32_t DLEN;
bogdanm 0:9b334a45a8ff 494 __IO uint32_t DCTRL;
bogdanm 0:9b334a45a8ff 495 __I uint32_t DCOUNT;
bogdanm 0:9b334a45a8ff 496 __I uint32_t STA;
bogdanm 0:9b334a45a8ff 497 __IO uint32_t ICR;
bogdanm 0:9b334a45a8ff 498 __IO uint32_t MASK;
bogdanm 0:9b334a45a8ff 499 uint32_t RESERVED0[2];
bogdanm 0:9b334a45a8ff 500 __I uint32_t FIFOCNT;
bogdanm 0:9b334a45a8ff 501 uint32_t RESERVED1[13];
bogdanm 0:9b334a45a8ff 502 __IO uint32_t FIFO;
bogdanm 0:9b334a45a8ff 503 } SDIO_TypeDef;
bogdanm 0:9b334a45a8ff 504
bogdanm 0:9b334a45a8ff 505 /**
bogdanm 0:9b334a45a8ff 506 * @brief Serial Peripheral Interface
bogdanm 0:9b334a45a8ff 507 */
bogdanm 0:9b334a45a8ff 508
bogdanm 0:9b334a45a8ff 509 typedef struct
bogdanm 0:9b334a45a8ff 510 {
bogdanm 0:9b334a45a8ff 511 __IO uint32_t CR1;
bogdanm 0:9b334a45a8ff 512 __IO uint32_t CR2;
bogdanm 0:9b334a45a8ff 513 __IO uint32_t SR;
bogdanm 0:9b334a45a8ff 514 __IO uint32_t DR;
bogdanm 0:9b334a45a8ff 515 __IO uint32_t CRCPR;
bogdanm 0:9b334a45a8ff 516 __IO uint32_t RXCRCR;
bogdanm 0:9b334a45a8ff 517 __IO uint32_t TXCRCR;
bogdanm 0:9b334a45a8ff 518 __IO uint32_t I2SCFGR;
bogdanm 0:9b334a45a8ff 519 } SPI_TypeDef;
bogdanm 0:9b334a45a8ff 520
bogdanm 0:9b334a45a8ff 521 /**
bogdanm 0:9b334a45a8ff 522 * @brief TIM Timers
bogdanm 0:9b334a45a8ff 523 */
bogdanm 0:9b334a45a8ff 524 typedef struct
bogdanm 0:9b334a45a8ff 525 {
bogdanm 0:9b334a45a8ff 526 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
bogdanm 0:9b334a45a8ff 527 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
bogdanm 0:9b334a45a8ff 528 __IO uint32_t SMCR; /*!< TIM slave Mode Control register, Address offset: 0x08 */
bogdanm 0:9b334a45a8ff 529 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
bogdanm 0:9b334a45a8ff 530 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
bogdanm 0:9b334a45a8ff 531 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
bogdanm 0:9b334a45a8ff 532 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
bogdanm 0:9b334a45a8ff 533 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
bogdanm 0:9b334a45a8ff 534 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
bogdanm 0:9b334a45a8ff 535 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
bogdanm 0:9b334a45a8ff 536 __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */
bogdanm 0:9b334a45a8ff 537 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
bogdanm 0:9b334a45a8ff 538 __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
bogdanm 0:9b334a45a8ff 539 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
bogdanm 0:9b334a45a8ff 540 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
bogdanm 0:9b334a45a8ff 541 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
bogdanm 0:9b334a45a8ff 542 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
bogdanm 0:9b334a45a8ff 543 __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
bogdanm 0:9b334a45a8ff 544 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
bogdanm 0:9b334a45a8ff 545 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer register, Address offset: 0x4C */
bogdanm 0:9b334a45a8ff 546 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
bogdanm 0:9b334a45a8ff 547 }TIM_TypeDef;
bogdanm 0:9b334a45a8ff 548
bogdanm 0:9b334a45a8ff 549
bogdanm 0:9b334a45a8ff 550 /**
bogdanm 0:9b334a45a8ff 551 * @brief Universal Synchronous Asynchronous Receiver Transmitter
bogdanm 0:9b334a45a8ff 552 */
bogdanm 0:9b334a45a8ff 553
bogdanm 0:9b334a45a8ff 554 typedef struct
bogdanm 0:9b334a45a8ff 555 {
bogdanm 0:9b334a45a8ff 556 __IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */
bogdanm 0:9b334a45a8ff 557 __IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */
bogdanm 0:9b334a45a8ff 558 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */
bogdanm 0:9b334a45a8ff 559 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */
bogdanm 0:9b334a45a8ff 560 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */
bogdanm 0:9b334a45a8ff 561 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */
bogdanm 0:9b334a45a8ff 562 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
bogdanm 0:9b334a45a8ff 563 } USART_TypeDef;
bogdanm 0:9b334a45a8ff 564
bogdanm 0:9b334a45a8ff 565 /**
bogdanm 0:9b334a45a8ff 566 * @brief Universal Serial Bus Full Speed Device
bogdanm 0:9b334a45a8ff 567 */
bogdanm 0:9b334a45a8ff 568
bogdanm 0:9b334a45a8ff 569 typedef struct
bogdanm 0:9b334a45a8ff 570 {
bogdanm 0:9b334a45a8ff 571 __IO uint16_t EP0R; /*!< USB Endpoint 0 register, Address offset: 0x00 */
bogdanm 0:9b334a45a8ff 572 __IO uint16_t RESERVED0; /*!< Reserved */
bogdanm 0:9b334a45a8ff 573 __IO uint16_t EP1R; /*!< USB Endpoint 1 register, Address offset: 0x04 */
bogdanm 0:9b334a45a8ff 574 __IO uint16_t RESERVED1; /*!< Reserved */
bogdanm 0:9b334a45a8ff 575 __IO uint16_t EP2R; /*!< USB Endpoint 2 register, Address offset: 0x08 */
bogdanm 0:9b334a45a8ff 576 __IO uint16_t RESERVED2; /*!< Reserved */
bogdanm 0:9b334a45a8ff 577 __IO uint16_t EP3R; /*!< USB Endpoint 3 register, Address offset: 0x0C */
bogdanm 0:9b334a45a8ff 578 __IO uint16_t RESERVED3; /*!< Reserved */
bogdanm 0:9b334a45a8ff 579 __IO uint16_t EP4R; /*!< USB Endpoint 4 register, Address offset: 0x10 */
bogdanm 0:9b334a45a8ff 580 __IO uint16_t RESERVED4; /*!< Reserved */
bogdanm 0:9b334a45a8ff 581 __IO uint16_t EP5R; /*!< USB Endpoint 5 register, Address offset: 0x14 */
bogdanm 0:9b334a45a8ff 582 __IO uint16_t RESERVED5; /*!< Reserved */
bogdanm 0:9b334a45a8ff 583 __IO uint16_t EP6R; /*!< USB Endpoint 6 register, Address offset: 0x18 */
bogdanm 0:9b334a45a8ff 584 __IO uint16_t RESERVED6; /*!< Reserved */
bogdanm 0:9b334a45a8ff 585 __IO uint16_t EP7R; /*!< USB Endpoint 7 register, Address offset: 0x1C */
bogdanm 0:9b334a45a8ff 586 __IO uint16_t RESERVED7[17]; /*!< Reserved */
bogdanm 0:9b334a45a8ff 587 __IO uint16_t CNTR; /*!< Control register, Address offset: 0x40 */
bogdanm 0:9b334a45a8ff 588 __IO uint16_t RESERVED8; /*!< Reserved */
bogdanm 0:9b334a45a8ff 589 __IO uint16_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */
bogdanm 0:9b334a45a8ff 590 __IO uint16_t RESERVED9; /*!< Reserved */
bogdanm 0:9b334a45a8ff 591 __IO uint16_t FNR; /*!< Frame number register, Address offset: 0x48 */
bogdanm 0:9b334a45a8ff 592 __IO uint16_t RESERVEDA; /*!< Reserved */
bogdanm 0:9b334a45a8ff 593 __IO uint16_t DADDR; /*!< Device address register, Address offset: 0x4C */
bogdanm 0:9b334a45a8ff 594 __IO uint16_t RESERVEDB; /*!< Reserved */
bogdanm 0:9b334a45a8ff 595 __IO uint16_t BTABLE; /*!< Buffer Table address register, Address offset: 0x50 */
bogdanm 0:9b334a45a8ff 596 __IO uint16_t RESERVEDC; /*!< Reserved */
bogdanm 0:9b334a45a8ff 597 } USB_TypeDef;
bogdanm 0:9b334a45a8ff 598
bogdanm 0:9b334a45a8ff 599
bogdanm 0:9b334a45a8ff 600 /**
bogdanm 0:9b334a45a8ff 601 * @brief Window WATCHDOG
bogdanm 0:9b334a45a8ff 602 */
bogdanm 0:9b334a45a8ff 603
bogdanm 0:9b334a45a8ff 604 typedef struct
bogdanm 0:9b334a45a8ff 605 {
bogdanm 0:9b334a45a8ff 606 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
bogdanm 0:9b334a45a8ff 607 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
bogdanm 0:9b334a45a8ff 608 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
bogdanm 0:9b334a45a8ff 609 } WWDG_TypeDef;
bogdanm 0:9b334a45a8ff 610
bogdanm 0:9b334a45a8ff 611 /**
bogdanm 0:9b334a45a8ff 612 * @}
bogdanm 0:9b334a45a8ff 613 */
bogdanm 0:9b334a45a8ff 614
bogdanm 0:9b334a45a8ff 615 /** @addtogroup Peripheral_memory_map
bogdanm 0:9b334a45a8ff 616 * @{
bogdanm 0:9b334a45a8ff 617 */
bogdanm 0:9b334a45a8ff 618
bogdanm 0:9b334a45a8ff 619
bogdanm 0:9b334a45a8ff 620 #define FLASH_BASE ((uint32_t)0x08000000) /*!< FLASH base address in the alias region */
bogdanm 0:9b334a45a8ff 621 #define FLASH_BANK1_END ((uint32_t)0x0801FFFF) /*!< FLASH END address of bank1 */
bogdanm 0:9b334a45a8ff 622 #define SRAM_BASE ((uint32_t)0x20000000) /*!< SRAM base address in the alias region */
bogdanm 0:9b334a45a8ff 623 #define PERIPH_BASE ((uint32_t)0x40000000) /*!< Peripheral base address in the alias region */
bogdanm 0:9b334a45a8ff 624
bogdanm 0:9b334a45a8ff 625 #define SRAM_BB_BASE ((uint32_t)0x22000000) /*!< SRAM base address in the bit-band region */
bogdanm 0:9b334a45a8ff 626 #define PERIPH_BB_BASE ((uint32_t)0x42000000) /*!< Peripheral base address in the bit-band region */
bogdanm 0:9b334a45a8ff 627
bogdanm 0:9b334a45a8ff 628
bogdanm 0:9b334a45a8ff 629 /*!< Peripheral memory map */
bogdanm 0:9b334a45a8ff 630 #define APB1PERIPH_BASE PERIPH_BASE
bogdanm 0:9b334a45a8ff 631 #define APB2PERIPH_BASE (PERIPH_BASE + 0x10000)
bogdanm 0:9b334a45a8ff 632 #define AHBPERIPH_BASE (PERIPH_BASE + 0x20000)
bogdanm 0:9b334a45a8ff 633
bogdanm 0:9b334a45a8ff 634 #define TIM2_BASE (APB1PERIPH_BASE + 0x0000)
bogdanm 0:9b334a45a8ff 635 #define TIM3_BASE (APB1PERIPH_BASE + 0x0400)
bogdanm 0:9b334a45a8ff 636 #define TIM4_BASE (APB1PERIPH_BASE + 0x0800)
bogdanm 0:9b334a45a8ff 637 #define RTC_BASE (APB1PERIPH_BASE + 0x2800)
bogdanm 0:9b334a45a8ff 638 #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00)
bogdanm 0:9b334a45a8ff 639 #define IWDG_BASE (APB1PERIPH_BASE + 0x3000)
bogdanm 0:9b334a45a8ff 640 #define SPI2_BASE (APB1PERIPH_BASE + 0x3800)
bogdanm 0:9b334a45a8ff 641 #define USART2_BASE (APB1PERIPH_BASE + 0x4400)
bogdanm 0:9b334a45a8ff 642 #define USART3_BASE (APB1PERIPH_BASE + 0x4800)
bogdanm 0:9b334a45a8ff 643 #define I2C1_BASE (APB1PERIPH_BASE + 0x5400)
bogdanm 0:9b334a45a8ff 644 #define I2C2_BASE (APB1PERIPH_BASE + 0x5800)
bogdanm 0:9b334a45a8ff 645 #define CAN1_BASE (APB1PERIPH_BASE + 0x6400)
bogdanm 0:9b334a45a8ff 646 #define BKP_BASE (APB1PERIPH_BASE + 0x6C00)
bogdanm 0:9b334a45a8ff 647 #define PWR_BASE (APB1PERIPH_BASE + 0x7000)
bogdanm 0:9b334a45a8ff 648 #define AFIO_BASE (APB2PERIPH_BASE + 0x0000)
bogdanm 0:9b334a45a8ff 649 #define EXTI_BASE (APB2PERIPH_BASE + 0x0400)
bogdanm 0:9b334a45a8ff 650 #define GPIOA_BASE (APB2PERIPH_BASE + 0x0800)
bogdanm 0:9b334a45a8ff 651 #define GPIOB_BASE (APB2PERIPH_BASE + 0x0C00)
bogdanm 0:9b334a45a8ff 652 #define GPIOC_BASE (APB2PERIPH_BASE + 0x1000)
bogdanm 0:9b334a45a8ff 653 #define GPIOD_BASE (APB2PERIPH_BASE + 0x1400)
bogdanm 0:9b334a45a8ff 654 #define GPIOE_BASE (APB2PERIPH_BASE + 0x1800)
bogdanm 0:9b334a45a8ff 655 #define ADC1_BASE (APB2PERIPH_BASE + 0x2400)
bogdanm 0:9b334a45a8ff 656 #define ADC2_BASE (APB2PERIPH_BASE + 0x2800)
bogdanm 0:9b334a45a8ff 657 #define TIM1_BASE (APB2PERIPH_BASE + 0x2C00)
bogdanm 0:9b334a45a8ff 658 #define SPI1_BASE (APB2PERIPH_BASE + 0x3000)
bogdanm 0:9b334a45a8ff 659 #define USART1_BASE (APB2PERIPH_BASE + 0x3800)
bogdanm 0:9b334a45a8ff 660
bogdanm 0:9b334a45a8ff 661 #define SDIO_BASE (PERIPH_BASE + 0x18000)
bogdanm 0:9b334a45a8ff 662
bogdanm 0:9b334a45a8ff 663 #define DMA1_BASE (AHBPERIPH_BASE + 0x0000)
bogdanm 0:9b334a45a8ff 664 #define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008)
bogdanm 0:9b334a45a8ff 665 #define DMA1_Channel2_BASE (AHBPERIPH_BASE + 0x001C)
bogdanm 0:9b334a45a8ff 666 #define DMA1_Channel3_BASE (AHBPERIPH_BASE + 0x0030)
bogdanm 0:9b334a45a8ff 667 #define DMA1_Channel4_BASE (AHBPERIPH_BASE + 0x0044)
bogdanm 0:9b334a45a8ff 668 #define DMA1_Channel5_BASE (AHBPERIPH_BASE + 0x0058)
bogdanm 0:9b334a45a8ff 669 #define DMA1_Channel6_BASE (AHBPERIPH_BASE + 0x006C)
bogdanm 0:9b334a45a8ff 670 #define DMA1_Channel7_BASE (AHBPERIPH_BASE + 0x0080)
bogdanm 0:9b334a45a8ff 671 #define RCC_BASE (AHBPERIPH_BASE + 0x1000)
bogdanm 0:9b334a45a8ff 672 #define CRC_BASE (AHBPERIPH_BASE + 0x3000)
bogdanm 0:9b334a45a8ff 673
bogdanm 0:9b334a45a8ff 674 #define FLASH_R_BASE (AHBPERIPH_BASE + 0x2000) /*!< Flash registers base address */
mbed_official 124:6a4a5b7d7324 675 #define FLASHSIZE_BASE ((uint32_t)0x1FFFF7E0) /*!< FLASH Size register base address */
mbed_official 124:6a4a5b7d7324 676 #define UID_BASE ((uint32_t)0x1FFFF7E8) /*!< Unique device ID register base address */
bogdanm 0:9b334a45a8ff 677 #define OB_BASE ((uint32_t)0x1FFFF800) /*!< Flash Option Bytes base address */
bogdanm 0:9b334a45a8ff 678
bogdanm 0:9b334a45a8ff 679
bogdanm 0:9b334a45a8ff 680
bogdanm 0:9b334a45a8ff 681 #define DBGMCU_BASE ((uint32_t)0xE0042000) /*!< Debug MCU registers base address */
bogdanm 0:9b334a45a8ff 682
bogdanm 0:9b334a45a8ff 683 /* USB device FS */
bogdanm 0:9b334a45a8ff 684 #define USB_BASE (APB1PERIPH_BASE + 0x00005C00) /*!< USB_IP Peripheral Registers base address */
bogdanm 0:9b334a45a8ff 685 #define USB_PMAADDR (APB1PERIPH_BASE + 0x00006000) /*!< USB_IP Packet Memory Area base address */
bogdanm 0:9b334a45a8ff 686
bogdanm 0:9b334a45a8ff 687
bogdanm 0:9b334a45a8ff 688 /**
bogdanm 0:9b334a45a8ff 689 * @}
bogdanm 0:9b334a45a8ff 690 */
bogdanm 0:9b334a45a8ff 691
bogdanm 0:9b334a45a8ff 692 /** @addtogroup Peripheral_declaration
bogdanm 0:9b334a45a8ff 693 * @{
bogdanm 0:9b334a45a8ff 694 */
bogdanm 0:9b334a45a8ff 695
bogdanm 0:9b334a45a8ff 696 #define TIM2 ((TIM_TypeDef *) TIM2_BASE)
bogdanm 0:9b334a45a8ff 697 #define TIM3 ((TIM_TypeDef *) TIM3_BASE)
bogdanm 0:9b334a45a8ff 698 #define TIM4 ((TIM_TypeDef *) TIM4_BASE)
bogdanm 0:9b334a45a8ff 699 #define RTC ((RTC_TypeDef *) RTC_BASE)
bogdanm 0:9b334a45a8ff 700 #define WWDG ((WWDG_TypeDef *) WWDG_BASE)
bogdanm 0:9b334a45a8ff 701 #define IWDG ((IWDG_TypeDef *) IWDG_BASE)
bogdanm 0:9b334a45a8ff 702 #define SPI2 ((SPI_TypeDef *) SPI2_BASE)
bogdanm 0:9b334a45a8ff 703 #define USART2 ((USART_TypeDef *) USART2_BASE)
bogdanm 0:9b334a45a8ff 704 #define USART3 ((USART_TypeDef *) USART3_BASE)
bogdanm 0:9b334a45a8ff 705 #define I2C1 ((I2C_TypeDef *) I2C1_BASE)
bogdanm 0:9b334a45a8ff 706 #define I2C2 ((I2C_TypeDef *) I2C2_BASE)
bogdanm 0:9b334a45a8ff 707 #define USB ((USB_TypeDef *) USB_BASE)
bogdanm 0:9b334a45a8ff 708 #define CAN1 ((CAN_TypeDef *) CAN1_BASE)
bogdanm 0:9b334a45a8ff 709 #define BKP ((BKP_TypeDef *) BKP_BASE)
bogdanm 0:9b334a45a8ff 710 #define PWR ((PWR_TypeDef *) PWR_BASE)
bogdanm 0:9b334a45a8ff 711 #define AFIO ((AFIO_TypeDef *) AFIO_BASE)
bogdanm 0:9b334a45a8ff 712 #define EXTI ((EXTI_TypeDef *) EXTI_BASE)
bogdanm 0:9b334a45a8ff 713 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
bogdanm 0:9b334a45a8ff 714 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
bogdanm 0:9b334a45a8ff 715 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
bogdanm 0:9b334a45a8ff 716 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
bogdanm 0:9b334a45a8ff 717 #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
bogdanm 0:9b334a45a8ff 718 #define ADC1 ((ADC_TypeDef *) ADC1_BASE)
bogdanm 0:9b334a45a8ff 719 #define ADC2 ((ADC_TypeDef *) ADC2_BASE)
mbed_official 124:6a4a5b7d7324 720 #define ADC12_COMMON ((ADC_Common_TypeDef *) ADC1_BASE)
bogdanm 0:9b334a45a8ff 721 #define TIM1 ((TIM_TypeDef *) TIM1_BASE)
bogdanm 0:9b334a45a8ff 722 #define SPI1 ((SPI_TypeDef *) SPI1_BASE)
bogdanm 0:9b334a45a8ff 723 #define USART1 ((USART_TypeDef *) USART1_BASE)
bogdanm 0:9b334a45a8ff 724 #define SDIO ((SDIO_TypeDef *) SDIO_BASE)
bogdanm 0:9b334a45a8ff 725 #define DMA1 ((DMA_TypeDef *) DMA1_BASE)
bogdanm 0:9b334a45a8ff 726 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
bogdanm 0:9b334a45a8ff 727 #define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
bogdanm 0:9b334a45a8ff 728 #define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
bogdanm 0:9b334a45a8ff 729 #define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
bogdanm 0:9b334a45a8ff 730 #define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
bogdanm 0:9b334a45a8ff 731 #define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
bogdanm 0:9b334a45a8ff 732 #define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
bogdanm 0:9b334a45a8ff 733 #define RCC ((RCC_TypeDef *) RCC_BASE)
bogdanm 0:9b334a45a8ff 734 #define CRC ((CRC_TypeDef *) CRC_BASE)
bogdanm 0:9b334a45a8ff 735 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
bogdanm 0:9b334a45a8ff 736 #define OB ((OB_TypeDef *) OB_BASE)
bogdanm 0:9b334a45a8ff 737 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
bogdanm 0:9b334a45a8ff 738
bogdanm 0:9b334a45a8ff 739
bogdanm 0:9b334a45a8ff 740 /**
bogdanm 0:9b334a45a8ff 741 * @}
bogdanm 0:9b334a45a8ff 742 */
bogdanm 0:9b334a45a8ff 743
bogdanm 0:9b334a45a8ff 744 /** @addtogroup Exported_constants
bogdanm 0:9b334a45a8ff 745 * @{
bogdanm 0:9b334a45a8ff 746 */
bogdanm 0:9b334a45a8ff 747
bogdanm 0:9b334a45a8ff 748 /** @addtogroup Peripheral_Registers_Bits_Definition
bogdanm 0:9b334a45a8ff 749 * @{
bogdanm 0:9b334a45a8ff 750 */
bogdanm 0:9b334a45a8ff 751
bogdanm 0:9b334a45a8ff 752 /******************************************************************************/
bogdanm 0:9b334a45a8ff 753 /* Peripheral Registers_Bits_Definition */
bogdanm 0:9b334a45a8ff 754 /******************************************************************************/
bogdanm 0:9b334a45a8ff 755
bogdanm 0:9b334a45a8ff 756 /******************************************************************************/
bogdanm 0:9b334a45a8ff 757 /* */
bogdanm 0:9b334a45a8ff 758 /* CRC calculation unit (CRC) */
bogdanm 0:9b334a45a8ff 759 /* */
bogdanm 0:9b334a45a8ff 760 /******************************************************************************/
bogdanm 0:9b334a45a8ff 761
bogdanm 0:9b334a45a8ff 762 /******************* Bit definition for CRC_DR register *********************/
mbed_official 124:6a4a5b7d7324 763 #define CRC_DR_DR_Pos (0U)
mbed_official 124:6a4a5b7d7324 764 #define CRC_DR_DR_Msk (0xFFFFFFFFU << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 765 #define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */
bogdanm 0:9b334a45a8ff 766
bogdanm 0:9b334a45a8ff 767 /******************* Bit definition for CRC_IDR register ********************/
mbed_official 124:6a4a5b7d7324 768 #define CRC_IDR_IDR_Pos (0U)
mbed_official 124:6a4a5b7d7324 769 #define CRC_IDR_IDR_Msk (0xFFU << CRC_IDR_IDR_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 770 #define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bit data register bits */
bogdanm 0:9b334a45a8ff 771
bogdanm 0:9b334a45a8ff 772 /******************** Bit definition for CRC_CR register ********************/
mbed_official 124:6a4a5b7d7324 773 #define CRC_CR_RESET_Pos (0U)
mbed_official 124:6a4a5b7d7324 774 #define CRC_CR_RESET_Msk (0x1U << CRC_CR_RESET_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 775 #define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET bit */
bogdanm 0:9b334a45a8ff 776
bogdanm 0:9b334a45a8ff 777 /******************************************************************************/
bogdanm 0:9b334a45a8ff 778 /* */
bogdanm 0:9b334a45a8ff 779 /* Power Control */
bogdanm 0:9b334a45a8ff 780 /* */
bogdanm 0:9b334a45a8ff 781 /******************************************************************************/
bogdanm 0:9b334a45a8ff 782
bogdanm 0:9b334a45a8ff 783 /******************** Bit definition for PWR_CR register ********************/
mbed_official 124:6a4a5b7d7324 784 #define PWR_CR_LPDS_Pos (0U)
mbed_official 124:6a4a5b7d7324 785 #define PWR_CR_LPDS_Msk (0x1U << PWR_CR_LPDS_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 786 #define PWR_CR_LPDS PWR_CR_LPDS_Msk /*!< Low-Power Deepsleep */
mbed_official 124:6a4a5b7d7324 787 #define PWR_CR_PDDS_Pos (1U)
mbed_official 124:6a4a5b7d7324 788 #define PWR_CR_PDDS_Msk (0x1U << PWR_CR_PDDS_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 789 #define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */
mbed_official 124:6a4a5b7d7324 790 #define PWR_CR_CWUF_Pos (2U)
mbed_official 124:6a4a5b7d7324 791 #define PWR_CR_CWUF_Msk (0x1U << PWR_CR_CWUF_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 792 #define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */
mbed_official 124:6a4a5b7d7324 793 #define PWR_CR_CSBF_Pos (3U)
mbed_official 124:6a4a5b7d7324 794 #define PWR_CR_CSBF_Msk (0x1U << PWR_CR_CSBF_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 795 #define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */
mbed_official 124:6a4a5b7d7324 796 #define PWR_CR_PVDE_Pos (4U)
mbed_official 124:6a4a5b7d7324 797 #define PWR_CR_PVDE_Msk (0x1U << PWR_CR_PVDE_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 798 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage Detector Enable */
mbed_official 124:6a4a5b7d7324 799
mbed_official 124:6a4a5b7d7324 800 #define PWR_CR_PLS_Pos (5U)
mbed_official 124:6a4a5b7d7324 801 #define PWR_CR_PLS_Msk (0x7U << PWR_CR_PLS_Pos) /*!< 0x000000E0 */
mbed_official 124:6a4a5b7d7324 802 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (PVD Level Selection) */
mbed_official 124:6a4a5b7d7324 803 #define PWR_CR_PLS_0 (0x1U << PWR_CR_PLS_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 804 #define PWR_CR_PLS_1 (0x2U << PWR_CR_PLS_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 805 #define PWR_CR_PLS_2 (0x4U << PWR_CR_PLS_Pos) /*!< 0x00000080 */
bogdanm 0:9b334a45a8ff 806
bogdanm 0:9b334a45a8ff 807 /*!< PVD level configuration */
mbed_official 124:6a4a5b7d7324 808 #define PWR_CR_PLS_2V2 ((uint32_t)0x00000000) /*!< PVD level 2.2V */
mbed_official 124:6a4a5b7d7324 809 #define PWR_CR_PLS_2V3 ((uint32_t)0x00000020) /*!< PVD level 2.3V */
mbed_official 124:6a4a5b7d7324 810 #define PWR_CR_PLS_2V4 ((uint32_t)0x00000040) /*!< PVD level 2.4V */
mbed_official 124:6a4a5b7d7324 811 #define PWR_CR_PLS_2V5 ((uint32_t)0x00000060) /*!< PVD level 2.5V */
mbed_official 124:6a4a5b7d7324 812 #define PWR_CR_PLS_2V6 ((uint32_t)0x00000080) /*!< PVD level 2.6V */
mbed_official 124:6a4a5b7d7324 813 #define PWR_CR_PLS_2V7 ((uint32_t)0x000000A0) /*!< PVD level 2.7V */
mbed_official 124:6a4a5b7d7324 814 #define PWR_CR_PLS_2V8 ((uint32_t)0x000000C0) /*!< PVD level 2.8V */
mbed_official 124:6a4a5b7d7324 815 #define PWR_CR_PLS_2V9 ((uint32_t)0x000000E0) /*!< PVD level 2.9V */
mbed_official 124:6a4a5b7d7324 816
mbed_official 124:6a4a5b7d7324 817 #define PWR_CR_DBP_Pos (8U)
mbed_official 124:6a4a5b7d7324 818 #define PWR_CR_DBP_Msk (0x1U << PWR_CR_DBP_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 819 #define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */
bogdanm 0:9b334a45a8ff 820
bogdanm 0:9b334a45a8ff 821
bogdanm 0:9b334a45a8ff 822 /******************* Bit definition for PWR_CSR register ********************/
mbed_official 124:6a4a5b7d7324 823 #define PWR_CSR_WUF_Pos (0U)
mbed_official 124:6a4a5b7d7324 824 #define PWR_CSR_WUF_Msk (0x1U << PWR_CSR_WUF_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 825 #define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */
mbed_official 124:6a4a5b7d7324 826 #define PWR_CSR_SBF_Pos (1U)
mbed_official 124:6a4a5b7d7324 827 #define PWR_CSR_SBF_Msk (0x1U << PWR_CSR_SBF_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 828 #define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */
mbed_official 124:6a4a5b7d7324 829 #define PWR_CSR_PVDO_Pos (2U)
mbed_official 124:6a4a5b7d7324 830 #define PWR_CSR_PVDO_Msk (0x1U << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 831 #define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */
mbed_official 124:6a4a5b7d7324 832 #define PWR_CSR_EWUP_Pos (8U)
mbed_official 124:6a4a5b7d7324 833 #define PWR_CSR_EWUP_Msk (0x1U << PWR_CSR_EWUP_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 834 #define PWR_CSR_EWUP PWR_CSR_EWUP_Msk /*!< Enable WKUP pin */
bogdanm 0:9b334a45a8ff 835
bogdanm 0:9b334a45a8ff 836 /******************************************************************************/
bogdanm 0:9b334a45a8ff 837 /* */
bogdanm 0:9b334a45a8ff 838 /* Backup registers */
bogdanm 0:9b334a45a8ff 839 /* */
bogdanm 0:9b334a45a8ff 840 /******************************************************************************/
bogdanm 0:9b334a45a8ff 841
bogdanm 0:9b334a45a8ff 842 /******************* Bit definition for BKP_DR1 register ********************/
mbed_official 124:6a4a5b7d7324 843 #define BKP_DR1_D_Pos (0U)
mbed_official 124:6a4a5b7d7324 844 #define BKP_DR1_D_Msk (0xFFFFU << BKP_DR1_D_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 845 #define BKP_DR1_D BKP_DR1_D_Msk /*!< Backup data */
bogdanm 0:9b334a45a8ff 846
bogdanm 0:9b334a45a8ff 847 /******************* Bit definition for BKP_DR2 register ********************/
mbed_official 124:6a4a5b7d7324 848 #define BKP_DR2_D_Pos (0U)
mbed_official 124:6a4a5b7d7324 849 #define BKP_DR2_D_Msk (0xFFFFU << BKP_DR2_D_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 850 #define BKP_DR2_D BKP_DR2_D_Msk /*!< Backup data */
bogdanm 0:9b334a45a8ff 851
bogdanm 0:9b334a45a8ff 852 /******************* Bit definition for BKP_DR3 register ********************/
mbed_official 124:6a4a5b7d7324 853 #define BKP_DR3_D_Pos (0U)
mbed_official 124:6a4a5b7d7324 854 #define BKP_DR3_D_Msk (0xFFFFU << BKP_DR3_D_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 855 #define BKP_DR3_D BKP_DR3_D_Msk /*!< Backup data */
bogdanm 0:9b334a45a8ff 856
bogdanm 0:9b334a45a8ff 857 /******************* Bit definition for BKP_DR4 register ********************/
mbed_official 124:6a4a5b7d7324 858 #define BKP_DR4_D_Pos (0U)
mbed_official 124:6a4a5b7d7324 859 #define BKP_DR4_D_Msk (0xFFFFU << BKP_DR4_D_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 860 #define BKP_DR4_D BKP_DR4_D_Msk /*!< Backup data */
bogdanm 0:9b334a45a8ff 861
bogdanm 0:9b334a45a8ff 862 /******************* Bit definition for BKP_DR5 register ********************/
mbed_official 124:6a4a5b7d7324 863 #define BKP_DR5_D_Pos (0U)
mbed_official 124:6a4a5b7d7324 864 #define BKP_DR5_D_Msk (0xFFFFU << BKP_DR5_D_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 865 #define BKP_DR5_D BKP_DR5_D_Msk /*!< Backup data */
bogdanm 0:9b334a45a8ff 866
bogdanm 0:9b334a45a8ff 867 /******************* Bit definition for BKP_DR6 register ********************/
mbed_official 124:6a4a5b7d7324 868 #define BKP_DR6_D_Pos (0U)
mbed_official 124:6a4a5b7d7324 869 #define BKP_DR6_D_Msk (0xFFFFU << BKP_DR6_D_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 870 #define BKP_DR6_D BKP_DR6_D_Msk /*!< Backup data */
bogdanm 0:9b334a45a8ff 871
bogdanm 0:9b334a45a8ff 872 /******************* Bit definition for BKP_DR7 register ********************/
mbed_official 124:6a4a5b7d7324 873 #define BKP_DR7_D_Pos (0U)
mbed_official 124:6a4a5b7d7324 874 #define BKP_DR7_D_Msk (0xFFFFU << BKP_DR7_D_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 875 #define BKP_DR7_D BKP_DR7_D_Msk /*!< Backup data */
bogdanm 0:9b334a45a8ff 876
bogdanm 0:9b334a45a8ff 877 /******************* Bit definition for BKP_DR8 register ********************/
mbed_official 124:6a4a5b7d7324 878 #define BKP_DR8_D_Pos (0U)
mbed_official 124:6a4a5b7d7324 879 #define BKP_DR8_D_Msk (0xFFFFU << BKP_DR8_D_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 880 #define BKP_DR8_D BKP_DR8_D_Msk /*!< Backup data */
bogdanm 0:9b334a45a8ff 881
bogdanm 0:9b334a45a8ff 882 /******************* Bit definition for BKP_DR9 register ********************/
mbed_official 124:6a4a5b7d7324 883 #define BKP_DR9_D_Pos (0U)
mbed_official 124:6a4a5b7d7324 884 #define BKP_DR9_D_Msk (0xFFFFU << BKP_DR9_D_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 885 #define BKP_DR9_D BKP_DR9_D_Msk /*!< Backup data */
bogdanm 0:9b334a45a8ff 886
bogdanm 0:9b334a45a8ff 887 /******************* Bit definition for BKP_DR10 register *******************/
mbed_official 124:6a4a5b7d7324 888 #define BKP_DR10_D_Pos (0U)
mbed_official 124:6a4a5b7d7324 889 #define BKP_DR10_D_Msk (0xFFFFU << BKP_DR10_D_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 890 #define BKP_DR10_D BKP_DR10_D_Msk /*!< Backup data */
bogdanm 0:9b334a45a8ff 891
bogdanm 0:9b334a45a8ff 892 #define RTC_BKP_NUMBER 10
bogdanm 0:9b334a45a8ff 893
bogdanm 0:9b334a45a8ff 894 /****************** Bit definition for BKP_RTCCR register *******************/
mbed_official 124:6a4a5b7d7324 895 #define BKP_RTCCR_CAL_Pos (0U)
mbed_official 124:6a4a5b7d7324 896 #define BKP_RTCCR_CAL_Msk (0x7FU << BKP_RTCCR_CAL_Pos) /*!< 0x0000007F */
mbed_official 124:6a4a5b7d7324 897 #define BKP_RTCCR_CAL BKP_RTCCR_CAL_Msk /*!< Calibration value */
mbed_official 124:6a4a5b7d7324 898 #define BKP_RTCCR_CCO_Pos (7U)
mbed_official 124:6a4a5b7d7324 899 #define BKP_RTCCR_CCO_Msk (0x1U << BKP_RTCCR_CCO_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 900 #define BKP_RTCCR_CCO BKP_RTCCR_CCO_Msk /*!< Calibration Clock Output */
mbed_official 124:6a4a5b7d7324 901 #define BKP_RTCCR_ASOE_Pos (8U)
mbed_official 124:6a4a5b7d7324 902 #define BKP_RTCCR_ASOE_Msk (0x1U << BKP_RTCCR_ASOE_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 903 #define BKP_RTCCR_ASOE BKP_RTCCR_ASOE_Msk /*!< Alarm or Second Output Enable */
mbed_official 124:6a4a5b7d7324 904 #define BKP_RTCCR_ASOS_Pos (9U)
mbed_official 124:6a4a5b7d7324 905 #define BKP_RTCCR_ASOS_Msk (0x1U << BKP_RTCCR_ASOS_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 906 #define BKP_RTCCR_ASOS BKP_RTCCR_ASOS_Msk /*!< Alarm or Second Output Selection */
bogdanm 0:9b334a45a8ff 907
bogdanm 0:9b334a45a8ff 908 /******************** Bit definition for BKP_CR register ********************/
mbed_official 124:6a4a5b7d7324 909 #define BKP_CR_TPE_Pos (0U)
mbed_official 124:6a4a5b7d7324 910 #define BKP_CR_TPE_Msk (0x1U << BKP_CR_TPE_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 911 #define BKP_CR_TPE BKP_CR_TPE_Msk /*!< TAMPER pin enable */
mbed_official 124:6a4a5b7d7324 912 #define BKP_CR_TPAL_Pos (1U)
mbed_official 124:6a4a5b7d7324 913 #define BKP_CR_TPAL_Msk (0x1U << BKP_CR_TPAL_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 914 #define BKP_CR_TPAL BKP_CR_TPAL_Msk /*!< TAMPER pin active level */
bogdanm 0:9b334a45a8ff 915
bogdanm 0:9b334a45a8ff 916 /******************* Bit definition for BKP_CSR register ********************/
mbed_official 124:6a4a5b7d7324 917 #define BKP_CSR_CTE_Pos (0U)
mbed_official 124:6a4a5b7d7324 918 #define BKP_CSR_CTE_Msk (0x1U << BKP_CSR_CTE_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 919 #define BKP_CSR_CTE BKP_CSR_CTE_Msk /*!< Clear Tamper event */
mbed_official 124:6a4a5b7d7324 920 #define BKP_CSR_CTI_Pos (1U)
mbed_official 124:6a4a5b7d7324 921 #define BKP_CSR_CTI_Msk (0x1U << BKP_CSR_CTI_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 922 #define BKP_CSR_CTI BKP_CSR_CTI_Msk /*!< Clear Tamper Interrupt */
mbed_official 124:6a4a5b7d7324 923 #define BKP_CSR_TPIE_Pos (2U)
mbed_official 124:6a4a5b7d7324 924 #define BKP_CSR_TPIE_Msk (0x1U << BKP_CSR_TPIE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 925 #define BKP_CSR_TPIE BKP_CSR_TPIE_Msk /*!< TAMPER Pin interrupt enable */
mbed_official 124:6a4a5b7d7324 926 #define BKP_CSR_TEF_Pos (8U)
mbed_official 124:6a4a5b7d7324 927 #define BKP_CSR_TEF_Msk (0x1U << BKP_CSR_TEF_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 928 #define BKP_CSR_TEF BKP_CSR_TEF_Msk /*!< Tamper Event Flag */
mbed_official 124:6a4a5b7d7324 929 #define BKP_CSR_TIF_Pos (9U)
mbed_official 124:6a4a5b7d7324 930 #define BKP_CSR_TIF_Msk (0x1U << BKP_CSR_TIF_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 931 #define BKP_CSR_TIF BKP_CSR_TIF_Msk /*!< Tamper Interrupt Flag */
bogdanm 0:9b334a45a8ff 932
bogdanm 0:9b334a45a8ff 933 /******************************************************************************/
bogdanm 0:9b334a45a8ff 934 /* */
bogdanm 0:9b334a45a8ff 935 /* Reset and Clock Control */
bogdanm 0:9b334a45a8ff 936 /* */
bogdanm 0:9b334a45a8ff 937 /******************************************************************************/
bogdanm 0:9b334a45a8ff 938
bogdanm 0:9b334a45a8ff 939 /******************** Bit definition for RCC_CR register ********************/
mbed_official 124:6a4a5b7d7324 940 #define RCC_CR_HSION_Pos (0U)
mbed_official 124:6a4a5b7d7324 941 #define RCC_CR_HSION_Msk (0x1U << RCC_CR_HSION_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 942 #define RCC_CR_HSION RCC_CR_HSION_Msk /*!< Internal High Speed clock enable */
mbed_official 124:6a4a5b7d7324 943 #define RCC_CR_HSIRDY_Pos (1U)
mbed_official 124:6a4a5b7d7324 944 #define RCC_CR_HSIRDY_Msk (0x1U << RCC_CR_HSIRDY_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 945 #define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk /*!< Internal High Speed clock ready flag */
mbed_official 124:6a4a5b7d7324 946 #define RCC_CR_HSITRIM_Pos (3U)
mbed_official 124:6a4a5b7d7324 947 #define RCC_CR_HSITRIM_Msk (0x1FU << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
mbed_official 124:6a4a5b7d7324 948 #define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk /*!< Internal High Speed clock trimming */
mbed_official 124:6a4a5b7d7324 949 #define RCC_CR_HSICAL_Pos (8U)
mbed_official 124:6a4a5b7d7324 950 #define RCC_CR_HSICAL_Msk (0xFFU << RCC_CR_HSICAL_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 951 #define RCC_CR_HSICAL RCC_CR_HSICAL_Msk /*!< Internal High Speed clock Calibration */
mbed_official 124:6a4a5b7d7324 952 #define RCC_CR_HSEON_Pos (16U)
mbed_official 124:6a4a5b7d7324 953 #define RCC_CR_HSEON_Msk (0x1U << RCC_CR_HSEON_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 954 #define RCC_CR_HSEON RCC_CR_HSEON_Msk /*!< External High Speed clock enable */
mbed_official 124:6a4a5b7d7324 955 #define RCC_CR_HSERDY_Pos (17U)
mbed_official 124:6a4a5b7d7324 956 #define RCC_CR_HSERDY_Msk (0x1U << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 957 #define RCC_CR_HSERDY RCC_CR_HSERDY_Msk /*!< External High Speed clock ready flag */
mbed_official 124:6a4a5b7d7324 958 #define RCC_CR_HSEBYP_Pos (18U)
mbed_official 124:6a4a5b7d7324 959 #define RCC_CR_HSEBYP_Msk (0x1U << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 960 #define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk /*!< External High Speed clock Bypass */
mbed_official 124:6a4a5b7d7324 961 #define RCC_CR_CSSON_Pos (19U)
mbed_official 124:6a4a5b7d7324 962 #define RCC_CR_CSSON_Msk (0x1U << RCC_CR_CSSON_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 963 #define RCC_CR_CSSON RCC_CR_CSSON_Msk /*!< Clock Security System enable */
mbed_official 124:6a4a5b7d7324 964 #define RCC_CR_PLLON_Pos (24U)
mbed_official 124:6a4a5b7d7324 965 #define RCC_CR_PLLON_Msk (0x1U << RCC_CR_PLLON_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 966 #define RCC_CR_PLLON RCC_CR_PLLON_Msk /*!< PLL enable */
mbed_official 124:6a4a5b7d7324 967 #define RCC_CR_PLLRDY_Pos (25U)
mbed_official 124:6a4a5b7d7324 968 #define RCC_CR_PLLRDY_Msk (0x1U << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 969 #define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk /*!< PLL clock ready flag */
bogdanm 0:9b334a45a8ff 970
bogdanm 0:9b334a45a8ff 971
bogdanm 0:9b334a45a8ff 972 /******************* Bit definition for RCC_CFGR register *******************/
bogdanm 0:9b334a45a8ff 973 /*!< SW configuration */
mbed_official 124:6a4a5b7d7324 974 #define RCC_CFGR_SW_Pos (0U)
mbed_official 124:6a4a5b7d7324 975 #define RCC_CFGR_SW_Msk (0x3U << RCC_CFGR_SW_Pos) /*!< 0x00000003 */
mbed_official 124:6a4a5b7d7324 976 #define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */
mbed_official 124:6a4a5b7d7324 977 #define RCC_CFGR_SW_0 (0x1U << RCC_CFGR_SW_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 978 #define RCC_CFGR_SW_1 (0x2U << RCC_CFGR_SW_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 979
mbed_official 124:6a4a5b7d7324 980 #define RCC_CFGR_SW_HSI ((uint32_t)0x00000000) /*!< HSI selected as system clock */
mbed_official 124:6a4a5b7d7324 981 #define RCC_CFGR_SW_HSE ((uint32_t)0x00000001) /*!< HSE selected as system clock */
mbed_official 124:6a4a5b7d7324 982 #define RCC_CFGR_SW_PLL ((uint32_t)0x00000002) /*!< PLL selected as system clock */
bogdanm 0:9b334a45a8ff 983
bogdanm 0:9b334a45a8ff 984 /*!< SWS configuration */
mbed_official 124:6a4a5b7d7324 985 #define RCC_CFGR_SWS_Pos (2U)
mbed_official 124:6a4a5b7d7324 986 #define RCC_CFGR_SWS_Msk (0x3U << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */
mbed_official 124:6a4a5b7d7324 987 #define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */
mbed_official 124:6a4a5b7d7324 988 #define RCC_CFGR_SWS_0 (0x1U << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 989 #define RCC_CFGR_SWS_1 (0x2U << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 990
mbed_official 124:6a4a5b7d7324 991 #define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000) /*!< HSI oscillator used as system clock */
mbed_official 124:6a4a5b7d7324 992 #define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004) /*!< HSE oscillator used as system clock */
mbed_official 124:6a4a5b7d7324 993 #define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008) /*!< PLL used as system clock */
bogdanm 0:9b334a45a8ff 994
bogdanm 0:9b334a45a8ff 995 /*!< HPRE configuration */
mbed_official 124:6a4a5b7d7324 996 #define RCC_CFGR_HPRE_Pos (4U)
mbed_official 124:6a4a5b7d7324 997 #define RCC_CFGR_HPRE_Msk (0xFU << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */
mbed_official 124:6a4a5b7d7324 998 #define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */
mbed_official 124:6a4a5b7d7324 999 #define RCC_CFGR_HPRE_0 (0x1U << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 1000 #define RCC_CFGR_HPRE_1 (0x2U << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 1001 #define RCC_CFGR_HPRE_2 (0x4U << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 1002 #define RCC_CFGR_HPRE_3 (0x8U << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 1003
mbed_official 124:6a4a5b7d7324 1004 #define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000) /*!< SYSCLK not divided */
mbed_official 124:6a4a5b7d7324 1005 #define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080) /*!< SYSCLK divided by 2 */
mbed_official 124:6a4a5b7d7324 1006 #define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090) /*!< SYSCLK divided by 4 */
mbed_official 124:6a4a5b7d7324 1007 #define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0) /*!< SYSCLK divided by 8 */
mbed_official 124:6a4a5b7d7324 1008 #define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0) /*!< SYSCLK divided by 16 */
mbed_official 124:6a4a5b7d7324 1009 #define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0) /*!< SYSCLK divided by 64 */
mbed_official 124:6a4a5b7d7324 1010 #define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0) /*!< SYSCLK divided by 128 */
mbed_official 124:6a4a5b7d7324 1011 #define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0) /*!< SYSCLK divided by 256 */
mbed_official 124:6a4a5b7d7324 1012 #define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0) /*!< SYSCLK divided by 512 */
bogdanm 0:9b334a45a8ff 1013
bogdanm 0:9b334a45a8ff 1014 /*!< PPRE1 configuration */
mbed_official 124:6a4a5b7d7324 1015 #define RCC_CFGR_PPRE1_Pos (8U)
mbed_official 124:6a4a5b7d7324 1016 #define RCC_CFGR_PPRE1_Msk (0x7U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000700 */
mbed_official 124:6a4a5b7d7324 1017 #define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */
mbed_official 124:6a4a5b7d7324 1018 #define RCC_CFGR_PPRE1_0 (0x1U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 1019 #define RCC_CFGR_PPRE1_1 (0x2U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 1020 #define RCC_CFGR_PPRE1_2 (0x4U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 1021
mbed_official 124:6a4a5b7d7324 1022 #define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
mbed_official 124:6a4a5b7d7324 1023 #define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00000400) /*!< HCLK divided by 2 */
mbed_official 124:6a4a5b7d7324 1024 #define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00000500) /*!< HCLK divided by 4 */
mbed_official 124:6a4a5b7d7324 1025 #define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00000600) /*!< HCLK divided by 8 */
mbed_official 124:6a4a5b7d7324 1026 #define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00000700) /*!< HCLK divided by 16 */
bogdanm 0:9b334a45a8ff 1027
bogdanm 0:9b334a45a8ff 1028 /*!< PPRE2 configuration */
mbed_official 124:6a4a5b7d7324 1029 #define RCC_CFGR_PPRE2_Pos (11U)
mbed_official 124:6a4a5b7d7324 1030 #define RCC_CFGR_PPRE2_Msk (0x7U << RCC_CFGR_PPRE2_Pos) /*!< 0x00003800 */
mbed_official 124:6a4a5b7d7324 1031 #define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */
mbed_official 124:6a4a5b7d7324 1032 #define RCC_CFGR_PPRE2_0 (0x1U << RCC_CFGR_PPRE2_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 1033 #define RCC_CFGR_PPRE2_1 (0x2U << RCC_CFGR_PPRE2_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 1034 #define RCC_CFGR_PPRE2_2 (0x4U << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 1035
mbed_official 124:6a4a5b7d7324 1036 #define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
mbed_official 124:6a4a5b7d7324 1037 #define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00002000) /*!< HCLK divided by 2 */
mbed_official 124:6a4a5b7d7324 1038 #define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x00002800) /*!< HCLK divided by 4 */
mbed_official 124:6a4a5b7d7324 1039 #define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x00003000) /*!< HCLK divided by 8 */
mbed_official 124:6a4a5b7d7324 1040 #define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x00003800) /*!< HCLK divided by 16 */
bogdanm 0:9b334a45a8ff 1041
bogdanm 0:9b334a45a8ff 1042 /*!< ADCPPRE configuration */
mbed_official 124:6a4a5b7d7324 1043 #define RCC_CFGR_ADCPRE_Pos (14U)
mbed_official 124:6a4a5b7d7324 1044 #define RCC_CFGR_ADCPRE_Msk (0x3U << RCC_CFGR_ADCPRE_Pos) /*!< 0x0000C000 */
mbed_official 124:6a4a5b7d7324 1045 #define RCC_CFGR_ADCPRE RCC_CFGR_ADCPRE_Msk /*!< ADCPRE[1:0] bits (ADC prescaler) */
mbed_official 124:6a4a5b7d7324 1046 #define RCC_CFGR_ADCPRE_0 (0x1U << RCC_CFGR_ADCPRE_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 1047 #define RCC_CFGR_ADCPRE_1 (0x2U << RCC_CFGR_ADCPRE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 1048
mbed_official 124:6a4a5b7d7324 1049 #define RCC_CFGR_ADCPRE_DIV2 ((uint32_t)0x00000000) /*!< PCLK2 divided by 2 */
mbed_official 124:6a4a5b7d7324 1050 #define RCC_CFGR_ADCPRE_DIV4 ((uint32_t)0x00004000) /*!< PCLK2 divided by 4 */
mbed_official 124:6a4a5b7d7324 1051 #define RCC_CFGR_ADCPRE_DIV6 ((uint32_t)0x00008000) /*!< PCLK2 divided by 6 */
mbed_official 124:6a4a5b7d7324 1052 #define RCC_CFGR_ADCPRE_DIV8 ((uint32_t)0x0000C000) /*!< PCLK2 divided by 8 */
mbed_official 124:6a4a5b7d7324 1053
mbed_official 124:6a4a5b7d7324 1054 #define RCC_CFGR_PLLSRC_Pos (16U)
mbed_official 124:6a4a5b7d7324 1055 #define RCC_CFGR_PLLSRC_Msk (0x1U << RCC_CFGR_PLLSRC_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 1056 #define RCC_CFGR_PLLSRC RCC_CFGR_PLLSRC_Msk /*!< PLL entry clock source */
mbed_official 124:6a4a5b7d7324 1057
mbed_official 124:6a4a5b7d7324 1058 #define RCC_CFGR_PLLXTPRE_Pos (17U)
mbed_official 124:6a4a5b7d7324 1059 #define RCC_CFGR_PLLXTPRE_Msk (0x1U << RCC_CFGR_PLLXTPRE_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 1060 #define RCC_CFGR_PLLXTPRE RCC_CFGR_PLLXTPRE_Msk /*!< HSE divider for PLL entry */
bogdanm 0:9b334a45a8ff 1061
bogdanm 0:9b334a45a8ff 1062 /*!< PLLMUL configuration */
mbed_official 124:6a4a5b7d7324 1063 #define RCC_CFGR_PLLMULL_Pos (18U)
mbed_official 124:6a4a5b7d7324 1064 #define RCC_CFGR_PLLMULL_Msk (0xFU << RCC_CFGR_PLLMULL_Pos) /*!< 0x003C0000 */
mbed_official 124:6a4a5b7d7324 1065 #define RCC_CFGR_PLLMULL RCC_CFGR_PLLMULL_Msk /*!< PLLMUL[3:0] bits (PLL multiplication factor) */
mbed_official 124:6a4a5b7d7324 1066 #define RCC_CFGR_PLLMULL_0 (0x1U << RCC_CFGR_PLLMULL_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 1067 #define RCC_CFGR_PLLMULL_1 (0x2U << RCC_CFGR_PLLMULL_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 1068 #define RCC_CFGR_PLLMULL_2 (0x4U << RCC_CFGR_PLLMULL_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 1069 #define RCC_CFGR_PLLMULL_3 (0x8U << RCC_CFGR_PLLMULL_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 1070
mbed_official 124:6a4a5b7d7324 1071 #define RCC_CFGR_PLLXTPRE_HSE ((uint32_t)0x00000000) /*!< HSE clock not divided for PLL entry */
mbed_official 124:6a4a5b7d7324 1072 #define RCC_CFGR_PLLXTPRE_HSE_DIV2 ((uint32_t)0x00020000) /*!< HSE clock divided by 2 for PLL entry */
mbed_official 124:6a4a5b7d7324 1073
mbed_official 124:6a4a5b7d7324 1074 #define RCC_CFGR_PLLMULL2 ((uint32_t)0x00000000) /*!< PLL input clock*2 */
mbed_official 124:6a4a5b7d7324 1075 #define RCC_CFGR_PLLMULL3_Pos (18U)
mbed_official 124:6a4a5b7d7324 1076 #define RCC_CFGR_PLLMULL3_Msk (0x1U << RCC_CFGR_PLLMULL3_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 1077 #define RCC_CFGR_PLLMULL3 RCC_CFGR_PLLMULL3_Msk /*!< PLL input clock*3 */
mbed_official 124:6a4a5b7d7324 1078 #define RCC_CFGR_PLLMULL4_Pos (19U)
mbed_official 124:6a4a5b7d7324 1079 #define RCC_CFGR_PLLMULL4_Msk (0x1U << RCC_CFGR_PLLMULL4_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 1080 #define RCC_CFGR_PLLMULL4 RCC_CFGR_PLLMULL4_Msk /*!< PLL input clock*4 */
mbed_official 124:6a4a5b7d7324 1081 #define RCC_CFGR_PLLMULL5_Pos (18U)
mbed_official 124:6a4a5b7d7324 1082 #define RCC_CFGR_PLLMULL5_Msk (0x3U << RCC_CFGR_PLLMULL5_Pos) /*!< 0x000C0000 */
mbed_official 124:6a4a5b7d7324 1083 #define RCC_CFGR_PLLMULL5 RCC_CFGR_PLLMULL5_Msk /*!< PLL input clock*5 */
mbed_official 124:6a4a5b7d7324 1084 #define RCC_CFGR_PLLMULL6_Pos (20U)
mbed_official 124:6a4a5b7d7324 1085 #define RCC_CFGR_PLLMULL6_Msk (0x1U << RCC_CFGR_PLLMULL6_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 1086 #define RCC_CFGR_PLLMULL6 RCC_CFGR_PLLMULL6_Msk /*!< PLL input clock*6 */
mbed_official 124:6a4a5b7d7324 1087 #define RCC_CFGR_PLLMULL7_Pos (18U)
mbed_official 124:6a4a5b7d7324 1088 #define RCC_CFGR_PLLMULL7_Msk (0x5U << RCC_CFGR_PLLMULL7_Pos) /*!< 0x00140000 */
mbed_official 124:6a4a5b7d7324 1089 #define RCC_CFGR_PLLMULL7 RCC_CFGR_PLLMULL7_Msk /*!< PLL input clock*7 */
mbed_official 124:6a4a5b7d7324 1090 #define RCC_CFGR_PLLMULL8_Pos (19U)
mbed_official 124:6a4a5b7d7324 1091 #define RCC_CFGR_PLLMULL8_Msk (0x3U << RCC_CFGR_PLLMULL8_Pos) /*!< 0x00180000 */
mbed_official 124:6a4a5b7d7324 1092 #define RCC_CFGR_PLLMULL8 RCC_CFGR_PLLMULL8_Msk /*!< PLL input clock*8 */
mbed_official 124:6a4a5b7d7324 1093 #define RCC_CFGR_PLLMULL9_Pos (18U)
mbed_official 124:6a4a5b7d7324 1094 #define RCC_CFGR_PLLMULL9_Msk (0x7U << RCC_CFGR_PLLMULL9_Pos) /*!< 0x001C0000 */
mbed_official 124:6a4a5b7d7324 1095 #define RCC_CFGR_PLLMULL9 RCC_CFGR_PLLMULL9_Msk /*!< PLL input clock*9 */
mbed_official 124:6a4a5b7d7324 1096 #define RCC_CFGR_PLLMULL10_Pos (21U)
mbed_official 124:6a4a5b7d7324 1097 #define RCC_CFGR_PLLMULL10_Msk (0x1U << RCC_CFGR_PLLMULL10_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 1098 #define RCC_CFGR_PLLMULL10 RCC_CFGR_PLLMULL10_Msk /*!< PLL input clock10 */
mbed_official 124:6a4a5b7d7324 1099 #define RCC_CFGR_PLLMULL11_Pos (18U)
mbed_official 124:6a4a5b7d7324 1100 #define RCC_CFGR_PLLMULL11_Msk (0x9U << RCC_CFGR_PLLMULL11_Pos) /*!< 0x00240000 */
mbed_official 124:6a4a5b7d7324 1101 #define RCC_CFGR_PLLMULL11 RCC_CFGR_PLLMULL11_Msk /*!< PLL input clock*11 */
mbed_official 124:6a4a5b7d7324 1102 #define RCC_CFGR_PLLMULL12_Pos (19U)
mbed_official 124:6a4a5b7d7324 1103 #define RCC_CFGR_PLLMULL12_Msk (0x5U << RCC_CFGR_PLLMULL12_Pos) /*!< 0x00280000 */
mbed_official 124:6a4a5b7d7324 1104 #define RCC_CFGR_PLLMULL12 RCC_CFGR_PLLMULL12_Msk /*!< PLL input clock*12 */
mbed_official 124:6a4a5b7d7324 1105 #define RCC_CFGR_PLLMULL13_Pos (18U)
mbed_official 124:6a4a5b7d7324 1106 #define RCC_CFGR_PLLMULL13_Msk (0xBU << RCC_CFGR_PLLMULL13_Pos) /*!< 0x002C0000 */
mbed_official 124:6a4a5b7d7324 1107 #define RCC_CFGR_PLLMULL13 RCC_CFGR_PLLMULL13_Msk /*!< PLL input clock*13 */
mbed_official 124:6a4a5b7d7324 1108 #define RCC_CFGR_PLLMULL14_Pos (20U)
mbed_official 124:6a4a5b7d7324 1109 #define RCC_CFGR_PLLMULL14_Msk (0x3U << RCC_CFGR_PLLMULL14_Pos) /*!< 0x00300000 */
mbed_official 124:6a4a5b7d7324 1110 #define RCC_CFGR_PLLMULL14 RCC_CFGR_PLLMULL14_Msk /*!< PLL input clock*14 */
mbed_official 124:6a4a5b7d7324 1111 #define RCC_CFGR_PLLMULL15_Pos (18U)
mbed_official 124:6a4a5b7d7324 1112 #define RCC_CFGR_PLLMULL15_Msk (0xDU << RCC_CFGR_PLLMULL15_Pos) /*!< 0x00340000 */
mbed_official 124:6a4a5b7d7324 1113 #define RCC_CFGR_PLLMULL15 RCC_CFGR_PLLMULL15_Msk /*!< PLL input clock*15 */
mbed_official 124:6a4a5b7d7324 1114 #define RCC_CFGR_PLLMULL16_Pos (19U)
mbed_official 124:6a4a5b7d7324 1115 #define RCC_CFGR_PLLMULL16_Msk (0x7U << RCC_CFGR_PLLMULL16_Pos) /*!< 0x00380000 */
mbed_official 124:6a4a5b7d7324 1116 #define RCC_CFGR_PLLMULL16 RCC_CFGR_PLLMULL16_Msk /*!< PLL input clock*16 */
mbed_official 124:6a4a5b7d7324 1117 #define RCC_CFGR_USBPRE_Pos (22U)
mbed_official 124:6a4a5b7d7324 1118 #define RCC_CFGR_USBPRE_Msk (0x1U << RCC_CFGR_USBPRE_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 1119 #define RCC_CFGR_USBPRE RCC_CFGR_USBPRE_Msk /*!< USB Device prescaler */
bogdanm 0:9b334a45a8ff 1120
bogdanm 0:9b334a45a8ff 1121 /*!< MCO configuration */
mbed_official 124:6a4a5b7d7324 1122 #define RCC_CFGR_MCO_Pos (24U)
mbed_official 124:6a4a5b7d7324 1123 #define RCC_CFGR_MCO_Msk (0x7U << RCC_CFGR_MCO_Pos) /*!< 0x07000000 */
mbed_official 124:6a4a5b7d7324 1124 #define RCC_CFGR_MCO RCC_CFGR_MCO_Msk /*!< MCO[2:0] bits (Microcontroller Clock Output) */
mbed_official 124:6a4a5b7d7324 1125 #define RCC_CFGR_MCO_0 (0x1U << RCC_CFGR_MCO_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 1126 #define RCC_CFGR_MCO_1 (0x2U << RCC_CFGR_MCO_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 1127 #define RCC_CFGR_MCO_2 (0x4U << RCC_CFGR_MCO_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 1128
mbed_official 124:6a4a5b7d7324 1129 #define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */
mbed_official 124:6a4a5b7d7324 1130 #define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!< System clock selected as MCO source */
mbed_official 124:6a4a5b7d7324 1131 #define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!< HSI clock selected as MCO source */
mbed_official 124:6a4a5b7d7324 1132 #define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!< HSE clock selected as MCO source */
mbed_official 124:6a4a5b7d7324 1133 #define RCC_CFGR_MCO_PLLCLK_DIV2 ((uint32_t)0x07000000) /*!< PLL clock divided by 2 selected as MCO source */
mbed_official 124:6a4a5b7d7324 1134
mbed_official 124:6a4a5b7d7324 1135 /* Reference defines */
mbed_official 124:6a4a5b7d7324 1136 #define RCC_CFGR_MCOSEL RCC_CFGR_MCO
mbed_official 124:6a4a5b7d7324 1137 #define RCC_CFGR_MCOSEL_0 RCC_CFGR_MCO_0
mbed_official 124:6a4a5b7d7324 1138 #define RCC_CFGR_MCOSEL_1 RCC_CFGR_MCO_1
mbed_official 124:6a4a5b7d7324 1139 #define RCC_CFGR_MCOSEL_2 RCC_CFGR_MCO_2
mbed_official 124:6a4a5b7d7324 1140 #define RCC_CFGR_MCOSEL_NOCLOCK RCC_CFGR_MCO_NOCLOCK
mbed_official 124:6a4a5b7d7324 1141 #define RCC_CFGR_MCOSEL_SYSCLK RCC_CFGR_MCO_SYSCLK
mbed_official 124:6a4a5b7d7324 1142 #define RCC_CFGR_MCOSEL_HSI RCC_CFGR_MCO_HSI
mbed_official 124:6a4a5b7d7324 1143 #define RCC_CFGR_MCOSEL_HSE RCC_CFGR_MCO_HSE
mbed_official 124:6a4a5b7d7324 1144 #define RCC_CFGR_MCOSEL_PLL_DIV2 RCC_CFGR_MCO_PLLCLK_DIV2
bogdanm 0:9b334a45a8ff 1145
bogdanm 0:9b334a45a8ff 1146 /*!<****************** Bit definition for RCC_CIR register ********************/
mbed_official 124:6a4a5b7d7324 1147 #define RCC_CIR_LSIRDYF_Pos (0U)
mbed_official 124:6a4a5b7d7324 1148 #define RCC_CIR_LSIRDYF_Msk (0x1U << RCC_CIR_LSIRDYF_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1149 #define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk /*!< LSI Ready Interrupt flag */
mbed_official 124:6a4a5b7d7324 1150 #define RCC_CIR_LSERDYF_Pos (1U)
mbed_official 124:6a4a5b7d7324 1151 #define RCC_CIR_LSERDYF_Msk (0x1U << RCC_CIR_LSERDYF_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1152 #define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk /*!< LSE Ready Interrupt flag */
mbed_official 124:6a4a5b7d7324 1153 #define RCC_CIR_HSIRDYF_Pos (2U)
mbed_official 124:6a4a5b7d7324 1154 #define RCC_CIR_HSIRDYF_Msk (0x1U << RCC_CIR_HSIRDYF_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1155 #define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk /*!< HSI Ready Interrupt flag */
mbed_official 124:6a4a5b7d7324 1156 #define RCC_CIR_HSERDYF_Pos (3U)
mbed_official 124:6a4a5b7d7324 1157 #define RCC_CIR_HSERDYF_Msk (0x1U << RCC_CIR_HSERDYF_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 1158 #define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk /*!< HSE Ready Interrupt flag */
mbed_official 124:6a4a5b7d7324 1159 #define RCC_CIR_PLLRDYF_Pos (4U)
mbed_official 124:6a4a5b7d7324 1160 #define RCC_CIR_PLLRDYF_Msk (0x1U << RCC_CIR_PLLRDYF_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 1161 #define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk /*!< PLL Ready Interrupt flag */
mbed_official 124:6a4a5b7d7324 1162 #define RCC_CIR_CSSF_Pos (7U)
mbed_official 124:6a4a5b7d7324 1163 #define RCC_CIR_CSSF_Msk (0x1U << RCC_CIR_CSSF_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 1164 #define RCC_CIR_CSSF RCC_CIR_CSSF_Msk /*!< Clock Security System Interrupt flag */
mbed_official 124:6a4a5b7d7324 1165 #define RCC_CIR_LSIRDYIE_Pos (8U)
mbed_official 124:6a4a5b7d7324 1166 #define RCC_CIR_LSIRDYIE_Msk (0x1U << RCC_CIR_LSIRDYIE_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 1167 #define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk /*!< LSI Ready Interrupt Enable */
mbed_official 124:6a4a5b7d7324 1168 #define RCC_CIR_LSERDYIE_Pos (9U)
mbed_official 124:6a4a5b7d7324 1169 #define RCC_CIR_LSERDYIE_Msk (0x1U << RCC_CIR_LSERDYIE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 1170 #define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk /*!< LSE Ready Interrupt Enable */
mbed_official 124:6a4a5b7d7324 1171 #define RCC_CIR_HSIRDYIE_Pos (10U)
mbed_official 124:6a4a5b7d7324 1172 #define RCC_CIR_HSIRDYIE_Msk (0x1U << RCC_CIR_HSIRDYIE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 1173 #define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk /*!< HSI Ready Interrupt Enable */
mbed_official 124:6a4a5b7d7324 1174 #define RCC_CIR_HSERDYIE_Pos (11U)
mbed_official 124:6a4a5b7d7324 1175 #define RCC_CIR_HSERDYIE_Msk (0x1U << RCC_CIR_HSERDYIE_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 1176 #define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk /*!< HSE Ready Interrupt Enable */
mbed_official 124:6a4a5b7d7324 1177 #define RCC_CIR_PLLRDYIE_Pos (12U)
mbed_official 124:6a4a5b7d7324 1178 #define RCC_CIR_PLLRDYIE_Msk (0x1U << RCC_CIR_PLLRDYIE_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 1179 #define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk /*!< PLL Ready Interrupt Enable */
mbed_official 124:6a4a5b7d7324 1180 #define RCC_CIR_LSIRDYC_Pos (16U)
mbed_official 124:6a4a5b7d7324 1181 #define RCC_CIR_LSIRDYC_Msk (0x1U << RCC_CIR_LSIRDYC_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 1182 #define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk /*!< LSI Ready Interrupt Clear */
mbed_official 124:6a4a5b7d7324 1183 #define RCC_CIR_LSERDYC_Pos (17U)
mbed_official 124:6a4a5b7d7324 1184 #define RCC_CIR_LSERDYC_Msk (0x1U << RCC_CIR_LSERDYC_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 1185 #define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk /*!< LSE Ready Interrupt Clear */
mbed_official 124:6a4a5b7d7324 1186 #define RCC_CIR_HSIRDYC_Pos (18U)
mbed_official 124:6a4a5b7d7324 1187 #define RCC_CIR_HSIRDYC_Msk (0x1U << RCC_CIR_HSIRDYC_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 1188 #define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk /*!< HSI Ready Interrupt Clear */
mbed_official 124:6a4a5b7d7324 1189 #define RCC_CIR_HSERDYC_Pos (19U)
mbed_official 124:6a4a5b7d7324 1190 #define RCC_CIR_HSERDYC_Msk (0x1U << RCC_CIR_HSERDYC_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 1191 #define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk /*!< HSE Ready Interrupt Clear */
mbed_official 124:6a4a5b7d7324 1192 #define RCC_CIR_PLLRDYC_Pos (20U)
mbed_official 124:6a4a5b7d7324 1193 #define RCC_CIR_PLLRDYC_Msk (0x1U << RCC_CIR_PLLRDYC_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 1194 #define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk /*!< PLL Ready Interrupt Clear */
mbed_official 124:6a4a5b7d7324 1195 #define RCC_CIR_CSSC_Pos (23U)
mbed_official 124:6a4a5b7d7324 1196 #define RCC_CIR_CSSC_Msk (0x1U << RCC_CIR_CSSC_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 1197 #define RCC_CIR_CSSC RCC_CIR_CSSC_Msk /*!< Clock Security System Interrupt Clear */
bogdanm 0:9b334a45a8ff 1198
bogdanm 0:9b334a45a8ff 1199
bogdanm 0:9b334a45a8ff 1200 /***************** Bit definition for RCC_APB2RSTR register *****************/
mbed_official 124:6a4a5b7d7324 1201 #define RCC_APB2RSTR_AFIORST_Pos (0U)
mbed_official 124:6a4a5b7d7324 1202 #define RCC_APB2RSTR_AFIORST_Msk (0x1U << RCC_APB2RSTR_AFIORST_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1203 #define RCC_APB2RSTR_AFIORST RCC_APB2RSTR_AFIORST_Msk /*!< Alternate Function I/O reset */
mbed_official 124:6a4a5b7d7324 1204 #define RCC_APB2RSTR_IOPARST_Pos (2U)
mbed_official 124:6a4a5b7d7324 1205 #define RCC_APB2RSTR_IOPARST_Msk (0x1U << RCC_APB2RSTR_IOPARST_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1206 #define RCC_APB2RSTR_IOPARST RCC_APB2RSTR_IOPARST_Msk /*!< I/O port A reset */
mbed_official 124:6a4a5b7d7324 1207 #define RCC_APB2RSTR_IOPBRST_Pos (3U)
mbed_official 124:6a4a5b7d7324 1208 #define RCC_APB2RSTR_IOPBRST_Msk (0x1U << RCC_APB2RSTR_IOPBRST_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 1209 #define RCC_APB2RSTR_IOPBRST RCC_APB2RSTR_IOPBRST_Msk /*!< I/O port B reset */
mbed_official 124:6a4a5b7d7324 1210 #define RCC_APB2RSTR_IOPCRST_Pos (4U)
mbed_official 124:6a4a5b7d7324 1211 #define RCC_APB2RSTR_IOPCRST_Msk (0x1U << RCC_APB2RSTR_IOPCRST_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 1212 #define RCC_APB2RSTR_IOPCRST RCC_APB2RSTR_IOPCRST_Msk /*!< I/O port C reset */
mbed_official 124:6a4a5b7d7324 1213 #define RCC_APB2RSTR_IOPDRST_Pos (5U)
mbed_official 124:6a4a5b7d7324 1214 #define RCC_APB2RSTR_IOPDRST_Msk (0x1U << RCC_APB2RSTR_IOPDRST_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 1215 #define RCC_APB2RSTR_IOPDRST RCC_APB2RSTR_IOPDRST_Msk /*!< I/O port D reset */
mbed_official 124:6a4a5b7d7324 1216 #define RCC_APB2RSTR_ADC1RST_Pos (9U)
mbed_official 124:6a4a5b7d7324 1217 #define RCC_APB2RSTR_ADC1RST_Msk (0x1U << RCC_APB2RSTR_ADC1RST_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 1218 #define RCC_APB2RSTR_ADC1RST RCC_APB2RSTR_ADC1RST_Msk /*!< ADC 1 interface reset */
mbed_official 124:6a4a5b7d7324 1219
mbed_official 124:6a4a5b7d7324 1220 #define RCC_APB2RSTR_ADC2RST_Pos (10U)
mbed_official 124:6a4a5b7d7324 1221 #define RCC_APB2RSTR_ADC2RST_Msk (0x1U << RCC_APB2RSTR_ADC2RST_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 1222 #define RCC_APB2RSTR_ADC2RST RCC_APB2RSTR_ADC2RST_Msk /*!< ADC 2 interface reset */
mbed_official 124:6a4a5b7d7324 1223
mbed_official 124:6a4a5b7d7324 1224 #define RCC_APB2RSTR_TIM1RST_Pos (11U)
mbed_official 124:6a4a5b7d7324 1225 #define RCC_APB2RSTR_TIM1RST_Msk (0x1U << RCC_APB2RSTR_TIM1RST_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 1226 #define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk /*!< TIM1 Timer reset */
mbed_official 124:6a4a5b7d7324 1227 #define RCC_APB2RSTR_SPI1RST_Pos (12U)
mbed_official 124:6a4a5b7d7324 1228 #define RCC_APB2RSTR_SPI1RST_Msk (0x1U << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 1229 #define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk /*!< SPI 1 reset */
mbed_official 124:6a4a5b7d7324 1230 #define RCC_APB2RSTR_USART1RST_Pos (14U)
mbed_official 124:6a4a5b7d7324 1231 #define RCC_APB2RSTR_USART1RST_Msk (0x1U << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 1232 #define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk /*!< USART1 reset */
mbed_official 124:6a4a5b7d7324 1233
mbed_official 124:6a4a5b7d7324 1234
mbed_official 124:6a4a5b7d7324 1235 #define RCC_APB2RSTR_IOPERST_Pos (6U)
mbed_official 124:6a4a5b7d7324 1236 #define RCC_APB2RSTR_IOPERST_Msk (0x1U << RCC_APB2RSTR_IOPERST_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 1237 #define RCC_APB2RSTR_IOPERST RCC_APB2RSTR_IOPERST_Msk /*!< I/O port E reset */
bogdanm 0:9b334a45a8ff 1238
bogdanm 0:9b334a45a8ff 1239
bogdanm 0:9b334a45a8ff 1240
bogdanm 0:9b334a45a8ff 1241
bogdanm 0:9b334a45a8ff 1242 /***************** Bit definition for RCC_APB1RSTR register *****************/
mbed_official 124:6a4a5b7d7324 1243 #define RCC_APB1RSTR_TIM2RST_Pos (0U)
mbed_official 124:6a4a5b7d7324 1244 #define RCC_APB1RSTR_TIM2RST_Msk (0x1U << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1245 #define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk /*!< Timer 2 reset */
mbed_official 124:6a4a5b7d7324 1246 #define RCC_APB1RSTR_TIM3RST_Pos (1U)
mbed_official 124:6a4a5b7d7324 1247 #define RCC_APB1RSTR_TIM3RST_Msk (0x1U << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1248 #define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk /*!< Timer 3 reset */
mbed_official 124:6a4a5b7d7324 1249 #define RCC_APB1RSTR_WWDGRST_Pos (11U)
mbed_official 124:6a4a5b7d7324 1250 #define RCC_APB1RSTR_WWDGRST_Msk (0x1U << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 1251 #define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk /*!< Window Watchdog reset */
mbed_official 124:6a4a5b7d7324 1252 #define RCC_APB1RSTR_USART2RST_Pos (17U)
mbed_official 124:6a4a5b7d7324 1253 #define RCC_APB1RSTR_USART2RST_Msk (0x1U << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 1254 #define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk /*!< USART 2 reset */
mbed_official 124:6a4a5b7d7324 1255 #define RCC_APB1RSTR_I2C1RST_Pos (21U)
mbed_official 124:6a4a5b7d7324 1256 #define RCC_APB1RSTR_I2C1RST_Msk (0x1U << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 1257 #define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk /*!< I2C 1 reset */
mbed_official 124:6a4a5b7d7324 1258
mbed_official 124:6a4a5b7d7324 1259 #define RCC_APB1RSTR_CAN1RST_Pos (25U)
mbed_official 124:6a4a5b7d7324 1260 #define RCC_APB1RSTR_CAN1RST_Msk (0x1U << RCC_APB1RSTR_CAN1RST_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 1261 #define RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk /*!< CAN1 reset */
mbed_official 124:6a4a5b7d7324 1262
mbed_official 124:6a4a5b7d7324 1263 #define RCC_APB1RSTR_BKPRST_Pos (27U)
mbed_official 124:6a4a5b7d7324 1264 #define RCC_APB1RSTR_BKPRST_Msk (0x1U << RCC_APB1RSTR_BKPRST_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 1265 #define RCC_APB1RSTR_BKPRST RCC_APB1RSTR_BKPRST_Msk /*!< Backup interface reset */
mbed_official 124:6a4a5b7d7324 1266 #define RCC_APB1RSTR_PWRRST_Pos (28U)
mbed_official 124:6a4a5b7d7324 1267 #define RCC_APB1RSTR_PWRRST_Msk (0x1U << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 1268 #define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk /*!< Power interface reset */
mbed_official 124:6a4a5b7d7324 1269
mbed_official 124:6a4a5b7d7324 1270 #define RCC_APB1RSTR_TIM4RST_Pos (2U)
mbed_official 124:6a4a5b7d7324 1271 #define RCC_APB1RSTR_TIM4RST_Msk (0x1U << RCC_APB1RSTR_TIM4RST_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1272 #define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk /*!< Timer 4 reset */
mbed_official 124:6a4a5b7d7324 1273 #define RCC_APB1RSTR_SPI2RST_Pos (14U)
mbed_official 124:6a4a5b7d7324 1274 #define RCC_APB1RSTR_SPI2RST_Msk (0x1U << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 1275 #define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk /*!< SPI 2 reset */
mbed_official 124:6a4a5b7d7324 1276 #define RCC_APB1RSTR_USART3RST_Pos (18U)
mbed_official 124:6a4a5b7d7324 1277 #define RCC_APB1RSTR_USART3RST_Msk (0x1U << RCC_APB1RSTR_USART3RST_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 1278 #define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk /*!< USART 3 reset */
mbed_official 124:6a4a5b7d7324 1279 #define RCC_APB1RSTR_I2C2RST_Pos (22U)
mbed_official 124:6a4a5b7d7324 1280 #define RCC_APB1RSTR_I2C2RST_Msk (0x1U << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 1281 #define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk /*!< I2C 2 reset */
mbed_official 124:6a4a5b7d7324 1282
mbed_official 124:6a4a5b7d7324 1283 #define RCC_APB1RSTR_USBRST_Pos (23U)
mbed_official 124:6a4a5b7d7324 1284 #define RCC_APB1RSTR_USBRST_Msk (0x1U << RCC_APB1RSTR_USBRST_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 1285 #define RCC_APB1RSTR_USBRST RCC_APB1RSTR_USBRST_Msk /*!< USB Device reset */
bogdanm 0:9b334a45a8ff 1286
bogdanm 0:9b334a45a8ff 1287
bogdanm 0:9b334a45a8ff 1288
bogdanm 0:9b334a45a8ff 1289
bogdanm 0:9b334a45a8ff 1290
bogdanm 0:9b334a45a8ff 1291
bogdanm 0:9b334a45a8ff 1292 /****************** Bit definition for RCC_AHBENR register ******************/
mbed_official 124:6a4a5b7d7324 1293 #define RCC_AHBENR_DMA1EN_Pos (0U)
mbed_official 124:6a4a5b7d7324 1294 #define RCC_AHBENR_DMA1EN_Msk (0x1U << RCC_AHBENR_DMA1EN_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1295 #define RCC_AHBENR_DMA1EN RCC_AHBENR_DMA1EN_Msk /*!< DMA1 clock enable */
mbed_official 124:6a4a5b7d7324 1296 #define RCC_AHBENR_SRAMEN_Pos (2U)
mbed_official 124:6a4a5b7d7324 1297 #define RCC_AHBENR_SRAMEN_Msk (0x1U << RCC_AHBENR_SRAMEN_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1298 #define RCC_AHBENR_SRAMEN RCC_AHBENR_SRAMEN_Msk /*!< SRAM interface clock enable */
mbed_official 124:6a4a5b7d7324 1299 #define RCC_AHBENR_FLITFEN_Pos (4U)
mbed_official 124:6a4a5b7d7324 1300 #define RCC_AHBENR_FLITFEN_Msk (0x1U << RCC_AHBENR_FLITFEN_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 1301 #define RCC_AHBENR_FLITFEN RCC_AHBENR_FLITFEN_Msk /*!< FLITF clock enable */
mbed_official 124:6a4a5b7d7324 1302 #define RCC_AHBENR_CRCEN_Pos (6U)
mbed_official 124:6a4a5b7d7324 1303 #define RCC_AHBENR_CRCEN_Msk (0x1U << RCC_AHBENR_CRCEN_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 1304 #define RCC_AHBENR_CRCEN RCC_AHBENR_CRCEN_Msk /*!< CRC clock enable */
bogdanm 0:9b334a45a8ff 1305
bogdanm 0:9b334a45a8ff 1306
bogdanm 0:9b334a45a8ff 1307
bogdanm 0:9b334a45a8ff 1308
bogdanm 0:9b334a45a8ff 1309 /****************** Bit definition for RCC_APB2ENR register *****************/
mbed_official 124:6a4a5b7d7324 1310 #define RCC_APB2ENR_AFIOEN_Pos (0U)
mbed_official 124:6a4a5b7d7324 1311 #define RCC_APB2ENR_AFIOEN_Msk (0x1U << RCC_APB2ENR_AFIOEN_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1312 #define RCC_APB2ENR_AFIOEN RCC_APB2ENR_AFIOEN_Msk /*!< Alternate Function I/O clock enable */
mbed_official 124:6a4a5b7d7324 1313 #define RCC_APB2ENR_IOPAEN_Pos (2U)
mbed_official 124:6a4a5b7d7324 1314 #define RCC_APB2ENR_IOPAEN_Msk (0x1U << RCC_APB2ENR_IOPAEN_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1315 #define RCC_APB2ENR_IOPAEN RCC_APB2ENR_IOPAEN_Msk /*!< I/O port A clock enable */
mbed_official 124:6a4a5b7d7324 1316 #define RCC_APB2ENR_IOPBEN_Pos (3U)
mbed_official 124:6a4a5b7d7324 1317 #define RCC_APB2ENR_IOPBEN_Msk (0x1U << RCC_APB2ENR_IOPBEN_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 1318 #define RCC_APB2ENR_IOPBEN RCC_APB2ENR_IOPBEN_Msk /*!< I/O port B clock enable */
mbed_official 124:6a4a5b7d7324 1319 #define RCC_APB2ENR_IOPCEN_Pos (4U)
mbed_official 124:6a4a5b7d7324 1320 #define RCC_APB2ENR_IOPCEN_Msk (0x1U << RCC_APB2ENR_IOPCEN_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 1321 #define RCC_APB2ENR_IOPCEN RCC_APB2ENR_IOPCEN_Msk /*!< I/O port C clock enable */
mbed_official 124:6a4a5b7d7324 1322 #define RCC_APB2ENR_IOPDEN_Pos (5U)
mbed_official 124:6a4a5b7d7324 1323 #define RCC_APB2ENR_IOPDEN_Msk (0x1U << RCC_APB2ENR_IOPDEN_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 1324 #define RCC_APB2ENR_IOPDEN RCC_APB2ENR_IOPDEN_Msk /*!< I/O port D clock enable */
mbed_official 124:6a4a5b7d7324 1325 #define RCC_APB2ENR_ADC1EN_Pos (9U)
mbed_official 124:6a4a5b7d7324 1326 #define RCC_APB2ENR_ADC1EN_Msk (0x1U << RCC_APB2ENR_ADC1EN_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 1327 #define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk /*!< ADC 1 interface clock enable */
mbed_official 124:6a4a5b7d7324 1328
mbed_official 124:6a4a5b7d7324 1329 #define RCC_APB2ENR_ADC2EN_Pos (10U)
mbed_official 124:6a4a5b7d7324 1330 #define RCC_APB2ENR_ADC2EN_Msk (0x1U << RCC_APB2ENR_ADC2EN_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 1331 #define RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk /*!< ADC 2 interface clock enable */
mbed_official 124:6a4a5b7d7324 1332
mbed_official 124:6a4a5b7d7324 1333 #define RCC_APB2ENR_TIM1EN_Pos (11U)
mbed_official 124:6a4a5b7d7324 1334 #define RCC_APB2ENR_TIM1EN_Msk (0x1U << RCC_APB2ENR_TIM1EN_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 1335 #define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk /*!< TIM1 Timer clock enable */
mbed_official 124:6a4a5b7d7324 1336 #define RCC_APB2ENR_SPI1EN_Pos (12U)
mbed_official 124:6a4a5b7d7324 1337 #define RCC_APB2ENR_SPI1EN_Msk (0x1U << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 1338 #define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk /*!< SPI 1 clock enable */
mbed_official 124:6a4a5b7d7324 1339 #define RCC_APB2ENR_USART1EN_Pos (14U)
mbed_official 124:6a4a5b7d7324 1340 #define RCC_APB2ENR_USART1EN_Msk (0x1U << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 1341 #define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk /*!< USART1 clock enable */
mbed_official 124:6a4a5b7d7324 1342
mbed_official 124:6a4a5b7d7324 1343
mbed_official 124:6a4a5b7d7324 1344 #define RCC_APB2ENR_IOPEEN_Pos (6U)
mbed_official 124:6a4a5b7d7324 1345 #define RCC_APB2ENR_IOPEEN_Msk (0x1U << RCC_APB2ENR_IOPEEN_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 1346 #define RCC_APB2ENR_IOPEEN RCC_APB2ENR_IOPEEN_Msk /*!< I/O port E clock enable */
bogdanm 0:9b334a45a8ff 1347
bogdanm 0:9b334a45a8ff 1348
bogdanm 0:9b334a45a8ff 1349
bogdanm 0:9b334a45a8ff 1350
bogdanm 0:9b334a45a8ff 1351 /***************** Bit definition for RCC_APB1ENR register ******************/
mbed_official 124:6a4a5b7d7324 1352 #define RCC_APB1ENR_TIM2EN_Pos (0U)
mbed_official 124:6a4a5b7d7324 1353 #define RCC_APB1ENR_TIM2EN_Msk (0x1U << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1354 #define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk /*!< Timer 2 clock enabled*/
mbed_official 124:6a4a5b7d7324 1355 #define RCC_APB1ENR_TIM3EN_Pos (1U)
mbed_official 124:6a4a5b7d7324 1356 #define RCC_APB1ENR_TIM3EN_Msk (0x1U << RCC_APB1ENR_TIM3EN_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1357 #define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk /*!< Timer 3 clock enable */
mbed_official 124:6a4a5b7d7324 1358 #define RCC_APB1ENR_WWDGEN_Pos (11U)
mbed_official 124:6a4a5b7d7324 1359 #define RCC_APB1ENR_WWDGEN_Msk (0x1U << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 1360 #define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk /*!< Window Watchdog clock enable */
mbed_official 124:6a4a5b7d7324 1361 #define RCC_APB1ENR_USART2EN_Pos (17U)
mbed_official 124:6a4a5b7d7324 1362 #define RCC_APB1ENR_USART2EN_Msk (0x1U << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 1363 #define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk /*!< USART 2 clock enable */
mbed_official 124:6a4a5b7d7324 1364 #define RCC_APB1ENR_I2C1EN_Pos (21U)
mbed_official 124:6a4a5b7d7324 1365 #define RCC_APB1ENR_I2C1EN_Msk (0x1U << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 1366 #define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk /*!< I2C 1 clock enable */
mbed_official 124:6a4a5b7d7324 1367
mbed_official 124:6a4a5b7d7324 1368 #define RCC_APB1ENR_CAN1EN_Pos (25U)
mbed_official 124:6a4a5b7d7324 1369 #define RCC_APB1ENR_CAN1EN_Msk (0x1U << RCC_APB1ENR_CAN1EN_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 1370 #define RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk /*!< CAN1 clock enable */
mbed_official 124:6a4a5b7d7324 1371
mbed_official 124:6a4a5b7d7324 1372 #define RCC_APB1ENR_BKPEN_Pos (27U)
mbed_official 124:6a4a5b7d7324 1373 #define RCC_APB1ENR_BKPEN_Msk (0x1U << RCC_APB1ENR_BKPEN_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 1374 #define RCC_APB1ENR_BKPEN RCC_APB1ENR_BKPEN_Msk /*!< Backup interface clock enable */
mbed_official 124:6a4a5b7d7324 1375 #define RCC_APB1ENR_PWREN_Pos (28U)
mbed_official 124:6a4a5b7d7324 1376 #define RCC_APB1ENR_PWREN_Msk (0x1U << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 1377 #define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk /*!< Power interface clock enable */
mbed_official 124:6a4a5b7d7324 1378
mbed_official 124:6a4a5b7d7324 1379 #define RCC_APB1ENR_TIM4EN_Pos (2U)
mbed_official 124:6a4a5b7d7324 1380 #define RCC_APB1ENR_TIM4EN_Msk (0x1U << RCC_APB1ENR_TIM4EN_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1381 #define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk /*!< Timer 4 clock enable */
mbed_official 124:6a4a5b7d7324 1382 #define RCC_APB1ENR_SPI2EN_Pos (14U)
mbed_official 124:6a4a5b7d7324 1383 #define RCC_APB1ENR_SPI2EN_Msk (0x1U << RCC_APB1ENR_SPI2EN_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 1384 #define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk /*!< SPI 2 clock enable */
mbed_official 124:6a4a5b7d7324 1385 #define RCC_APB1ENR_USART3EN_Pos (18U)
mbed_official 124:6a4a5b7d7324 1386 #define RCC_APB1ENR_USART3EN_Msk (0x1U << RCC_APB1ENR_USART3EN_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 1387 #define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk /*!< USART 3 clock enable */
mbed_official 124:6a4a5b7d7324 1388 #define RCC_APB1ENR_I2C2EN_Pos (22U)
mbed_official 124:6a4a5b7d7324 1389 #define RCC_APB1ENR_I2C2EN_Msk (0x1U << RCC_APB1ENR_I2C2EN_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 1390 #define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk /*!< I2C 2 clock enable */
mbed_official 124:6a4a5b7d7324 1391
mbed_official 124:6a4a5b7d7324 1392 #define RCC_APB1ENR_USBEN_Pos (23U)
mbed_official 124:6a4a5b7d7324 1393 #define RCC_APB1ENR_USBEN_Msk (0x1U << RCC_APB1ENR_USBEN_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 1394 #define RCC_APB1ENR_USBEN RCC_APB1ENR_USBEN_Msk /*!< USB Device clock enable */
bogdanm 0:9b334a45a8ff 1395
bogdanm 0:9b334a45a8ff 1396
bogdanm 0:9b334a45a8ff 1397
bogdanm 0:9b334a45a8ff 1398
bogdanm 0:9b334a45a8ff 1399
bogdanm 0:9b334a45a8ff 1400
bogdanm 0:9b334a45a8ff 1401 /******************* Bit definition for RCC_BDCR register *******************/
mbed_official 124:6a4a5b7d7324 1402 #define RCC_BDCR_LSEON_Pos (0U)
mbed_official 124:6a4a5b7d7324 1403 #define RCC_BDCR_LSEON_Msk (0x1U << RCC_BDCR_LSEON_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1404 #define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk /*!< External Low Speed oscillator enable */
mbed_official 124:6a4a5b7d7324 1405 #define RCC_BDCR_LSERDY_Pos (1U)
mbed_official 124:6a4a5b7d7324 1406 #define RCC_BDCR_LSERDY_Msk (0x1U << RCC_BDCR_LSERDY_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1407 #define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk /*!< External Low Speed oscillator Ready */
mbed_official 124:6a4a5b7d7324 1408 #define RCC_BDCR_LSEBYP_Pos (2U)
mbed_official 124:6a4a5b7d7324 1409 #define RCC_BDCR_LSEBYP_Msk (0x1U << RCC_BDCR_LSEBYP_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1410 #define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk /*!< External Low Speed oscillator Bypass */
mbed_official 124:6a4a5b7d7324 1411
mbed_official 124:6a4a5b7d7324 1412 #define RCC_BDCR_RTCSEL_Pos (8U)
mbed_official 124:6a4a5b7d7324 1413 #define RCC_BDCR_RTCSEL_Msk (0x3U << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 1414 #define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk /*!< RTCSEL[1:0] bits (RTC clock source selection) */
mbed_official 124:6a4a5b7d7324 1415 #define RCC_BDCR_RTCSEL_0 (0x1U << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 1416 #define RCC_BDCR_RTCSEL_1 (0x2U << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000200 */
bogdanm 0:9b334a45a8ff 1417
bogdanm 0:9b334a45a8ff 1418 /*!< RTC congiguration */
mbed_official 124:6a4a5b7d7324 1419 #define RCC_BDCR_RTCSEL_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */
mbed_official 124:6a4a5b7d7324 1420 #define RCC_BDCR_RTCSEL_LSE ((uint32_t)0x00000100) /*!< LSE oscillator clock used as RTC clock */
mbed_official 124:6a4a5b7d7324 1421 #define RCC_BDCR_RTCSEL_LSI ((uint32_t)0x00000200) /*!< LSI oscillator clock used as RTC clock */
mbed_official 124:6a4a5b7d7324 1422 #define RCC_BDCR_RTCSEL_HSE ((uint32_t)0x00000300) /*!< HSE oscillator clock divided by 128 used as RTC clock */
mbed_official 124:6a4a5b7d7324 1423
mbed_official 124:6a4a5b7d7324 1424 #define RCC_BDCR_RTCEN_Pos (15U)
mbed_official 124:6a4a5b7d7324 1425 #define RCC_BDCR_RTCEN_Msk (0x1U << RCC_BDCR_RTCEN_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 1426 #define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk /*!< RTC clock enable */
mbed_official 124:6a4a5b7d7324 1427 #define RCC_BDCR_BDRST_Pos (16U)
mbed_official 124:6a4a5b7d7324 1428 #define RCC_BDCR_BDRST_Msk (0x1U << RCC_BDCR_BDRST_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 1429 #define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk /*!< Backup domain software reset */
bogdanm 0:9b334a45a8ff 1430
bogdanm 0:9b334a45a8ff 1431 /******************* Bit definition for RCC_CSR register ********************/
mbed_official 124:6a4a5b7d7324 1432 #define RCC_CSR_LSION_Pos (0U)
mbed_official 124:6a4a5b7d7324 1433 #define RCC_CSR_LSION_Msk (0x1U << RCC_CSR_LSION_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1434 #define RCC_CSR_LSION RCC_CSR_LSION_Msk /*!< Internal Low Speed oscillator enable */
mbed_official 124:6a4a5b7d7324 1435 #define RCC_CSR_LSIRDY_Pos (1U)
mbed_official 124:6a4a5b7d7324 1436 #define RCC_CSR_LSIRDY_Msk (0x1U << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1437 #define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk /*!< Internal Low Speed oscillator Ready */
mbed_official 124:6a4a5b7d7324 1438 #define RCC_CSR_RMVF_Pos (24U)
mbed_official 124:6a4a5b7d7324 1439 #define RCC_CSR_RMVF_Msk (0x1U << RCC_CSR_RMVF_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 1440 #define RCC_CSR_RMVF RCC_CSR_RMVF_Msk /*!< Remove reset flag */
mbed_official 124:6a4a5b7d7324 1441 #define RCC_CSR_PINRSTF_Pos (26U)
mbed_official 124:6a4a5b7d7324 1442 #define RCC_CSR_PINRSTF_Msk (0x1U << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 1443 #define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk /*!< PIN reset flag */
mbed_official 124:6a4a5b7d7324 1444 #define RCC_CSR_PORRSTF_Pos (27U)
mbed_official 124:6a4a5b7d7324 1445 #define RCC_CSR_PORRSTF_Msk (0x1U << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 1446 #define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk /*!< POR/PDR reset flag */
mbed_official 124:6a4a5b7d7324 1447 #define RCC_CSR_SFTRSTF_Pos (28U)
mbed_official 124:6a4a5b7d7324 1448 #define RCC_CSR_SFTRSTF_Msk (0x1U << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 1449 #define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk /*!< Software Reset flag */
mbed_official 124:6a4a5b7d7324 1450 #define RCC_CSR_IWDGRSTF_Pos (29U)
mbed_official 124:6a4a5b7d7324 1451 #define RCC_CSR_IWDGRSTF_Msk (0x1U << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 1452 #define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk /*!< Independent Watchdog reset flag */
mbed_official 124:6a4a5b7d7324 1453 #define RCC_CSR_WWDGRSTF_Pos (30U)
mbed_official 124:6a4a5b7d7324 1454 #define RCC_CSR_WWDGRSTF_Msk (0x1U << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 1455 #define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk /*!< Window watchdog reset flag */
mbed_official 124:6a4a5b7d7324 1456 #define RCC_CSR_LPWRRSTF_Pos (31U)
mbed_official 124:6a4a5b7d7324 1457 #define RCC_CSR_LPWRRSTF_Msk (0x1U << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 1458 #define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk /*!< Low-Power reset flag */
bogdanm 0:9b334a45a8ff 1459
bogdanm 0:9b334a45a8ff 1460
bogdanm 0:9b334a45a8ff 1461
bogdanm 0:9b334a45a8ff 1462 /******************************************************************************/
bogdanm 0:9b334a45a8ff 1463 /* */
bogdanm 0:9b334a45a8ff 1464 /* General Purpose and Alternate Function I/O */
bogdanm 0:9b334a45a8ff 1465 /* */
bogdanm 0:9b334a45a8ff 1466 /******************************************************************************/
bogdanm 0:9b334a45a8ff 1467
bogdanm 0:9b334a45a8ff 1468 /******************* Bit definition for GPIO_CRL register *******************/
mbed_official 124:6a4a5b7d7324 1469 #define GPIO_CRL_MODE_Pos (0U)
mbed_official 124:6a4a5b7d7324 1470 #define GPIO_CRL_MODE_Msk (0x33333333U << GPIO_CRL_MODE_Pos) /*!< 0x33333333 */
mbed_official 124:6a4a5b7d7324 1471 #define GPIO_CRL_MODE GPIO_CRL_MODE_Msk /*!< Port x mode bits */
mbed_official 124:6a4a5b7d7324 1472
mbed_official 124:6a4a5b7d7324 1473 #define GPIO_CRL_MODE0_Pos (0U)
mbed_official 124:6a4a5b7d7324 1474 #define GPIO_CRL_MODE0_Msk (0x3U << GPIO_CRL_MODE0_Pos) /*!< 0x00000003 */
mbed_official 124:6a4a5b7d7324 1475 #define GPIO_CRL_MODE0 GPIO_CRL_MODE0_Msk /*!< MODE0[1:0] bits (Port x mode bits, pin 0) */
mbed_official 124:6a4a5b7d7324 1476 #define GPIO_CRL_MODE0_0 (0x1U << GPIO_CRL_MODE0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1477 #define GPIO_CRL_MODE0_1 (0x2U << GPIO_CRL_MODE0_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1478
mbed_official 124:6a4a5b7d7324 1479 #define GPIO_CRL_MODE1_Pos (4U)
mbed_official 124:6a4a5b7d7324 1480 #define GPIO_CRL_MODE1_Msk (0x3U << GPIO_CRL_MODE1_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 1481 #define GPIO_CRL_MODE1 GPIO_CRL_MODE1_Msk /*!< MODE1[1:0] bits (Port x mode bits, pin 1) */
mbed_official 124:6a4a5b7d7324 1482 #define GPIO_CRL_MODE1_0 (0x1U << GPIO_CRL_MODE1_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 1483 #define GPIO_CRL_MODE1_1 (0x2U << GPIO_CRL_MODE1_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 1484
mbed_official 124:6a4a5b7d7324 1485 #define GPIO_CRL_MODE2_Pos (8U)
mbed_official 124:6a4a5b7d7324 1486 #define GPIO_CRL_MODE2_Msk (0x3U << GPIO_CRL_MODE2_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 1487 #define GPIO_CRL_MODE2 GPIO_CRL_MODE2_Msk /*!< MODE2[1:0] bits (Port x mode bits, pin 2) */
mbed_official 124:6a4a5b7d7324 1488 #define GPIO_CRL_MODE2_0 (0x1U << GPIO_CRL_MODE2_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 1489 #define GPIO_CRL_MODE2_1 (0x2U << GPIO_CRL_MODE2_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 1490
mbed_official 124:6a4a5b7d7324 1491 #define GPIO_CRL_MODE3_Pos (12U)
mbed_official 124:6a4a5b7d7324 1492 #define GPIO_CRL_MODE3_Msk (0x3U << GPIO_CRL_MODE3_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 1493 #define GPIO_CRL_MODE3 GPIO_CRL_MODE3_Msk /*!< MODE3[1:0] bits (Port x mode bits, pin 3) */
mbed_official 124:6a4a5b7d7324 1494 #define GPIO_CRL_MODE3_0 (0x1U << GPIO_CRL_MODE3_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 1495 #define GPIO_CRL_MODE3_1 (0x2U << GPIO_CRL_MODE3_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 1496
mbed_official 124:6a4a5b7d7324 1497 #define GPIO_CRL_MODE4_Pos (16U)
mbed_official 124:6a4a5b7d7324 1498 #define GPIO_CRL_MODE4_Msk (0x3U << GPIO_CRL_MODE4_Pos) /*!< 0x00030000 */
mbed_official 124:6a4a5b7d7324 1499 #define GPIO_CRL_MODE4 GPIO_CRL_MODE4_Msk /*!< MODE4[1:0] bits (Port x mode bits, pin 4) */
mbed_official 124:6a4a5b7d7324 1500 #define GPIO_CRL_MODE4_0 (0x1U << GPIO_CRL_MODE4_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 1501 #define GPIO_CRL_MODE4_1 (0x2U << GPIO_CRL_MODE4_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 1502
mbed_official 124:6a4a5b7d7324 1503 #define GPIO_CRL_MODE5_Pos (20U)
mbed_official 124:6a4a5b7d7324 1504 #define GPIO_CRL_MODE5_Msk (0x3U << GPIO_CRL_MODE5_Pos) /*!< 0x00300000 */
mbed_official 124:6a4a5b7d7324 1505 #define GPIO_CRL_MODE5 GPIO_CRL_MODE5_Msk /*!< MODE5[1:0] bits (Port x mode bits, pin 5) */
mbed_official 124:6a4a5b7d7324 1506 #define GPIO_CRL_MODE5_0 (0x1U << GPIO_CRL_MODE5_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 1507 #define GPIO_CRL_MODE5_1 (0x2U << GPIO_CRL_MODE5_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 1508
mbed_official 124:6a4a5b7d7324 1509 #define GPIO_CRL_MODE6_Pos (24U)
mbed_official 124:6a4a5b7d7324 1510 #define GPIO_CRL_MODE6_Msk (0x3U << GPIO_CRL_MODE6_Pos) /*!< 0x03000000 */
mbed_official 124:6a4a5b7d7324 1511 #define GPIO_CRL_MODE6 GPIO_CRL_MODE6_Msk /*!< MODE6[1:0] bits (Port x mode bits, pin 6) */
mbed_official 124:6a4a5b7d7324 1512 #define GPIO_CRL_MODE6_0 (0x1U << GPIO_CRL_MODE6_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 1513 #define GPIO_CRL_MODE6_1 (0x2U << GPIO_CRL_MODE6_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 1514
mbed_official 124:6a4a5b7d7324 1515 #define GPIO_CRL_MODE7_Pos (28U)
mbed_official 124:6a4a5b7d7324 1516 #define GPIO_CRL_MODE7_Msk (0x3U << GPIO_CRL_MODE7_Pos) /*!< 0x30000000 */
mbed_official 124:6a4a5b7d7324 1517 #define GPIO_CRL_MODE7 GPIO_CRL_MODE7_Msk /*!< MODE7[1:0] bits (Port x mode bits, pin 7) */
mbed_official 124:6a4a5b7d7324 1518 #define GPIO_CRL_MODE7_0 (0x1U << GPIO_CRL_MODE7_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 1519 #define GPIO_CRL_MODE7_1 (0x2U << GPIO_CRL_MODE7_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 1520
mbed_official 124:6a4a5b7d7324 1521 #define GPIO_CRL_CNF_Pos (2U)
mbed_official 124:6a4a5b7d7324 1522 #define GPIO_CRL_CNF_Msk (0x33333333U << GPIO_CRL_CNF_Pos) /*!< 0xCCCCCCCC */
mbed_official 124:6a4a5b7d7324 1523 #define GPIO_CRL_CNF GPIO_CRL_CNF_Msk /*!< Port x configuration bits */
mbed_official 124:6a4a5b7d7324 1524
mbed_official 124:6a4a5b7d7324 1525 #define GPIO_CRL_CNF0_Pos (2U)
mbed_official 124:6a4a5b7d7324 1526 #define GPIO_CRL_CNF0_Msk (0x3U << GPIO_CRL_CNF0_Pos) /*!< 0x0000000C */
mbed_official 124:6a4a5b7d7324 1527 #define GPIO_CRL_CNF0 GPIO_CRL_CNF0_Msk /*!< CNF0[1:0] bits (Port x configuration bits, pin 0) */
mbed_official 124:6a4a5b7d7324 1528 #define GPIO_CRL_CNF0_0 (0x1U << GPIO_CRL_CNF0_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1529 #define GPIO_CRL_CNF0_1 (0x2U << GPIO_CRL_CNF0_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 1530
mbed_official 124:6a4a5b7d7324 1531 #define GPIO_CRL_CNF1_Pos (6U)
mbed_official 124:6a4a5b7d7324 1532 #define GPIO_CRL_CNF1_Msk (0x3U << GPIO_CRL_CNF1_Pos) /*!< 0x000000C0 */
mbed_official 124:6a4a5b7d7324 1533 #define GPIO_CRL_CNF1 GPIO_CRL_CNF1_Msk /*!< CNF1[1:0] bits (Port x configuration bits, pin 1) */
mbed_official 124:6a4a5b7d7324 1534 #define GPIO_CRL_CNF1_0 (0x1U << GPIO_CRL_CNF1_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 1535 #define GPIO_CRL_CNF1_1 (0x2U << GPIO_CRL_CNF1_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 1536
mbed_official 124:6a4a5b7d7324 1537 #define GPIO_CRL_CNF2_Pos (10U)
mbed_official 124:6a4a5b7d7324 1538 #define GPIO_CRL_CNF2_Msk (0x3U << GPIO_CRL_CNF2_Pos) /*!< 0x00000C00 */
mbed_official 124:6a4a5b7d7324 1539 #define GPIO_CRL_CNF2 GPIO_CRL_CNF2_Msk /*!< CNF2[1:0] bits (Port x configuration bits, pin 2) */
mbed_official 124:6a4a5b7d7324 1540 #define GPIO_CRL_CNF2_0 (0x1U << GPIO_CRL_CNF2_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 1541 #define GPIO_CRL_CNF2_1 (0x2U << GPIO_CRL_CNF2_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 1542
mbed_official 124:6a4a5b7d7324 1543 #define GPIO_CRL_CNF3_Pos (14U)
mbed_official 124:6a4a5b7d7324 1544 #define GPIO_CRL_CNF3_Msk (0x3U << GPIO_CRL_CNF3_Pos) /*!< 0x0000C000 */
mbed_official 124:6a4a5b7d7324 1545 #define GPIO_CRL_CNF3 GPIO_CRL_CNF3_Msk /*!< CNF3[1:0] bits (Port x configuration bits, pin 3) */
mbed_official 124:6a4a5b7d7324 1546 #define GPIO_CRL_CNF3_0 (0x1U << GPIO_CRL_CNF3_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 1547 #define GPIO_CRL_CNF3_1 (0x2U << GPIO_CRL_CNF3_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 1548
mbed_official 124:6a4a5b7d7324 1549 #define GPIO_CRL_CNF4_Pos (18U)
mbed_official 124:6a4a5b7d7324 1550 #define GPIO_CRL_CNF4_Msk (0x3U << GPIO_CRL_CNF4_Pos) /*!< 0x000C0000 */
mbed_official 124:6a4a5b7d7324 1551 #define GPIO_CRL_CNF4 GPIO_CRL_CNF4_Msk /*!< CNF4[1:0] bits (Port x configuration bits, pin 4) */
mbed_official 124:6a4a5b7d7324 1552 #define GPIO_CRL_CNF4_0 (0x1U << GPIO_CRL_CNF4_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 1553 #define GPIO_CRL_CNF4_1 (0x2U << GPIO_CRL_CNF4_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 1554
mbed_official 124:6a4a5b7d7324 1555 #define GPIO_CRL_CNF5_Pos (22U)
mbed_official 124:6a4a5b7d7324 1556 #define GPIO_CRL_CNF5_Msk (0x3U << GPIO_CRL_CNF5_Pos) /*!< 0x00C00000 */
mbed_official 124:6a4a5b7d7324 1557 #define GPIO_CRL_CNF5 GPIO_CRL_CNF5_Msk /*!< CNF5[1:0] bits (Port x configuration bits, pin 5) */
mbed_official 124:6a4a5b7d7324 1558 #define GPIO_CRL_CNF5_0 (0x1U << GPIO_CRL_CNF5_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 1559 #define GPIO_CRL_CNF5_1 (0x2U << GPIO_CRL_CNF5_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 1560
mbed_official 124:6a4a5b7d7324 1561 #define GPIO_CRL_CNF6_Pos (26U)
mbed_official 124:6a4a5b7d7324 1562 #define GPIO_CRL_CNF6_Msk (0x3U << GPIO_CRL_CNF6_Pos) /*!< 0x0C000000 */
mbed_official 124:6a4a5b7d7324 1563 #define GPIO_CRL_CNF6 GPIO_CRL_CNF6_Msk /*!< CNF6[1:0] bits (Port x configuration bits, pin 6) */
mbed_official 124:6a4a5b7d7324 1564 #define GPIO_CRL_CNF6_0 (0x1U << GPIO_CRL_CNF6_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 1565 #define GPIO_CRL_CNF6_1 (0x2U << GPIO_CRL_CNF6_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 1566
mbed_official 124:6a4a5b7d7324 1567 #define GPIO_CRL_CNF7_Pos (30U)
mbed_official 124:6a4a5b7d7324 1568 #define GPIO_CRL_CNF7_Msk (0x3U << GPIO_CRL_CNF7_Pos) /*!< 0xC0000000 */
mbed_official 124:6a4a5b7d7324 1569 #define GPIO_CRL_CNF7 GPIO_CRL_CNF7_Msk /*!< CNF7[1:0] bits (Port x configuration bits, pin 7) */
mbed_official 124:6a4a5b7d7324 1570 #define GPIO_CRL_CNF7_0 (0x1U << GPIO_CRL_CNF7_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 1571 #define GPIO_CRL_CNF7_1 (0x2U << GPIO_CRL_CNF7_Pos) /*!< 0x80000000 */
bogdanm 0:9b334a45a8ff 1572
bogdanm 0:9b334a45a8ff 1573 /******************* Bit definition for GPIO_CRH register *******************/
mbed_official 124:6a4a5b7d7324 1574 #define GPIO_CRH_MODE_Pos (0U)
mbed_official 124:6a4a5b7d7324 1575 #define GPIO_CRH_MODE_Msk (0x33333333U << GPIO_CRH_MODE_Pos) /*!< 0x33333333 */
mbed_official 124:6a4a5b7d7324 1576 #define GPIO_CRH_MODE GPIO_CRH_MODE_Msk /*!< Port x mode bits */
mbed_official 124:6a4a5b7d7324 1577
mbed_official 124:6a4a5b7d7324 1578 #define GPIO_CRH_MODE8_Pos (0U)
mbed_official 124:6a4a5b7d7324 1579 #define GPIO_CRH_MODE8_Msk (0x3U << GPIO_CRH_MODE8_Pos) /*!< 0x00000003 */
mbed_official 124:6a4a5b7d7324 1580 #define GPIO_CRH_MODE8 GPIO_CRH_MODE8_Msk /*!< MODE8[1:0] bits (Port x mode bits, pin 8) */
mbed_official 124:6a4a5b7d7324 1581 #define GPIO_CRH_MODE8_0 (0x1U << GPIO_CRH_MODE8_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1582 #define GPIO_CRH_MODE8_1 (0x2U << GPIO_CRH_MODE8_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1583
mbed_official 124:6a4a5b7d7324 1584 #define GPIO_CRH_MODE9_Pos (4U)
mbed_official 124:6a4a5b7d7324 1585 #define GPIO_CRH_MODE9_Msk (0x3U << GPIO_CRH_MODE9_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 1586 #define GPIO_CRH_MODE9 GPIO_CRH_MODE9_Msk /*!< MODE9[1:0] bits (Port x mode bits, pin 9) */
mbed_official 124:6a4a5b7d7324 1587 #define GPIO_CRH_MODE9_0 (0x1U << GPIO_CRH_MODE9_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 1588 #define GPIO_CRH_MODE9_1 (0x2U << GPIO_CRH_MODE9_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 1589
mbed_official 124:6a4a5b7d7324 1590 #define GPIO_CRH_MODE10_Pos (8U)
mbed_official 124:6a4a5b7d7324 1591 #define GPIO_CRH_MODE10_Msk (0x3U << GPIO_CRH_MODE10_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 1592 #define GPIO_CRH_MODE10 GPIO_CRH_MODE10_Msk /*!< MODE10[1:0] bits (Port x mode bits, pin 10) */
mbed_official 124:6a4a5b7d7324 1593 #define GPIO_CRH_MODE10_0 (0x1U << GPIO_CRH_MODE10_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 1594 #define GPIO_CRH_MODE10_1 (0x2U << GPIO_CRH_MODE10_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 1595
mbed_official 124:6a4a5b7d7324 1596 #define GPIO_CRH_MODE11_Pos (12U)
mbed_official 124:6a4a5b7d7324 1597 #define GPIO_CRH_MODE11_Msk (0x3U << GPIO_CRH_MODE11_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 1598 #define GPIO_CRH_MODE11 GPIO_CRH_MODE11_Msk /*!< MODE11[1:0] bits (Port x mode bits, pin 11) */
mbed_official 124:6a4a5b7d7324 1599 #define GPIO_CRH_MODE11_0 (0x1U << GPIO_CRH_MODE11_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 1600 #define GPIO_CRH_MODE11_1 (0x2U << GPIO_CRH_MODE11_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 1601
mbed_official 124:6a4a5b7d7324 1602 #define GPIO_CRH_MODE12_Pos (16U)
mbed_official 124:6a4a5b7d7324 1603 #define GPIO_CRH_MODE12_Msk (0x3U << GPIO_CRH_MODE12_Pos) /*!< 0x00030000 */
mbed_official 124:6a4a5b7d7324 1604 #define GPIO_CRH_MODE12 GPIO_CRH_MODE12_Msk /*!< MODE12[1:0] bits (Port x mode bits, pin 12) */
mbed_official 124:6a4a5b7d7324 1605 #define GPIO_CRH_MODE12_0 (0x1U << GPIO_CRH_MODE12_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 1606 #define GPIO_CRH_MODE12_1 (0x2U << GPIO_CRH_MODE12_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 1607
mbed_official 124:6a4a5b7d7324 1608 #define GPIO_CRH_MODE13_Pos (20U)
mbed_official 124:6a4a5b7d7324 1609 #define GPIO_CRH_MODE13_Msk (0x3U << GPIO_CRH_MODE13_Pos) /*!< 0x00300000 */
mbed_official 124:6a4a5b7d7324 1610 #define GPIO_CRH_MODE13 GPIO_CRH_MODE13_Msk /*!< MODE13[1:0] bits (Port x mode bits, pin 13) */
mbed_official 124:6a4a5b7d7324 1611 #define GPIO_CRH_MODE13_0 (0x1U << GPIO_CRH_MODE13_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 1612 #define GPIO_CRH_MODE13_1 (0x2U << GPIO_CRH_MODE13_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 1613
mbed_official 124:6a4a5b7d7324 1614 #define GPIO_CRH_MODE14_Pos (24U)
mbed_official 124:6a4a5b7d7324 1615 #define GPIO_CRH_MODE14_Msk (0x3U << GPIO_CRH_MODE14_Pos) /*!< 0x03000000 */
mbed_official 124:6a4a5b7d7324 1616 #define GPIO_CRH_MODE14 GPIO_CRH_MODE14_Msk /*!< MODE14[1:0] bits (Port x mode bits, pin 14) */
mbed_official 124:6a4a5b7d7324 1617 #define GPIO_CRH_MODE14_0 (0x1U << GPIO_CRH_MODE14_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 1618 #define GPIO_CRH_MODE14_1 (0x2U << GPIO_CRH_MODE14_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 1619
mbed_official 124:6a4a5b7d7324 1620 #define GPIO_CRH_MODE15_Pos (28U)
mbed_official 124:6a4a5b7d7324 1621 #define GPIO_CRH_MODE15_Msk (0x3U << GPIO_CRH_MODE15_Pos) /*!< 0x30000000 */
mbed_official 124:6a4a5b7d7324 1622 #define GPIO_CRH_MODE15 GPIO_CRH_MODE15_Msk /*!< MODE15[1:0] bits (Port x mode bits, pin 15) */
mbed_official 124:6a4a5b7d7324 1623 #define GPIO_CRH_MODE15_0 (0x1U << GPIO_CRH_MODE15_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 1624 #define GPIO_CRH_MODE15_1 (0x2U << GPIO_CRH_MODE15_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 1625
mbed_official 124:6a4a5b7d7324 1626 #define GPIO_CRH_CNF_Pos (2U)
mbed_official 124:6a4a5b7d7324 1627 #define GPIO_CRH_CNF_Msk (0x33333333U << GPIO_CRH_CNF_Pos) /*!< 0xCCCCCCCC */
mbed_official 124:6a4a5b7d7324 1628 #define GPIO_CRH_CNF GPIO_CRH_CNF_Msk /*!< Port x configuration bits */
mbed_official 124:6a4a5b7d7324 1629
mbed_official 124:6a4a5b7d7324 1630 #define GPIO_CRH_CNF8_Pos (2U)
mbed_official 124:6a4a5b7d7324 1631 #define GPIO_CRH_CNF8_Msk (0x3U << GPIO_CRH_CNF8_Pos) /*!< 0x0000000C */
mbed_official 124:6a4a5b7d7324 1632 #define GPIO_CRH_CNF8 GPIO_CRH_CNF8_Msk /*!< CNF8[1:0] bits (Port x configuration bits, pin 8) */
mbed_official 124:6a4a5b7d7324 1633 #define GPIO_CRH_CNF8_0 (0x1U << GPIO_CRH_CNF8_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1634 #define GPIO_CRH_CNF8_1 (0x2U << GPIO_CRH_CNF8_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 1635
mbed_official 124:6a4a5b7d7324 1636 #define GPIO_CRH_CNF9_Pos (6U)
mbed_official 124:6a4a5b7d7324 1637 #define GPIO_CRH_CNF9_Msk (0x3U << GPIO_CRH_CNF9_Pos) /*!< 0x000000C0 */
mbed_official 124:6a4a5b7d7324 1638 #define GPIO_CRH_CNF9 GPIO_CRH_CNF9_Msk /*!< CNF9[1:0] bits (Port x configuration bits, pin 9) */
mbed_official 124:6a4a5b7d7324 1639 #define GPIO_CRH_CNF9_0 (0x1U << GPIO_CRH_CNF9_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 1640 #define GPIO_CRH_CNF9_1 (0x2U << GPIO_CRH_CNF9_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 1641
mbed_official 124:6a4a5b7d7324 1642 #define GPIO_CRH_CNF10_Pos (10U)
mbed_official 124:6a4a5b7d7324 1643 #define GPIO_CRH_CNF10_Msk (0x3U << GPIO_CRH_CNF10_Pos) /*!< 0x00000C00 */
mbed_official 124:6a4a5b7d7324 1644 #define GPIO_CRH_CNF10 GPIO_CRH_CNF10_Msk /*!< CNF10[1:0] bits (Port x configuration bits, pin 10) */
mbed_official 124:6a4a5b7d7324 1645 #define GPIO_CRH_CNF10_0 (0x1U << GPIO_CRH_CNF10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 1646 #define GPIO_CRH_CNF10_1 (0x2U << GPIO_CRH_CNF10_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 1647
mbed_official 124:6a4a5b7d7324 1648 #define GPIO_CRH_CNF11_Pos (14U)
mbed_official 124:6a4a5b7d7324 1649 #define GPIO_CRH_CNF11_Msk (0x3U << GPIO_CRH_CNF11_Pos) /*!< 0x0000C000 */
mbed_official 124:6a4a5b7d7324 1650 #define GPIO_CRH_CNF11 GPIO_CRH_CNF11_Msk /*!< CNF11[1:0] bits (Port x configuration bits, pin 11) */
mbed_official 124:6a4a5b7d7324 1651 #define GPIO_CRH_CNF11_0 (0x1U << GPIO_CRH_CNF11_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 1652 #define GPIO_CRH_CNF11_1 (0x2U << GPIO_CRH_CNF11_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 1653
mbed_official 124:6a4a5b7d7324 1654 #define GPIO_CRH_CNF12_Pos (18U)
mbed_official 124:6a4a5b7d7324 1655 #define GPIO_CRH_CNF12_Msk (0x3U << GPIO_CRH_CNF12_Pos) /*!< 0x000C0000 */
mbed_official 124:6a4a5b7d7324 1656 #define GPIO_CRH_CNF12 GPIO_CRH_CNF12_Msk /*!< CNF12[1:0] bits (Port x configuration bits, pin 12) */
mbed_official 124:6a4a5b7d7324 1657 #define GPIO_CRH_CNF12_0 (0x1U << GPIO_CRH_CNF12_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 1658 #define GPIO_CRH_CNF12_1 (0x2U << GPIO_CRH_CNF12_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 1659
mbed_official 124:6a4a5b7d7324 1660 #define GPIO_CRH_CNF13_Pos (22U)
mbed_official 124:6a4a5b7d7324 1661 #define GPIO_CRH_CNF13_Msk (0x3U << GPIO_CRH_CNF13_Pos) /*!< 0x00C00000 */
mbed_official 124:6a4a5b7d7324 1662 #define GPIO_CRH_CNF13 GPIO_CRH_CNF13_Msk /*!< CNF13[1:0] bits (Port x configuration bits, pin 13) */
mbed_official 124:6a4a5b7d7324 1663 #define GPIO_CRH_CNF13_0 (0x1U << GPIO_CRH_CNF13_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 1664 #define GPIO_CRH_CNF13_1 (0x2U << GPIO_CRH_CNF13_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 1665
mbed_official 124:6a4a5b7d7324 1666 #define GPIO_CRH_CNF14_Pos (26U)
mbed_official 124:6a4a5b7d7324 1667 #define GPIO_CRH_CNF14_Msk (0x3U << GPIO_CRH_CNF14_Pos) /*!< 0x0C000000 */
mbed_official 124:6a4a5b7d7324 1668 #define GPIO_CRH_CNF14 GPIO_CRH_CNF14_Msk /*!< CNF14[1:0] bits (Port x configuration bits, pin 14) */
mbed_official 124:6a4a5b7d7324 1669 #define GPIO_CRH_CNF14_0 (0x1U << GPIO_CRH_CNF14_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 1670 #define GPIO_CRH_CNF14_1 (0x2U << GPIO_CRH_CNF14_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 1671
mbed_official 124:6a4a5b7d7324 1672 #define GPIO_CRH_CNF15_Pos (30U)
mbed_official 124:6a4a5b7d7324 1673 #define GPIO_CRH_CNF15_Msk (0x3U << GPIO_CRH_CNF15_Pos) /*!< 0xC0000000 */
mbed_official 124:6a4a5b7d7324 1674 #define GPIO_CRH_CNF15 GPIO_CRH_CNF15_Msk /*!< CNF15[1:0] bits (Port x configuration bits, pin 15) */
mbed_official 124:6a4a5b7d7324 1675 #define GPIO_CRH_CNF15_0 (0x1U << GPIO_CRH_CNF15_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 1676 #define GPIO_CRH_CNF15_1 (0x2U << GPIO_CRH_CNF15_Pos) /*!< 0x80000000 */
bogdanm 0:9b334a45a8ff 1677
bogdanm 0:9b334a45a8ff 1678 /*!<****************** Bit definition for GPIO_IDR register *******************/
mbed_official 124:6a4a5b7d7324 1679 #define GPIO_IDR_IDR0_Pos (0U)
mbed_official 124:6a4a5b7d7324 1680 #define GPIO_IDR_IDR0_Msk (0x1U << GPIO_IDR_IDR0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1681 #define GPIO_IDR_IDR0 GPIO_IDR_IDR0_Msk /*!< Port input data, bit 0 */
mbed_official 124:6a4a5b7d7324 1682 #define GPIO_IDR_IDR1_Pos (1U)
mbed_official 124:6a4a5b7d7324 1683 #define GPIO_IDR_IDR1_Msk (0x1U << GPIO_IDR_IDR1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1684 #define GPIO_IDR_IDR1 GPIO_IDR_IDR1_Msk /*!< Port input data, bit 1 */
mbed_official 124:6a4a5b7d7324 1685 #define GPIO_IDR_IDR2_Pos (2U)
mbed_official 124:6a4a5b7d7324 1686 #define GPIO_IDR_IDR2_Msk (0x1U << GPIO_IDR_IDR2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1687 #define GPIO_IDR_IDR2 GPIO_IDR_IDR2_Msk /*!< Port input data, bit 2 */
mbed_official 124:6a4a5b7d7324 1688 #define GPIO_IDR_IDR3_Pos (3U)
mbed_official 124:6a4a5b7d7324 1689 #define GPIO_IDR_IDR3_Msk (0x1U << GPIO_IDR_IDR3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 1690 #define GPIO_IDR_IDR3 GPIO_IDR_IDR3_Msk /*!< Port input data, bit 3 */
mbed_official 124:6a4a5b7d7324 1691 #define GPIO_IDR_IDR4_Pos (4U)
mbed_official 124:6a4a5b7d7324 1692 #define GPIO_IDR_IDR4_Msk (0x1U << GPIO_IDR_IDR4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 1693 #define GPIO_IDR_IDR4 GPIO_IDR_IDR4_Msk /*!< Port input data, bit 4 */
mbed_official 124:6a4a5b7d7324 1694 #define GPIO_IDR_IDR5_Pos (5U)
mbed_official 124:6a4a5b7d7324 1695 #define GPIO_IDR_IDR5_Msk (0x1U << GPIO_IDR_IDR5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 1696 #define GPIO_IDR_IDR5 GPIO_IDR_IDR5_Msk /*!< Port input data, bit 5 */
mbed_official 124:6a4a5b7d7324 1697 #define GPIO_IDR_IDR6_Pos (6U)
mbed_official 124:6a4a5b7d7324 1698 #define GPIO_IDR_IDR6_Msk (0x1U << GPIO_IDR_IDR6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 1699 #define GPIO_IDR_IDR6 GPIO_IDR_IDR6_Msk /*!< Port input data, bit 6 */
mbed_official 124:6a4a5b7d7324 1700 #define GPIO_IDR_IDR7_Pos (7U)
mbed_official 124:6a4a5b7d7324 1701 #define GPIO_IDR_IDR7_Msk (0x1U << GPIO_IDR_IDR7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 1702 #define GPIO_IDR_IDR7 GPIO_IDR_IDR7_Msk /*!< Port input data, bit 7 */
mbed_official 124:6a4a5b7d7324 1703 #define GPIO_IDR_IDR8_Pos (8U)
mbed_official 124:6a4a5b7d7324 1704 #define GPIO_IDR_IDR8_Msk (0x1U << GPIO_IDR_IDR8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 1705 #define GPIO_IDR_IDR8 GPIO_IDR_IDR8_Msk /*!< Port input data, bit 8 */
mbed_official 124:6a4a5b7d7324 1706 #define GPIO_IDR_IDR9_Pos (9U)
mbed_official 124:6a4a5b7d7324 1707 #define GPIO_IDR_IDR9_Msk (0x1U << GPIO_IDR_IDR9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 1708 #define GPIO_IDR_IDR9 GPIO_IDR_IDR9_Msk /*!< Port input data, bit 9 */
mbed_official 124:6a4a5b7d7324 1709 #define GPIO_IDR_IDR10_Pos (10U)
mbed_official 124:6a4a5b7d7324 1710 #define GPIO_IDR_IDR10_Msk (0x1U << GPIO_IDR_IDR10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 1711 #define GPIO_IDR_IDR10 GPIO_IDR_IDR10_Msk /*!< Port input data, bit 10 */
mbed_official 124:6a4a5b7d7324 1712 #define GPIO_IDR_IDR11_Pos (11U)
mbed_official 124:6a4a5b7d7324 1713 #define GPIO_IDR_IDR11_Msk (0x1U << GPIO_IDR_IDR11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 1714 #define GPIO_IDR_IDR11 GPIO_IDR_IDR11_Msk /*!< Port input data, bit 11 */
mbed_official 124:6a4a5b7d7324 1715 #define GPIO_IDR_IDR12_Pos (12U)
mbed_official 124:6a4a5b7d7324 1716 #define GPIO_IDR_IDR12_Msk (0x1U << GPIO_IDR_IDR12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 1717 #define GPIO_IDR_IDR12 GPIO_IDR_IDR12_Msk /*!< Port input data, bit 12 */
mbed_official 124:6a4a5b7d7324 1718 #define GPIO_IDR_IDR13_Pos (13U)
mbed_official 124:6a4a5b7d7324 1719 #define GPIO_IDR_IDR13_Msk (0x1U << GPIO_IDR_IDR13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 1720 #define GPIO_IDR_IDR13 GPIO_IDR_IDR13_Msk /*!< Port input data, bit 13 */
mbed_official 124:6a4a5b7d7324 1721 #define GPIO_IDR_IDR14_Pos (14U)
mbed_official 124:6a4a5b7d7324 1722 #define GPIO_IDR_IDR14_Msk (0x1U << GPIO_IDR_IDR14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 1723 #define GPIO_IDR_IDR14 GPIO_IDR_IDR14_Msk /*!< Port input data, bit 14 */
mbed_official 124:6a4a5b7d7324 1724 #define GPIO_IDR_IDR15_Pos (15U)
mbed_official 124:6a4a5b7d7324 1725 #define GPIO_IDR_IDR15_Msk (0x1U << GPIO_IDR_IDR15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 1726 #define GPIO_IDR_IDR15 GPIO_IDR_IDR15_Msk /*!< Port input data, bit 15 */
bogdanm 0:9b334a45a8ff 1727
bogdanm 0:9b334a45a8ff 1728 /******************* Bit definition for GPIO_ODR register *******************/
mbed_official 124:6a4a5b7d7324 1729 #define GPIO_ODR_ODR0_Pos (0U)
mbed_official 124:6a4a5b7d7324 1730 #define GPIO_ODR_ODR0_Msk (0x1U << GPIO_ODR_ODR0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1731 #define GPIO_ODR_ODR0 GPIO_ODR_ODR0_Msk /*!< Port output data, bit 0 */
mbed_official 124:6a4a5b7d7324 1732 #define GPIO_ODR_ODR1_Pos (1U)
mbed_official 124:6a4a5b7d7324 1733 #define GPIO_ODR_ODR1_Msk (0x1U << GPIO_ODR_ODR1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1734 #define GPIO_ODR_ODR1 GPIO_ODR_ODR1_Msk /*!< Port output data, bit 1 */
mbed_official 124:6a4a5b7d7324 1735 #define GPIO_ODR_ODR2_Pos (2U)
mbed_official 124:6a4a5b7d7324 1736 #define GPIO_ODR_ODR2_Msk (0x1U << GPIO_ODR_ODR2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1737 #define GPIO_ODR_ODR2 GPIO_ODR_ODR2_Msk /*!< Port output data, bit 2 */
mbed_official 124:6a4a5b7d7324 1738 #define GPIO_ODR_ODR3_Pos (3U)
mbed_official 124:6a4a5b7d7324 1739 #define GPIO_ODR_ODR3_Msk (0x1U << GPIO_ODR_ODR3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 1740 #define GPIO_ODR_ODR3 GPIO_ODR_ODR3_Msk /*!< Port output data, bit 3 */
mbed_official 124:6a4a5b7d7324 1741 #define GPIO_ODR_ODR4_Pos (4U)
mbed_official 124:6a4a5b7d7324 1742 #define GPIO_ODR_ODR4_Msk (0x1U << GPIO_ODR_ODR4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 1743 #define GPIO_ODR_ODR4 GPIO_ODR_ODR4_Msk /*!< Port output data, bit 4 */
mbed_official 124:6a4a5b7d7324 1744 #define GPIO_ODR_ODR5_Pos (5U)
mbed_official 124:6a4a5b7d7324 1745 #define GPIO_ODR_ODR5_Msk (0x1U << GPIO_ODR_ODR5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 1746 #define GPIO_ODR_ODR5 GPIO_ODR_ODR5_Msk /*!< Port output data, bit 5 */
mbed_official 124:6a4a5b7d7324 1747 #define GPIO_ODR_ODR6_Pos (6U)
mbed_official 124:6a4a5b7d7324 1748 #define GPIO_ODR_ODR6_Msk (0x1U << GPIO_ODR_ODR6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 1749 #define GPIO_ODR_ODR6 GPIO_ODR_ODR6_Msk /*!< Port output data, bit 6 */
mbed_official 124:6a4a5b7d7324 1750 #define GPIO_ODR_ODR7_Pos (7U)
mbed_official 124:6a4a5b7d7324 1751 #define GPIO_ODR_ODR7_Msk (0x1U << GPIO_ODR_ODR7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 1752 #define GPIO_ODR_ODR7 GPIO_ODR_ODR7_Msk /*!< Port output data, bit 7 */
mbed_official 124:6a4a5b7d7324 1753 #define GPIO_ODR_ODR8_Pos (8U)
mbed_official 124:6a4a5b7d7324 1754 #define GPIO_ODR_ODR8_Msk (0x1U << GPIO_ODR_ODR8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 1755 #define GPIO_ODR_ODR8 GPIO_ODR_ODR8_Msk /*!< Port output data, bit 8 */
mbed_official 124:6a4a5b7d7324 1756 #define GPIO_ODR_ODR9_Pos (9U)
mbed_official 124:6a4a5b7d7324 1757 #define GPIO_ODR_ODR9_Msk (0x1U << GPIO_ODR_ODR9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 1758 #define GPIO_ODR_ODR9 GPIO_ODR_ODR9_Msk /*!< Port output data, bit 9 */
mbed_official 124:6a4a5b7d7324 1759 #define GPIO_ODR_ODR10_Pos (10U)
mbed_official 124:6a4a5b7d7324 1760 #define GPIO_ODR_ODR10_Msk (0x1U << GPIO_ODR_ODR10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 1761 #define GPIO_ODR_ODR10 GPIO_ODR_ODR10_Msk /*!< Port output data, bit 10 */
mbed_official 124:6a4a5b7d7324 1762 #define GPIO_ODR_ODR11_Pos (11U)
mbed_official 124:6a4a5b7d7324 1763 #define GPIO_ODR_ODR11_Msk (0x1U << GPIO_ODR_ODR11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 1764 #define GPIO_ODR_ODR11 GPIO_ODR_ODR11_Msk /*!< Port output data, bit 11 */
mbed_official 124:6a4a5b7d7324 1765 #define GPIO_ODR_ODR12_Pos (12U)
mbed_official 124:6a4a5b7d7324 1766 #define GPIO_ODR_ODR12_Msk (0x1U << GPIO_ODR_ODR12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 1767 #define GPIO_ODR_ODR12 GPIO_ODR_ODR12_Msk /*!< Port output data, bit 12 */
mbed_official 124:6a4a5b7d7324 1768 #define GPIO_ODR_ODR13_Pos (13U)
mbed_official 124:6a4a5b7d7324 1769 #define GPIO_ODR_ODR13_Msk (0x1U << GPIO_ODR_ODR13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 1770 #define GPIO_ODR_ODR13 GPIO_ODR_ODR13_Msk /*!< Port output data, bit 13 */
mbed_official 124:6a4a5b7d7324 1771 #define GPIO_ODR_ODR14_Pos (14U)
mbed_official 124:6a4a5b7d7324 1772 #define GPIO_ODR_ODR14_Msk (0x1U << GPIO_ODR_ODR14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 1773 #define GPIO_ODR_ODR14 GPIO_ODR_ODR14_Msk /*!< Port output data, bit 14 */
mbed_official 124:6a4a5b7d7324 1774 #define GPIO_ODR_ODR15_Pos (15U)
mbed_official 124:6a4a5b7d7324 1775 #define GPIO_ODR_ODR15_Msk (0x1U << GPIO_ODR_ODR15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 1776 #define GPIO_ODR_ODR15 GPIO_ODR_ODR15_Msk /*!< Port output data, bit 15 */
bogdanm 0:9b334a45a8ff 1777
bogdanm 0:9b334a45a8ff 1778 /****************** Bit definition for GPIO_BSRR register *******************/
mbed_official 124:6a4a5b7d7324 1779 #define GPIO_BSRR_BS0_Pos (0U)
mbed_official 124:6a4a5b7d7324 1780 #define GPIO_BSRR_BS0_Msk (0x1U << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1781 #define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk /*!< Port x Set bit 0 */
mbed_official 124:6a4a5b7d7324 1782 #define GPIO_BSRR_BS1_Pos (1U)
mbed_official 124:6a4a5b7d7324 1783 #define GPIO_BSRR_BS1_Msk (0x1U << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1784 #define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk /*!< Port x Set bit 1 */
mbed_official 124:6a4a5b7d7324 1785 #define GPIO_BSRR_BS2_Pos (2U)
mbed_official 124:6a4a5b7d7324 1786 #define GPIO_BSRR_BS2_Msk (0x1U << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1787 #define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk /*!< Port x Set bit 2 */
mbed_official 124:6a4a5b7d7324 1788 #define GPIO_BSRR_BS3_Pos (3U)
mbed_official 124:6a4a5b7d7324 1789 #define GPIO_BSRR_BS3_Msk (0x1U << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 1790 #define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk /*!< Port x Set bit 3 */
mbed_official 124:6a4a5b7d7324 1791 #define GPIO_BSRR_BS4_Pos (4U)
mbed_official 124:6a4a5b7d7324 1792 #define GPIO_BSRR_BS4_Msk (0x1U << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 1793 #define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk /*!< Port x Set bit 4 */
mbed_official 124:6a4a5b7d7324 1794 #define GPIO_BSRR_BS5_Pos (5U)
mbed_official 124:6a4a5b7d7324 1795 #define GPIO_BSRR_BS5_Msk (0x1U << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 1796 #define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk /*!< Port x Set bit 5 */
mbed_official 124:6a4a5b7d7324 1797 #define GPIO_BSRR_BS6_Pos (6U)
mbed_official 124:6a4a5b7d7324 1798 #define GPIO_BSRR_BS6_Msk (0x1U << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 1799 #define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk /*!< Port x Set bit 6 */
mbed_official 124:6a4a5b7d7324 1800 #define GPIO_BSRR_BS7_Pos (7U)
mbed_official 124:6a4a5b7d7324 1801 #define GPIO_BSRR_BS7_Msk (0x1U << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 1802 #define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk /*!< Port x Set bit 7 */
mbed_official 124:6a4a5b7d7324 1803 #define GPIO_BSRR_BS8_Pos (8U)
mbed_official 124:6a4a5b7d7324 1804 #define GPIO_BSRR_BS8_Msk (0x1U << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 1805 #define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk /*!< Port x Set bit 8 */
mbed_official 124:6a4a5b7d7324 1806 #define GPIO_BSRR_BS9_Pos (9U)
mbed_official 124:6a4a5b7d7324 1807 #define GPIO_BSRR_BS9_Msk (0x1U << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 1808 #define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk /*!< Port x Set bit 9 */
mbed_official 124:6a4a5b7d7324 1809 #define GPIO_BSRR_BS10_Pos (10U)
mbed_official 124:6a4a5b7d7324 1810 #define GPIO_BSRR_BS10_Msk (0x1U << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 1811 #define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk /*!< Port x Set bit 10 */
mbed_official 124:6a4a5b7d7324 1812 #define GPIO_BSRR_BS11_Pos (11U)
mbed_official 124:6a4a5b7d7324 1813 #define GPIO_BSRR_BS11_Msk (0x1U << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 1814 #define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk /*!< Port x Set bit 11 */
mbed_official 124:6a4a5b7d7324 1815 #define GPIO_BSRR_BS12_Pos (12U)
mbed_official 124:6a4a5b7d7324 1816 #define GPIO_BSRR_BS12_Msk (0x1U << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 1817 #define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk /*!< Port x Set bit 12 */
mbed_official 124:6a4a5b7d7324 1818 #define GPIO_BSRR_BS13_Pos (13U)
mbed_official 124:6a4a5b7d7324 1819 #define GPIO_BSRR_BS13_Msk (0x1U << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 1820 #define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk /*!< Port x Set bit 13 */
mbed_official 124:6a4a5b7d7324 1821 #define GPIO_BSRR_BS14_Pos (14U)
mbed_official 124:6a4a5b7d7324 1822 #define GPIO_BSRR_BS14_Msk (0x1U << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 1823 #define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk /*!< Port x Set bit 14 */
mbed_official 124:6a4a5b7d7324 1824 #define GPIO_BSRR_BS15_Pos (15U)
mbed_official 124:6a4a5b7d7324 1825 #define GPIO_BSRR_BS15_Msk (0x1U << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 1826 #define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk /*!< Port x Set bit 15 */
mbed_official 124:6a4a5b7d7324 1827
mbed_official 124:6a4a5b7d7324 1828 #define GPIO_BSRR_BR0_Pos (16U)
mbed_official 124:6a4a5b7d7324 1829 #define GPIO_BSRR_BR0_Msk (0x1U << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 1830 #define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk /*!< Port x Reset bit 0 */
mbed_official 124:6a4a5b7d7324 1831 #define GPIO_BSRR_BR1_Pos (17U)
mbed_official 124:6a4a5b7d7324 1832 #define GPIO_BSRR_BR1_Msk (0x1U << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 1833 #define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk /*!< Port x Reset bit 1 */
mbed_official 124:6a4a5b7d7324 1834 #define GPIO_BSRR_BR2_Pos (18U)
mbed_official 124:6a4a5b7d7324 1835 #define GPIO_BSRR_BR2_Msk (0x1U << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 1836 #define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk /*!< Port x Reset bit 2 */
mbed_official 124:6a4a5b7d7324 1837 #define GPIO_BSRR_BR3_Pos (19U)
mbed_official 124:6a4a5b7d7324 1838 #define GPIO_BSRR_BR3_Msk (0x1U << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 1839 #define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk /*!< Port x Reset bit 3 */
mbed_official 124:6a4a5b7d7324 1840 #define GPIO_BSRR_BR4_Pos (20U)
mbed_official 124:6a4a5b7d7324 1841 #define GPIO_BSRR_BR4_Msk (0x1U << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 1842 #define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk /*!< Port x Reset bit 4 */
mbed_official 124:6a4a5b7d7324 1843 #define GPIO_BSRR_BR5_Pos (21U)
mbed_official 124:6a4a5b7d7324 1844 #define GPIO_BSRR_BR5_Msk (0x1U << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 1845 #define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk /*!< Port x Reset bit 5 */
mbed_official 124:6a4a5b7d7324 1846 #define GPIO_BSRR_BR6_Pos (22U)
mbed_official 124:6a4a5b7d7324 1847 #define GPIO_BSRR_BR6_Msk (0x1U << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 1848 #define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk /*!< Port x Reset bit 6 */
mbed_official 124:6a4a5b7d7324 1849 #define GPIO_BSRR_BR7_Pos (23U)
mbed_official 124:6a4a5b7d7324 1850 #define GPIO_BSRR_BR7_Msk (0x1U << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 1851 #define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk /*!< Port x Reset bit 7 */
mbed_official 124:6a4a5b7d7324 1852 #define GPIO_BSRR_BR8_Pos (24U)
mbed_official 124:6a4a5b7d7324 1853 #define GPIO_BSRR_BR8_Msk (0x1U << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 1854 #define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk /*!< Port x Reset bit 8 */
mbed_official 124:6a4a5b7d7324 1855 #define GPIO_BSRR_BR9_Pos (25U)
mbed_official 124:6a4a5b7d7324 1856 #define GPIO_BSRR_BR9_Msk (0x1U << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 1857 #define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk /*!< Port x Reset bit 9 */
mbed_official 124:6a4a5b7d7324 1858 #define GPIO_BSRR_BR10_Pos (26U)
mbed_official 124:6a4a5b7d7324 1859 #define GPIO_BSRR_BR10_Msk (0x1U << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 1860 #define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk /*!< Port x Reset bit 10 */
mbed_official 124:6a4a5b7d7324 1861 #define GPIO_BSRR_BR11_Pos (27U)
mbed_official 124:6a4a5b7d7324 1862 #define GPIO_BSRR_BR11_Msk (0x1U << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 1863 #define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk /*!< Port x Reset bit 11 */
mbed_official 124:6a4a5b7d7324 1864 #define GPIO_BSRR_BR12_Pos (28U)
mbed_official 124:6a4a5b7d7324 1865 #define GPIO_BSRR_BR12_Msk (0x1U << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 1866 #define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk /*!< Port x Reset bit 12 */
mbed_official 124:6a4a5b7d7324 1867 #define GPIO_BSRR_BR13_Pos (29U)
mbed_official 124:6a4a5b7d7324 1868 #define GPIO_BSRR_BR13_Msk (0x1U << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 1869 #define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk /*!< Port x Reset bit 13 */
mbed_official 124:6a4a5b7d7324 1870 #define GPIO_BSRR_BR14_Pos (30U)
mbed_official 124:6a4a5b7d7324 1871 #define GPIO_BSRR_BR14_Msk (0x1U << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 1872 #define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk /*!< Port x Reset bit 14 */
mbed_official 124:6a4a5b7d7324 1873 #define GPIO_BSRR_BR15_Pos (31U)
mbed_official 124:6a4a5b7d7324 1874 #define GPIO_BSRR_BR15_Msk (0x1U << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 1875 #define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk /*!< Port x Reset bit 15 */
bogdanm 0:9b334a45a8ff 1876
bogdanm 0:9b334a45a8ff 1877 /******************* Bit definition for GPIO_BRR register *******************/
mbed_official 124:6a4a5b7d7324 1878 #define GPIO_BRR_BR0_Pos (0U)
mbed_official 124:6a4a5b7d7324 1879 #define GPIO_BRR_BR0_Msk (0x1U << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1880 #define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk /*!< Port x Reset bit 0 */
mbed_official 124:6a4a5b7d7324 1881 #define GPIO_BRR_BR1_Pos (1U)
mbed_official 124:6a4a5b7d7324 1882 #define GPIO_BRR_BR1_Msk (0x1U << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1883 #define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk /*!< Port x Reset bit 1 */
mbed_official 124:6a4a5b7d7324 1884 #define GPIO_BRR_BR2_Pos (2U)
mbed_official 124:6a4a5b7d7324 1885 #define GPIO_BRR_BR2_Msk (0x1U << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1886 #define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk /*!< Port x Reset bit 2 */
mbed_official 124:6a4a5b7d7324 1887 #define GPIO_BRR_BR3_Pos (3U)
mbed_official 124:6a4a5b7d7324 1888 #define GPIO_BRR_BR3_Msk (0x1U << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 1889 #define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk /*!< Port x Reset bit 3 */
mbed_official 124:6a4a5b7d7324 1890 #define GPIO_BRR_BR4_Pos (4U)
mbed_official 124:6a4a5b7d7324 1891 #define GPIO_BRR_BR4_Msk (0x1U << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 1892 #define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk /*!< Port x Reset bit 4 */
mbed_official 124:6a4a5b7d7324 1893 #define GPIO_BRR_BR5_Pos (5U)
mbed_official 124:6a4a5b7d7324 1894 #define GPIO_BRR_BR5_Msk (0x1U << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 1895 #define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk /*!< Port x Reset bit 5 */
mbed_official 124:6a4a5b7d7324 1896 #define GPIO_BRR_BR6_Pos (6U)
mbed_official 124:6a4a5b7d7324 1897 #define GPIO_BRR_BR6_Msk (0x1U << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 1898 #define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk /*!< Port x Reset bit 6 */
mbed_official 124:6a4a5b7d7324 1899 #define GPIO_BRR_BR7_Pos (7U)
mbed_official 124:6a4a5b7d7324 1900 #define GPIO_BRR_BR7_Msk (0x1U << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 1901 #define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk /*!< Port x Reset bit 7 */
mbed_official 124:6a4a5b7d7324 1902 #define GPIO_BRR_BR8_Pos (8U)
mbed_official 124:6a4a5b7d7324 1903 #define GPIO_BRR_BR8_Msk (0x1U << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 1904 #define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk /*!< Port x Reset bit 8 */
mbed_official 124:6a4a5b7d7324 1905 #define GPIO_BRR_BR9_Pos (9U)
mbed_official 124:6a4a5b7d7324 1906 #define GPIO_BRR_BR9_Msk (0x1U << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 1907 #define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk /*!< Port x Reset bit 9 */
mbed_official 124:6a4a5b7d7324 1908 #define GPIO_BRR_BR10_Pos (10U)
mbed_official 124:6a4a5b7d7324 1909 #define GPIO_BRR_BR10_Msk (0x1U << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 1910 #define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk /*!< Port x Reset bit 10 */
mbed_official 124:6a4a5b7d7324 1911 #define GPIO_BRR_BR11_Pos (11U)
mbed_official 124:6a4a5b7d7324 1912 #define GPIO_BRR_BR11_Msk (0x1U << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 1913 #define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk /*!< Port x Reset bit 11 */
mbed_official 124:6a4a5b7d7324 1914 #define GPIO_BRR_BR12_Pos (12U)
mbed_official 124:6a4a5b7d7324 1915 #define GPIO_BRR_BR12_Msk (0x1U << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 1916 #define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk /*!< Port x Reset bit 12 */
mbed_official 124:6a4a5b7d7324 1917 #define GPIO_BRR_BR13_Pos (13U)
mbed_official 124:6a4a5b7d7324 1918 #define GPIO_BRR_BR13_Msk (0x1U << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 1919 #define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk /*!< Port x Reset bit 13 */
mbed_official 124:6a4a5b7d7324 1920 #define GPIO_BRR_BR14_Pos (14U)
mbed_official 124:6a4a5b7d7324 1921 #define GPIO_BRR_BR14_Msk (0x1U << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 1922 #define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk /*!< Port x Reset bit 14 */
mbed_official 124:6a4a5b7d7324 1923 #define GPIO_BRR_BR15_Pos (15U)
mbed_official 124:6a4a5b7d7324 1924 #define GPIO_BRR_BR15_Msk (0x1U << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 1925 #define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk /*!< Port x Reset bit 15 */
bogdanm 0:9b334a45a8ff 1926
bogdanm 0:9b334a45a8ff 1927 /****************** Bit definition for GPIO_LCKR register *******************/
mbed_official 124:6a4a5b7d7324 1928 #define GPIO_LCKR_LCK0_Pos (0U)
mbed_official 124:6a4a5b7d7324 1929 #define GPIO_LCKR_LCK0_Msk (0x1U << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1930 #define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk /*!< Port x Lock bit 0 */
mbed_official 124:6a4a5b7d7324 1931 #define GPIO_LCKR_LCK1_Pos (1U)
mbed_official 124:6a4a5b7d7324 1932 #define GPIO_LCKR_LCK1_Msk (0x1U << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1933 #define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk /*!< Port x Lock bit 1 */
mbed_official 124:6a4a5b7d7324 1934 #define GPIO_LCKR_LCK2_Pos (2U)
mbed_official 124:6a4a5b7d7324 1935 #define GPIO_LCKR_LCK2_Msk (0x1U << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1936 #define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk /*!< Port x Lock bit 2 */
mbed_official 124:6a4a5b7d7324 1937 #define GPIO_LCKR_LCK3_Pos (3U)
mbed_official 124:6a4a5b7d7324 1938 #define GPIO_LCKR_LCK3_Msk (0x1U << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 1939 #define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk /*!< Port x Lock bit 3 */
mbed_official 124:6a4a5b7d7324 1940 #define GPIO_LCKR_LCK4_Pos (4U)
mbed_official 124:6a4a5b7d7324 1941 #define GPIO_LCKR_LCK4_Msk (0x1U << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 1942 #define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk /*!< Port x Lock bit 4 */
mbed_official 124:6a4a5b7d7324 1943 #define GPIO_LCKR_LCK5_Pos (5U)
mbed_official 124:6a4a5b7d7324 1944 #define GPIO_LCKR_LCK5_Msk (0x1U << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 1945 #define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk /*!< Port x Lock bit 5 */
mbed_official 124:6a4a5b7d7324 1946 #define GPIO_LCKR_LCK6_Pos (6U)
mbed_official 124:6a4a5b7d7324 1947 #define GPIO_LCKR_LCK6_Msk (0x1U << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 1948 #define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk /*!< Port x Lock bit 6 */
mbed_official 124:6a4a5b7d7324 1949 #define GPIO_LCKR_LCK7_Pos (7U)
mbed_official 124:6a4a5b7d7324 1950 #define GPIO_LCKR_LCK7_Msk (0x1U << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 1951 #define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk /*!< Port x Lock bit 7 */
mbed_official 124:6a4a5b7d7324 1952 #define GPIO_LCKR_LCK8_Pos (8U)
mbed_official 124:6a4a5b7d7324 1953 #define GPIO_LCKR_LCK8_Msk (0x1U << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 1954 #define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk /*!< Port x Lock bit 8 */
mbed_official 124:6a4a5b7d7324 1955 #define GPIO_LCKR_LCK9_Pos (9U)
mbed_official 124:6a4a5b7d7324 1956 #define GPIO_LCKR_LCK9_Msk (0x1U << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 1957 #define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk /*!< Port x Lock bit 9 */
mbed_official 124:6a4a5b7d7324 1958 #define GPIO_LCKR_LCK10_Pos (10U)
mbed_official 124:6a4a5b7d7324 1959 #define GPIO_LCKR_LCK10_Msk (0x1U << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 1960 #define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk /*!< Port x Lock bit 10 */
mbed_official 124:6a4a5b7d7324 1961 #define GPIO_LCKR_LCK11_Pos (11U)
mbed_official 124:6a4a5b7d7324 1962 #define GPIO_LCKR_LCK11_Msk (0x1U << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 1963 #define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk /*!< Port x Lock bit 11 */
mbed_official 124:6a4a5b7d7324 1964 #define GPIO_LCKR_LCK12_Pos (12U)
mbed_official 124:6a4a5b7d7324 1965 #define GPIO_LCKR_LCK12_Msk (0x1U << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 1966 #define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk /*!< Port x Lock bit 12 */
mbed_official 124:6a4a5b7d7324 1967 #define GPIO_LCKR_LCK13_Pos (13U)
mbed_official 124:6a4a5b7d7324 1968 #define GPIO_LCKR_LCK13_Msk (0x1U << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 1969 #define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk /*!< Port x Lock bit 13 */
mbed_official 124:6a4a5b7d7324 1970 #define GPIO_LCKR_LCK14_Pos (14U)
mbed_official 124:6a4a5b7d7324 1971 #define GPIO_LCKR_LCK14_Msk (0x1U << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 1972 #define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk /*!< Port x Lock bit 14 */
mbed_official 124:6a4a5b7d7324 1973 #define GPIO_LCKR_LCK15_Pos (15U)
mbed_official 124:6a4a5b7d7324 1974 #define GPIO_LCKR_LCK15_Msk (0x1U << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 1975 #define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk /*!< Port x Lock bit 15 */
mbed_official 124:6a4a5b7d7324 1976 #define GPIO_LCKR_LCKK_Pos (16U)
mbed_official 124:6a4a5b7d7324 1977 #define GPIO_LCKR_LCKK_Msk (0x1U << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 1978 #define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk /*!< Lock key */
bogdanm 0:9b334a45a8ff 1979
bogdanm 0:9b334a45a8ff 1980 /*----------------------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 1981
bogdanm 0:9b334a45a8ff 1982 /****************** Bit definition for AFIO_EVCR register *******************/
mbed_official 124:6a4a5b7d7324 1983 #define AFIO_EVCR_PIN_Pos (0U)
mbed_official 124:6a4a5b7d7324 1984 #define AFIO_EVCR_PIN_Msk (0xFU << AFIO_EVCR_PIN_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 1985 #define AFIO_EVCR_PIN AFIO_EVCR_PIN_Msk /*!< PIN[3:0] bits (Pin selection) */
mbed_official 124:6a4a5b7d7324 1986 #define AFIO_EVCR_PIN_0 (0x1U << AFIO_EVCR_PIN_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1987 #define AFIO_EVCR_PIN_1 (0x2U << AFIO_EVCR_PIN_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1988 #define AFIO_EVCR_PIN_2 (0x4U << AFIO_EVCR_PIN_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 1989 #define AFIO_EVCR_PIN_3 (0x8U << AFIO_EVCR_PIN_Pos) /*!< 0x00000008 */
bogdanm 0:9b334a45a8ff 1990
bogdanm 0:9b334a45a8ff 1991 /*!< PIN configuration */
mbed_official 124:6a4a5b7d7324 1992 #define AFIO_EVCR_PIN_PX0 ((uint32_t)0x00000000) /*!< Pin 0 selected */
mbed_official 124:6a4a5b7d7324 1993 #define AFIO_EVCR_PIN_PX1_Pos (0U)
mbed_official 124:6a4a5b7d7324 1994 #define AFIO_EVCR_PIN_PX1_Msk (0x1U << AFIO_EVCR_PIN_PX1_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 1995 #define AFIO_EVCR_PIN_PX1 AFIO_EVCR_PIN_PX1_Msk /*!< Pin 1 selected */
mbed_official 124:6a4a5b7d7324 1996 #define AFIO_EVCR_PIN_PX2_Pos (1U)
mbed_official 124:6a4a5b7d7324 1997 #define AFIO_EVCR_PIN_PX2_Msk (0x1U << AFIO_EVCR_PIN_PX2_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 1998 #define AFIO_EVCR_PIN_PX2 AFIO_EVCR_PIN_PX2_Msk /*!< Pin 2 selected */
mbed_official 124:6a4a5b7d7324 1999 #define AFIO_EVCR_PIN_PX3_Pos (0U)
mbed_official 124:6a4a5b7d7324 2000 #define AFIO_EVCR_PIN_PX3_Msk (0x3U << AFIO_EVCR_PIN_PX3_Pos) /*!< 0x00000003 */
mbed_official 124:6a4a5b7d7324 2001 #define AFIO_EVCR_PIN_PX3 AFIO_EVCR_PIN_PX3_Msk /*!< Pin 3 selected */
mbed_official 124:6a4a5b7d7324 2002 #define AFIO_EVCR_PIN_PX4_Pos (2U)
mbed_official 124:6a4a5b7d7324 2003 #define AFIO_EVCR_PIN_PX4_Msk (0x1U << AFIO_EVCR_PIN_PX4_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 2004 #define AFIO_EVCR_PIN_PX4 AFIO_EVCR_PIN_PX4_Msk /*!< Pin 4 selected */
mbed_official 124:6a4a5b7d7324 2005 #define AFIO_EVCR_PIN_PX5_Pos (0U)
mbed_official 124:6a4a5b7d7324 2006 #define AFIO_EVCR_PIN_PX5_Msk (0x5U << AFIO_EVCR_PIN_PX5_Pos) /*!< 0x00000005 */
mbed_official 124:6a4a5b7d7324 2007 #define AFIO_EVCR_PIN_PX5 AFIO_EVCR_PIN_PX5_Msk /*!< Pin 5 selected */
mbed_official 124:6a4a5b7d7324 2008 #define AFIO_EVCR_PIN_PX6_Pos (1U)
mbed_official 124:6a4a5b7d7324 2009 #define AFIO_EVCR_PIN_PX6_Msk (0x3U << AFIO_EVCR_PIN_PX6_Pos) /*!< 0x00000006 */
mbed_official 124:6a4a5b7d7324 2010 #define AFIO_EVCR_PIN_PX6 AFIO_EVCR_PIN_PX6_Msk /*!< Pin 6 selected */
mbed_official 124:6a4a5b7d7324 2011 #define AFIO_EVCR_PIN_PX7_Pos (0U)
mbed_official 124:6a4a5b7d7324 2012 #define AFIO_EVCR_PIN_PX7_Msk (0x7U << AFIO_EVCR_PIN_PX7_Pos) /*!< 0x00000007 */
mbed_official 124:6a4a5b7d7324 2013 #define AFIO_EVCR_PIN_PX7 AFIO_EVCR_PIN_PX7_Msk /*!< Pin 7 selected */
mbed_official 124:6a4a5b7d7324 2014 #define AFIO_EVCR_PIN_PX8_Pos (3U)
mbed_official 124:6a4a5b7d7324 2015 #define AFIO_EVCR_PIN_PX8_Msk (0x1U << AFIO_EVCR_PIN_PX8_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 2016 #define AFIO_EVCR_PIN_PX8 AFIO_EVCR_PIN_PX8_Msk /*!< Pin 8 selected */
mbed_official 124:6a4a5b7d7324 2017 #define AFIO_EVCR_PIN_PX9_Pos (0U)
mbed_official 124:6a4a5b7d7324 2018 #define AFIO_EVCR_PIN_PX9_Msk (0x9U << AFIO_EVCR_PIN_PX9_Pos) /*!< 0x00000009 */
mbed_official 124:6a4a5b7d7324 2019 #define AFIO_EVCR_PIN_PX9 AFIO_EVCR_PIN_PX9_Msk /*!< Pin 9 selected */
mbed_official 124:6a4a5b7d7324 2020 #define AFIO_EVCR_PIN_PX10_Pos (1U)
mbed_official 124:6a4a5b7d7324 2021 #define AFIO_EVCR_PIN_PX10_Msk (0x5U << AFIO_EVCR_PIN_PX10_Pos) /*!< 0x0000000A */
mbed_official 124:6a4a5b7d7324 2022 #define AFIO_EVCR_PIN_PX10 AFIO_EVCR_PIN_PX10_Msk /*!< Pin 10 selected */
mbed_official 124:6a4a5b7d7324 2023 #define AFIO_EVCR_PIN_PX11_Pos (0U)
mbed_official 124:6a4a5b7d7324 2024 #define AFIO_EVCR_PIN_PX11_Msk (0xBU << AFIO_EVCR_PIN_PX11_Pos) /*!< 0x0000000B */
mbed_official 124:6a4a5b7d7324 2025 #define AFIO_EVCR_PIN_PX11 AFIO_EVCR_PIN_PX11_Msk /*!< Pin 11 selected */
mbed_official 124:6a4a5b7d7324 2026 #define AFIO_EVCR_PIN_PX12_Pos (2U)
mbed_official 124:6a4a5b7d7324 2027 #define AFIO_EVCR_PIN_PX12_Msk (0x3U << AFIO_EVCR_PIN_PX12_Pos) /*!< 0x0000000C */
mbed_official 124:6a4a5b7d7324 2028 #define AFIO_EVCR_PIN_PX12 AFIO_EVCR_PIN_PX12_Msk /*!< Pin 12 selected */
mbed_official 124:6a4a5b7d7324 2029 #define AFIO_EVCR_PIN_PX13_Pos (0U)
mbed_official 124:6a4a5b7d7324 2030 #define AFIO_EVCR_PIN_PX13_Msk (0xDU << AFIO_EVCR_PIN_PX13_Pos) /*!< 0x0000000D */
mbed_official 124:6a4a5b7d7324 2031 #define AFIO_EVCR_PIN_PX13 AFIO_EVCR_PIN_PX13_Msk /*!< Pin 13 selected */
mbed_official 124:6a4a5b7d7324 2032 #define AFIO_EVCR_PIN_PX14_Pos (1U)
mbed_official 124:6a4a5b7d7324 2033 #define AFIO_EVCR_PIN_PX14_Msk (0x7U << AFIO_EVCR_PIN_PX14_Pos) /*!< 0x0000000E */
mbed_official 124:6a4a5b7d7324 2034 #define AFIO_EVCR_PIN_PX14 AFIO_EVCR_PIN_PX14_Msk /*!< Pin 14 selected */
mbed_official 124:6a4a5b7d7324 2035 #define AFIO_EVCR_PIN_PX15_Pos (0U)
mbed_official 124:6a4a5b7d7324 2036 #define AFIO_EVCR_PIN_PX15_Msk (0xFU << AFIO_EVCR_PIN_PX15_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 2037 #define AFIO_EVCR_PIN_PX15 AFIO_EVCR_PIN_PX15_Msk /*!< Pin 15 selected */
mbed_official 124:6a4a5b7d7324 2038
mbed_official 124:6a4a5b7d7324 2039 #define AFIO_EVCR_PORT_Pos (4U)
mbed_official 124:6a4a5b7d7324 2040 #define AFIO_EVCR_PORT_Msk (0x7U << AFIO_EVCR_PORT_Pos) /*!< 0x00000070 */
mbed_official 124:6a4a5b7d7324 2041 #define AFIO_EVCR_PORT AFIO_EVCR_PORT_Msk /*!< PORT[2:0] bits (Port selection) */
mbed_official 124:6a4a5b7d7324 2042 #define AFIO_EVCR_PORT_0 (0x1U << AFIO_EVCR_PORT_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2043 #define AFIO_EVCR_PORT_1 (0x2U << AFIO_EVCR_PORT_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 2044 #define AFIO_EVCR_PORT_2 (0x4U << AFIO_EVCR_PORT_Pos) /*!< 0x00000040 */
bogdanm 0:9b334a45a8ff 2045
bogdanm 0:9b334a45a8ff 2046 /*!< PORT configuration */
mbed_official 124:6a4a5b7d7324 2047 #define AFIO_EVCR_PORT_PA ((uint32_t)0x00000000) /*!< Port A selected */
mbed_official 124:6a4a5b7d7324 2048 #define AFIO_EVCR_PORT_PB_Pos (4U)
mbed_official 124:6a4a5b7d7324 2049 #define AFIO_EVCR_PORT_PB_Msk (0x1U << AFIO_EVCR_PORT_PB_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2050 #define AFIO_EVCR_PORT_PB AFIO_EVCR_PORT_PB_Msk /*!< Port B selected */
mbed_official 124:6a4a5b7d7324 2051 #define AFIO_EVCR_PORT_PC_Pos (5U)
mbed_official 124:6a4a5b7d7324 2052 #define AFIO_EVCR_PORT_PC_Msk (0x1U << AFIO_EVCR_PORT_PC_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 2053 #define AFIO_EVCR_PORT_PC AFIO_EVCR_PORT_PC_Msk /*!< Port C selected */
mbed_official 124:6a4a5b7d7324 2054 #define AFIO_EVCR_PORT_PD_Pos (4U)
mbed_official 124:6a4a5b7d7324 2055 #define AFIO_EVCR_PORT_PD_Msk (0x3U << AFIO_EVCR_PORT_PD_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 2056 #define AFIO_EVCR_PORT_PD AFIO_EVCR_PORT_PD_Msk /*!< Port D selected */
mbed_official 124:6a4a5b7d7324 2057 #define AFIO_EVCR_PORT_PE_Pos (6U)
mbed_official 124:6a4a5b7d7324 2058 #define AFIO_EVCR_PORT_PE_Msk (0x1U << AFIO_EVCR_PORT_PE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 2059 #define AFIO_EVCR_PORT_PE AFIO_EVCR_PORT_PE_Msk /*!< Port E selected */
mbed_official 124:6a4a5b7d7324 2060
mbed_official 124:6a4a5b7d7324 2061 #define AFIO_EVCR_EVOE_Pos (7U)
mbed_official 124:6a4a5b7d7324 2062 #define AFIO_EVCR_EVOE_Msk (0x1U << AFIO_EVCR_EVOE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 2063 #define AFIO_EVCR_EVOE AFIO_EVCR_EVOE_Msk /*!< Event Output Enable */
bogdanm 0:9b334a45a8ff 2064
bogdanm 0:9b334a45a8ff 2065 /****************** Bit definition for AFIO_MAPR register *******************/
mbed_official 124:6a4a5b7d7324 2066 #define AFIO_MAPR_SPI1_REMAP_Pos (0U)
mbed_official 124:6a4a5b7d7324 2067 #define AFIO_MAPR_SPI1_REMAP_Msk (0x1U << AFIO_MAPR_SPI1_REMAP_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 2068 #define AFIO_MAPR_SPI1_REMAP AFIO_MAPR_SPI1_REMAP_Msk /*!< SPI1 remapping */
mbed_official 124:6a4a5b7d7324 2069 #define AFIO_MAPR_I2C1_REMAP_Pos (1U)
mbed_official 124:6a4a5b7d7324 2070 #define AFIO_MAPR_I2C1_REMAP_Msk (0x1U << AFIO_MAPR_I2C1_REMAP_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 2071 #define AFIO_MAPR_I2C1_REMAP AFIO_MAPR_I2C1_REMAP_Msk /*!< I2C1 remapping */
mbed_official 124:6a4a5b7d7324 2072 #define AFIO_MAPR_USART1_REMAP_Pos (2U)
mbed_official 124:6a4a5b7d7324 2073 #define AFIO_MAPR_USART1_REMAP_Msk (0x1U << AFIO_MAPR_USART1_REMAP_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 2074 #define AFIO_MAPR_USART1_REMAP AFIO_MAPR_USART1_REMAP_Msk /*!< USART1 remapping */
mbed_official 124:6a4a5b7d7324 2075 #define AFIO_MAPR_USART2_REMAP_Pos (3U)
mbed_official 124:6a4a5b7d7324 2076 #define AFIO_MAPR_USART2_REMAP_Msk (0x1U << AFIO_MAPR_USART2_REMAP_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 2077 #define AFIO_MAPR_USART2_REMAP AFIO_MAPR_USART2_REMAP_Msk /*!< USART2 remapping */
mbed_official 124:6a4a5b7d7324 2078
mbed_official 124:6a4a5b7d7324 2079 #define AFIO_MAPR_USART3_REMAP_Pos (4U)
mbed_official 124:6a4a5b7d7324 2080 #define AFIO_MAPR_USART3_REMAP_Msk (0x3U << AFIO_MAPR_USART3_REMAP_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 2081 #define AFIO_MAPR_USART3_REMAP AFIO_MAPR_USART3_REMAP_Msk /*!< USART3_REMAP[1:0] bits (USART3 remapping) */
mbed_official 124:6a4a5b7d7324 2082 #define AFIO_MAPR_USART3_REMAP_0 (0x1U << AFIO_MAPR_USART3_REMAP_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2083 #define AFIO_MAPR_USART3_REMAP_1 (0x2U << AFIO_MAPR_USART3_REMAP_Pos) /*!< 0x00000020 */
bogdanm 0:9b334a45a8ff 2084
bogdanm 0:9b334a45a8ff 2085 /* USART3_REMAP configuration */
mbed_official 124:6a4a5b7d7324 2086 #define AFIO_MAPR_USART3_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) */
mbed_official 124:6a4a5b7d7324 2087 #define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos (4U)
mbed_official 124:6a4a5b7d7324 2088 #define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk (0x1U << AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2089 #define AFIO_MAPR_USART3_REMAP_PARTIALREMAP AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk /*!< Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) */
mbed_official 124:6a4a5b7d7324 2090 #define AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos (4U)
mbed_official 124:6a4a5b7d7324 2091 #define AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk (0x3U << AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 2092 #define AFIO_MAPR_USART3_REMAP_FULLREMAP AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk /*!< Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) */
mbed_official 124:6a4a5b7d7324 2093
mbed_official 124:6a4a5b7d7324 2094 #define AFIO_MAPR_TIM1_REMAP_Pos (6U)
mbed_official 124:6a4a5b7d7324 2095 #define AFIO_MAPR_TIM1_REMAP_Msk (0x3U << AFIO_MAPR_TIM1_REMAP_Pos) /*!< 0x000000C0 */
mbed_official 124:6a4a5b7d7324 2096 #define AFIO_MAPR_TIM1_REMAP AFIO_MAPR_TIM1_REMAP_Msk /*!< TIM1_REMAP[1:0] bits (TIM1 remapping) */
mbed_official 124:6a4a5b7d7324 2097 #define AFIO_MAPR_TIM1_REMAP_0 (0x1U << AFIO_MAPR_TIM1_REMAP_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 2098 #define AFIO_MAPR_TIM1_REMAP_1 (0x2U << AFIO_MAPR_TIM1_REMAP_Pos) /*!< 0x00000080 */
bogdanm 0:9b334a45a8ff 2099
bogdanm 0:9b334a45a8ff 2100 /*!< TIM1_REMAP configuration */
mbed_official 124:6a4a5b7d7324 2101 #define AFIO_MAPR_TIM1_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) */
mbed_official 124:6a4a5b7d7324 2102 #define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos (6U)
mbed_official 124:6a4a5b7d7324 2103 #define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk (0x1U << AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 2104 #define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk /*!< Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) */
mbed_official 124:6a4a5b7d7324 2105 #define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos (6U)
mbed_official 124:6a4a5b7d7324 2106 #define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk (0x3U << AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos) /*!< 0x000000C0 */
mbed_official 124:6a4a5b7d7324 2107 #define AFIO_MAPR_TIM1_REMAP_FULLREMAP AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk /*!< Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) */
mbed_official 124:6a4a5b7d7324 2108
mbed_official 124:6a4a5b7d7324 2109 #define AFIO_MAPR_TIM2_REMAP_Pos (8U)
mbed_official 124:6a4a5b7d7324 2110 #define AFIO_MAPR_TIM2_REMAP_Msk (0x3U << AFIO_MAPR_TIM2_REMAP_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 2111 #define AFIO_MAPR_TIM2_REMAP AFIO_MAPR_TIM2_REMAP_Msk /*!< TIM2_REMAP[1:0] bits (TIM2 remapping) */
mbed_official 124:6a4a5b7d7324 2112 #define AFIO_MAPR_TIM2_REMAP_0 (0x1U << AFIO_MAPR_TIM2_REMAP_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 2113 #define AFIO_MAPR_TIM2_REMAP_1 (0x2U << AFIO_MAPR_TIM2_REMAP_Pos) /*!< 0x00000200 */
bogdanm 0:9b334a45a8ff 2114
bogdanm 0:9b334a45a8ff 2115 /*!< TIM2_REMAP configuration */
mbed_official 124:6a4a5b7d7324 2116 #define AFIO_MAPR_TIM2_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) */
mbed_official 124:6a4a5b7d7324 2117 #define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos (8U)
mbed_official 124:6a4a5b7d7324 2118 #define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk (0x1U << AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 2119 #define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1 AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk /*!< Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) */
mbed_official 124:6a4a5b7d7324 2120 #define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos (9U)
mbed_official 124:6a4a5b7d7324 2121 #define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk (0x1U << AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 2122 #define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2 AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk /*!< Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) */
mbed_official 124:6a4a5b7d7324 2123 #define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos (8U)
mbed_official 124:6a4a5b7d7324 2124 #define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk (0x3U << AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 2125 #define AFIO_MAPR_TIM2_REMAP_FULLREMAP AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk /*!< Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) */
mbed_official 124:6a4a5b7d7324 2126
mbed_official 124:6a4a5b7d7324 2127 #define AFIO_MAPR_TIM3_REMAP_Pos (10U)
mbed_official 124:6a4a5b7d7324 2128 #define AFIO_MAPR_TIM3_REMAP_Msk (0x3U << AFIO_MAPR_TIM3_REMAP_Pos) /*!< 0x00000C00 */
mbed_official 124:6a4a5b7d7324 2129 #define AFIO_MAPR_TIM3_REMAP AFIO_MAPR_TIM3_REMAP_Msk /*!< TIM3_REMAP[1:0] bits (TIM3 remapping) */
mbed_official 124:6a4a5b7d7324 2130 #define AFIO_MAPR_TIM3_REMAP_0 (0x1U << AFIO_MAPR_TIM3_REMAP_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 2131 #define AFIO_MAPR_TIM3_REMAP_1 (0x2U << AFIO_MAPR_TIM3_REMAP_Pos) /*!< 0x00000800 */
bogdanm 0:9b334a45a8ff 2132
bogdanm 0:9b334a45a8ff 2133 /*!< TIM3_REMAP configuration */
mbed_official 124:6a4a5b7d7324 2134 #define AFIO_MAPR_TIM3_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) */
mbed_official 124:6a4a5b7d7324 2135 #define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos (11U)
mbed_official 124:6a4a5b7d7324 2136 #define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk (0x1U << AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 2137 #define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk /*!< Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) */
mbed_official 124:6a4a5b7d7324 2138 #define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos (10U)
mbed_official 124:6a4a5b7d7324 2139 #define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk (0x3U << AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos) /*!< 0x00000C00 */
mbed_official 124:6a4a5b7d7324 2140 #define AFIO_MAPR_TIM3_REMAP_FULLREMAP AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk /*!< Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) */
mbed_official 124:6a4a5b7d7324 2141
mbed_official 124:6a4a5b7d7324 2142 #define AFIO_MAPR_TIM4_REMAP_Pos (12U)
mbed_official 124:6a4a5b7d7324 2143 #define AFIO_MAPR_TIM4_REMAP_Msk (0x1U << AFIO_MAPR_TIM4_REMAP_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 2144 #define AFIO_MAPR_TIM4_REMAP AFIO_MAPR_TIM4_REMAP_Msk /*!< TIM4_REMAP bit (TIM4 remapping) */
mbed_official 124:6a4a5b7d7324 2145
mbed_official 124:6a4a5b7d7324 2146 #define AFIO_MAPR_CAN_REMAP_Pos (13U)
mbed_official 124:6a4a5b7d7324 2147 #define AFIO_MAPR_CAN_REMAP_Msk (0x3U << AFIO_MAPR_CAN_REMAP_Pos) /*!< 0x00006000 */
mbed_official 124:6a4a5b7d7324 2148 #define AFIO_MAPR_CAN_REMAP AFIO_MAPR_CAN_REMAP_Msk /*!< CAN_REMAP[1:0] bits (CAN Alternate function remapping) */
mbed_official 124:6a4a5b7d7324 2149 #define AFIO_MAPR_CAN_REMAP_0 (0x1U << AFIO_MAPR_CAN_REMAP_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 2150 #define AFIO_MAPR_CAN_REMAP_1 (0x2U << AFIO_MAPR_CAN_REMAP_Pos) /*!< 0x00004000 */
bogdanm 0:9b334a45a8ff 2151
bogdanm 0:9b334a45a8ff 2152 /*!< CAN_REMAP configuration */
mbed_official 124:6a4a5b7d7324 2153 #define AFIO_MAPR_CAN_REMAP_REMAP1 ((uint32_t)0x00000000) /*!< CANRX mapped to PA11, CANTX mapped to PA12 */
mbed_official 124:6a4a5b7d7324 2154 #define AFIO_MAPR_CAN_REMAP_REMAP2_Pos (14U)
mbed_official 124:6a4a5b7d7324 2155 #define AFIO_MAPR_CAN_REMAP_REMAP2_Msk (0x1U << AFIO_MAPR_CAN_REMAP_REMAP2_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 2156 #define AFIO_MAPR_CAN_REMAP_REMAP2 AFIO_MAPR_CAN_REMAP_REMAP2_Msk /*!< CANRX mapped to PB8, CANTX mapped to PB9 */
mbed_official 124:6a4a5b7d7324 2157 #define AFIO_MAPR_CAN_REMAP_REMAP3_Pos (13U)
mbed_official 124:6a4a5b7d7324 2158 #define AFIO_MAPR_CAN_REMAP_REMAP3_Msk (0x3U << AFIO_MAPR_CAN_REMAP_REMAP3_Pos) /*!< 0x00006000 */
mbed_official 124:6a4a5b7d7324 2159 #define AFIO_MAPR_CAN_REMAP_REMAP3 AFIO_MAPR_CAN_REMAP_REMAP3_Msk /*!< CANRX mapped to PD0, CANTX mapped to PD1 */
mbed_official 124:6a4a5b7d7324 2160
mbed_official 124:6a4a5b7d7324 2161 #define AFIO_MAPR_PD01_REMAP_Pos (15U)
mbed_official 124:6a4a5b7d7324 2162 #define AFIO_MAPR_PD01_REMAP_Msk (0x1U << AFIO_MAPR_PD01_REMAP_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 2163 #define AFIO_MAPR_PD01_REMAP AFIO_MAPR_PD01_REMAP_Msk /*!< Port D0/Port D1 mapping on OSC_IN/OSC_OUT */
bogdanm 0:9b334a45a8ff 2164
bogdanm 0:9b334a45a8ff 2165 /*!< SWJ_CFG configuration */
mbed_official 124:6a4a5b7d7324 2166 #define AFIO_MAPR_SWJ_CFG_Pos (24U)
mbed_official 124:6a4a5b7d7324 2167 #define AFIO_MAPR_SWJ_CFG_Msk (0x7U << AFIO_MAPR_SWJ_CFG_Pos) /*!< 0x07000000 */
mbed_official 124:6a4a5b7d7324 2168 #define AFIO_MAPR_SWJ_CFG AFIO_MAPR_SWJ_CFG_Msk /*!< SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) */
mbed_official 124:6a4a5b7d7324 2169 #define AFIO_MAPR_SWJ_CFG_0 (0x1U << AFIO_MAPR_SWJ_CFG_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 2170 #define AFIO_MAPR_SWJ_CFG_1 (0x2U << AFIO_MAPR_SWJ_CFG_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 2171 #define AFIO_MAPR_SWJ_CFG_2 (0x4U << AFIO_MAPR_SWJ_CFG_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 2172
mbed_official 124:6a4a5b7d7324 2173 #define AFIO_MAPR_SWJ_CFG_RESET ((uint32_t)0x00000000) /*!< Full SWJ (JTAG-DP + SW-DP) : Reset State */
mbed_official 124:6a4a5b7d7324 2174 #define AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos (24U)
mbed_official 124:6a4a5b7d7324 2175 #define AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk (0x1U << AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 2176 #define AFIO_MAPR_SWJ_CFG_NOJNTRST AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk /*!< Full SWJ (JTAG-DP + SW-DP) but without JNTRST */
mbed_official 124:6a4a5b7d7324 2177 #define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos (25U)
mbed_official 124:6a4a5b7d7324 2178 #define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk (0x1U << AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 2179 #define AFIO_MAPR_SWJ_CFG_JTAGDISABLE AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk /*!< JTAG-DP Disabled and SW-DP Enabled */
mbed_official 124:6a4a5b7d7324 2180 #define AFIO_MAPR_SWJ_CFG_DISABLE_Pos (26U)
mbed_official 124:6a4a5b7d7324 2181 #define AFIO_MAPR_SWJ_CFG_DISABLE_Msk (0x1U << AFIO_MAPR_SWJ_CFG_DISABLE_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 2182 #define AFIO_MAPR_SWJ_CFG_DISABLE AFIO_MAPR_SWJ_CFG_DISABLE_Msk /*!< JTAG-DP Disabled and SW-DP Disabled */
bogdanm 0:9b334a45a8ff 2183
bogdanm 0:9b334a45a8ff 2184
bogdanm 0:9b334a45a8ff 2185 /***************** Bit definition for AFIO_EXTICR1 register *****************/
mbed_official 124:6a4a5b7d7324 2186 #define AFIO_EXTICR1_EXTI0_Pos (0U)
mbed_official 124:6a4a5b7d7324 2187 #define AFIO_EXTICR1_EXTI0_Msk (0xFU << AFIO_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 2188 #define AFIO_EXTICR1_EXTI0 AFIO_EXTICR1_EXTI0_Msk /*!< EXTI 0 configuration */
mbed_official 124:6a4a5b7d7324 2189 #define AFIO_EXTICR1_EXTI1_Pos (4U)
mbed_official 124:6a4a5b7d7324 2190 #define AFIO_EXTICR1_EXTI1_Msk (0xFU << AFIO_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */
mbed_official 124:6a4a5b7d7324 2191 #define AFIO_EXTICR1_EXTI1 AFIO_EXTICR1_EXTI1_Msk /*!< EXTI 1 configuration */
mbed_official 124:6a4a5b7d7324 2192 #define AFIO_EXTICR1_EXTI2_Pos (8U)
mbed_official 124:6a4a5b7d7324 2193 #define AFIO_EXTICR1_EXTI2_Msk (0xFU << AFIO_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */
mbed_official 124:6a4a5b7d7324 2194 #define AFIO_EXTICR1_EXTI2 AFIO_EXTICR1_EXTI2_Msk /*!< EXTI 2 configuration */
mbed_official 124:6a4a5b7d7324 2195 #define AFIO_EXTICR1_EXTI3_Pos (12U)
mbed_official 124:6a4a5b7d7324 2196 #define AFIO_EXTICR1_EXTI3_Msk (0xFU << AFIO_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */
mbed_official 124:6a4a5b7d7324 2197 #define AFIO_EXTICR1_EXTI3 AFIO_EXTICR1_EXTI3_Msk /*!< EXTI 3 configuration */
bogdanm 0:9b334a45a8ff 2198
bogdanm 0:9b334a45a8ff 2199 /*!< EXTI0 configuration */
bogdanm 0:9b334a45a8ff 2200 #define AFIO_EXTICR1_EXTI0_PA ((uint32_t)0x00000000) /*!< PA[0] pin */
mbed_official 124:6a4a5b7d7324 2201 #define AFIO_EXTICR1_EXTI0_PB_Pos (0U)
mbed_official 124:6a4a5b7d7324 2202 #define AFIO_EXTICR1_EXTI0_PB_Msk (0x1U << AFIO_EXTICR1_EXTI0_PB_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 2203 #define AFIO_EXTICR1_EXTI0_PB AFIO_EXTICR1_EXTI0_PB_Msk /*!< PB[0] pin */
mbed_official 124:6a4a5b7d7324 2204 #define AFIO_EXTICR1_EXTI0_PC_Pos (1U)
mbed_official 124:6a4a5b7d7324 2205 #define AFIO_EXTICR1_EXTI0_PC_Msk (0x1U << AFIO_EXTICR1_EXTI0_PC_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 2206 #define AFIO_EXTICR1_EXTI0_PC AFIO_EXTICR1_EXTI0_PC_Msk /*!< PC[0] pin */
mbed_official 124:6a4a5b7d7324 2207 #define AFIO_EXTICR1_EXTI0_PD_Pos (0U)
mbed_official 124:6a4a5b7d7324 2208 #define AFIO_EXTICR1_EXTI0_PD_Msk (0x3U << AFIO_EXTICR1_EXTI0_PD_Pos) /*!< 0x00000003 */
mbed_official 124:6a4a5b7d7324 2209 #define AFIO_EXTICR1_EXTI0_PD AFIO_EXTICR1_EXTI0_PD_Msk /*!< PD[0] pin */
mbed_official 124:6a4a5b7d7324 2210 #define AFIO_EXTICR1_EXTI0_PE_Pos (2U)
mbed_official 124:6a4a5b7d7324 2211 #define AFIO_EXTICR1_EXTI0_PE_Msk (0x1U << AFIO_EXTICR1_EXTI0_PE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 2212 #define AFIO_EXTICR1_EXTI0_PE AFIO_EXTICR1_EXTI0_PE_Msk /*!< PE[0] pin */
mbed_official 124:6a4a5b7d7324 2213 #define AFIO_EXTICR1_EXTI0_PF_Pos (0U)
mbed_official 124:6a4a5b7d7324 2214 #define AFIO_EXTICR1_EXTI0_PF_Msk (0x5U << AFIO_EXTICR1_EXTI0_PF_Pos) /*!< 0x00000005 */
mbed_official 124:6a4a5b7d7324 2215 #define AFIO_EXTICR1_EXTI0_PF AFIO_EXTICR1_EXTI0_PF_Msk /*!< PF[0] pin */
mbed_official 124:6a4a5b7d7324 2216 #define AFIO_EXTICR1_EXTI0_PG_Pos (1U)
mbed_official 124:6a4a5b7d7324 2217 #define AFIO_EXTICR1_EXTI0_PG_Msk (0x3U << AFIO_EXTICR1_EXTI0_PG_Pos) /*!< 0x00000006 */
mbed_official 124:6a4a5b7d7324 2218 #define AFIO_EXTICR1_EXTI0_PG AFIO_EXTICR1_EXTI0_PG_Msk /*!< PG[0] pin */
bogdanm 0:9b334a45a8ff 2219
bogdanm 0:9b334a45a8ff 2220 /*!< EXTI1 configuration */
bogdanm 0:9b334a45a8ff 2221 #define AFIO_EXTICR1_EXTI1_PA ((uint32_t)0x00000000) /*!< PA[1] pin */
mbed_official 124:6a4a5b7d7324 2222 #define AFIO_EXTICR1_EXTI1_PB_Pos (4U)
mbed_official 124:6a4a5b7d7324 2223 #define AFIO_EXTICR1_EXTI1_PB_Msk (0x1U << AFIO_EXTICR1_EXTI1_PB_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2224 #define AFIO_EXTICR1_EXTI1_PB AFIO_EXTICR1_EXTI1_PB_Msk /*!< PB[1] pin */
mbed_official 124:6a4a5b7d7324 2225 #define AFIO_EXTICR1_EXTI1_PC_Pos (5U)
mbed_official 124:6a4a5b7d7324 2226 #define AFIO_EXTICR1_EXTI1_PC_Msk (0x1U << AFIO_EXTICR1_EXTI1_PC_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 2227 #define AFIO_EXTICR1_EXTI1_PC AFIO_EXTICR1_EXTI1_PC_Msk /*!< PC[1] pin */
mbed_official 124:6a4a5b7d7324 2228 #define AFIO_EXTICR1_EXTI1_PD_Pos (4U)
mbed_official 124:6a4a5b7d7324 2229 #define AFIO_EXTICR1_EXTI1_PD_Msk (0x3U << AFIO_EXTICR1_EXTI1_PD_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 2230 #define AFIO_EXTICR1_EXTI1_PD AFIO_EXTICR1_EXTI1_PD_Msk /*!< PD[1] pin */
mbed_official 124:6a4a5b7d7324 2231 #define AFIO_EXTICR1_EXTI1_PE_Pos (6U)
mbed_official 124:6a4a5b7d7324 2232 #define AFIO_EXTICR1_EXTI1_PE_Msk (0x1U << AFIO_EXTICR1_EXTI1_PE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 2233 #define AFIO_EXTICR1_EXTI1_PE AFIO_EXTICR1_EXTI1_PE_Msk /*!< PE[1] pin */
mbed_official 124:6a4a5b7d7324 2234 #define AFIO_EXTICR1_EXTI1_PF_Pos (4U)
mbed_official 124:6a4a5b7d7324 2235 #define AFIO_EXTICR1_EXTI1_PF_Msk (0x5U << AFIO_EXTICR1_EXTI1_PF_Pos) /*!< 0x00000050 */
mbed_official 124:6a4a5b7d7324 2236 #define AFIO_EXTICR1_EXTI1_PF AFIO_EXTICR1_EXTI1_PF_Msk /*!< PF[1] pin */
mbed_official 124:6a4a5b7d7324 2237 #define AFIO_EXTICR1_EXTI1_PG_Pos (5U)
mbed_official 124:6a4a5b7d7324 2238 #define AFIO_EXTICR1_EXTI1_PG_Msk (0x3U << AFIO_EXTICR1_EXTI1_PG_Pos) /*!< 0x00000060 */
mbed_official 124:6a4a5b7d7324 2239 #define AFIO_EXTICR1_EXTI1_PG AFIO_EXTICR1_EXTI1_PG_Msk /*!< PG[1] pin */
bogdanm 0:9b334a45a8ff 2240
bogdanm 0:9b334a45a8ff 2241 /*!< EXTI2 configuration */
bogdanm 0:9b334a45a8ff 2242 #define AFIO_EXTICR1_EXTI2_PA ((uint32_t)0x00000000) /*!< PA[2] pin */
mbed_official 124:6a4a5b7d7324 2243 #define AFIO_EXTICR1_EXTI2_PB_Pos (8U)
mbed_official 124:6a4a5b7d7324 2244 #define AFIO_EXTICR1_EXTI2_PB_Msk (0x1U << AFIO_EXTICR1_EXTI2_PB_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 2245 #define AFIO_EXTICR1_EXTI2_PB AFIO_EXTICR1_EXTI2_PB_Msk /*!< PB[2] pin */
mbed_official 124:6a4a5b7d7324 2246 #define AFIO_EXTICR1_EXTI2_PC_Pos (9U)
mbed_official 124:6a4a5b7d7324 2247 #define AFIO_EXTICR1_EXTI2_PC_Msk (0x1U << AFIO_EXTICR1_EXTI2_PC_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 2248 #define AFIO_EXTICR1_EXTI2_PC AFIO_EXTICR1_EXTI2_PC_Msk /*!< PC[2] pin */
mbed_official 124:6a4a5b7d7324 2249 #define AFIO_EXTICR1_EXTI2_PD_Pos (8U)
mbed_official 124:6a4a5b7d7324 2250 #define AFIO_EXTICR1_EXTI2_PD_Msk (0x3U << AFIO_EXTICR1_EXTI2_PD_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 2251 #define AFIO_EXTICR1_EXTI2_PD AFIO_EXTICR1_EXTI2_PD_Msk /*!< PD[2] pin */
mbed_official 124:6a4a5b7d7324 2252 #define AFIO_EXTICR1_EXTI2_PE_Pos (10U)
mbed_official 124:6a4a5b7d7324 2253 #define AFIO_EXTICR1_EXTI2_PE_Msk (0x1U << AFIO_EXTICR1_EXTI2_PE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 2254 #define AFIO_EXTICR1_EXTI2_PE AFIO_EXTICR1_EXTI2_PE_Msk /*!< PE[2] pin */
mbed_official 124:6a4a5b7d7324 2255 #define AFIO_EXTICR1_EXTI2_PF_Pos (8U)
mbed_official 124:6a4a5b7d7324 2256 #define AFIO_EXTICR1_EXTI2_PF_Msk (0x5U << AFIO_EXTICR1_EXTI2_PF_Pos) /*!< 0x00000500 */
mbed_official 124:6a4a5b7d7324 2257 #define AFIO_EXTICR1_EXTI2_PF AFIO_EXTICR1_EXTI2_PF_Msk /*!< PF[2] pin */
mbed_official 124:6a4a5b7d7324 2258 #define AFIO_EXTICR1_EXTI2_PG_Pos (9U)
mbed_official 124:6a4a5b7d7324 2259 #define AFIO_EXTICR1_EXTI2_PG_Msk (0x3U << AFIO_EXTICR1_EXTI2_PG_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 2260 #define AFIO_EXTICR1_EXTI2_PG AFIO_EXTICR1_EXTI2_PG_Msk /*!< PG[2] pin */
bogdanm 0:9b334a45a8ff 2261
bogdanm 0:9b334a45a8ff 2262 /*!< EXTI3 configuration */
bogdanm 0:9b334a45a8ff 2263 #define AFIO_EXTICR1_EXTI3_PA ((uint32_t)0x00000000) /*!< PA[3] pin */
mbed_official 124:6a4a5b7d7324 2264 #define AFIO_EXTICR1_EXTI3_PB_Pos (12U)
mbed_official 124:6a4a5b7d7324 2265 #define AFIO_EXTICR1_EXTI3_PB_Msk (0x1U << AFIO_EXTICR1_EXTI3_PB_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 2266 #define AFIO_EXTICR1_EXTI3_PB AFIO_EXTICR1_EXTI3_PB_Msk /*!< PB[3] pin */
mbed_official 124:6a4a5b7d7324 2267 #define AFIO_EXTICR1_EXTI3_PC_Pos (13U)
mbed_official 124:6a4a5b7d7324 2268 #define AFIO_EXTICR1_EXTI3_PC_Msk (0x1U << AFIO_EXTICR1_EXTI3_PC_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 2269 #define AFIO_EXTICR1_EXTI3_PC AFIO_EXTICR1_EXTI3_PC_Msk /*!< PC[3] pin */
mbed_official 124:6a4a5b7d7324 2270 #define AFIO_EXTICR1_EXTI3_PD_Pos (12U)
mbed_official 124:6a4a5b7d7324 2271 #define AFIO_EXTICR1_EXTI3_PD_Msk (0x3U << AFIO_EXTICR1_EXTI3_PD_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 2272 #define AFIO_EXTICR1_EXTI3_PD AFIO_EXTICR1_EXTI3_PD_Msk /*!< PD[3] pin */
mbed_official 124:6a4a5b7d7324 2273 #define AFIO_EXTICR1_EXTI3_PE_Pos (14U)
mbed_official 124:6a4a5b7d7324 2274 #define AFIO_EXTICR1_EXTI3_PE_Msk (0x1U << AFIO_EXTICR1_EXTI3_PE_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 2275 #define AFIO_EXTICR1_EXTI3_PE AFIO_EXTICR1_EXTI3_PE_Msk /*!< PE[3] pin */
mbed_official 124:6a4a5b7d7324 2276 #define AFIO_EXTICR1_EXTI3_PF_Pos (12U)
mbed_official 124:6a4a5b7d7324 2277 #define AFIO_EXTICR1_EXTI3_PF_Msk (0x5U << AFIO_EXTICR1_EXTI3_PF_Pos) /*!< 0x00005000 */
mbed_official 124:6a4a5b7d7324 2278 #define AFIO_EXTICR1_EXTI3_PF AFIO_EXTICR1_EXTI3_PF_Msk /*!< PF[3] pin */
mbed_official 124:6a4a5b7d7324 2279 #define AFIO_EXTICR1_EXTI3_PG_Pos (13U)
mbed_official 124:6a4a5b7d7324 2280 #define AFIO_EXTICR1_EXTI3_PG_Msk (0x3U << AFIO_EXTICR1_EXTI3_PG_Pos) /*!< 0x00006000 */
mbed_official 124:6a4a5b7d7324 2281 #define AFIO_EXTICR1_EXTI3_PG AFIO_EXTICR1_EXTI3_PG_Msk /*!< PG[3] pin */
bogdanm 0:9b334a45a8ff 2282
bogdanm 0:9b334a45a8ff 2283 /***************** Bit definition for AFIO_EXTICR2 register *****************/
mbed_official 124:6a4a5b7d7324 2284 #define AFIO_EXTICR2_EXTI4_Pos (0U)
mbed_official 124:6a4a5b7d7324 2285 #define AFIO_EXTICR2_EXTI4_Msk (0xFU << AFIO_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 2286 #define AFIO_EXTICR2_EXTI4 AFIO_EXTICR2_EXTI4_Msk /*!< EXTI 4 configuration */
mbed_official 124:6a4a5b7d7324 2287 #define AFIO_EXTICR2_EXTI5_Pos (4U)
mbed_official 124:6a4a5b7d7324 2288 #define AFIO_EXTICR2_EXTI5_Msk (0xFU << AFIO_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */
mbed_official 124:6a4a5b7d7324 2289 #define AFIO_EXTICR2_EXTI5 AFIO_EXTICR2_EXTI5_Msk /*!< EXTI 5 configuration */
mbed_official 124:6a4a5b7d7324 2290 #define AFIO_EXTICR2_EXTI6_Pos (8U)
mbed_official 124:6a4a5b7d7324 2291 #define AFIO_EXTICR2_EXTI6_Msk (0xFU << AFIO_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */
mbed_official 124:6a4a5b7d7324 2292 #define AFIO_EXTICR2_EXTI6 AFIO_EXTICR2_EXTI6_Msk /*!< EXTI 6 configuration */
mbed_official 124:6a4a5b7d7324 2293 #define AFIO_EXTICR2_EXTI7_Pos (12U)
mbed_official 124:6a4a5b7d7324 2294 #define AFIO_EXTICR2_EXTI7_Msk (0xFU << AFIO_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */
mbed_official 124:6a4a5b7d7324 2295 #define AFIO_EXTICR2_EXTI7 AFIO_EXTICR2_EXTI7_Msk /*!< EXTI 7 configuration */
bogdanm 0:9b334a45a8ff 2296
bogdanm 0:9b334a45a8ff 2297 /*!< EXTI4 configuration */
bogdanm 0:9b334a45a8ff 2298 #define AFIO_EXTICR2_EXTI4_PA ((uint32_t)0x00000000) /*!< PA[4] pin */
mbed_official 124:6a4a5b7d7324 2299 #define AFIO_EXTICR2_EXTI4_PB_Pos (0U)
mbed_official 124:6a4a5b7d7324 2300 #define AFIO_EXTICR2_EXTI4_PB_Msk (0x1U << AFIO_EXTICR2_EXTI4_PB_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 2301 #define AFIO_EXTICR2_EXTI4_PB AFIO_EXTICR2_EXTI4_PB_Msk /*!< PB[4] pin */
mbed_official 124:6a4a5b7d7324 2302 #define AFIO_EXTICR2_EXTI4_PC_Pos (1U)
mbed_official 124:6a4a5b7d7324 2303 #define AFIO_EXTICR2_EXTI4_PC_Msk (0x1U << AFIO_EXTICR2_EXTI4_PC_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 2304 #define AFIO_EXTICR2_EXTI4_PC AFIO_EXTICR2_EXTI4_PC_Msk /*!< PC[4] pin */
mbed_official 124:6a4a5b7d7324 2305 #define AFIO_EXTICR2_EXTI4_PD_Pos (0U)
mbed_official 124:6a4a5b7d7324 2306 #define AFIO_EXTICR2_EXTI4_PD_Msk (0x3U << AFIO_EXTICR2_EXTI4_PD_Pos) /*!< 0x00000003 */
mbed_official 124:6a4a5b7d7324 2307 #define AFIO_EXTICR2_EXTI4_PD AFIO_EXTICR2_EXTI4_PD_Msk /*!< PD[4] pin */
mbed_official 124:6a4a5b7d7324 2308 #define AFIO_EXTICR2_EXTI4_PE_Pos (2U)
mbed_official 124:6a4a5b7d7324 2309 #define AFIO_EXTICR2_EXTI4_PE_Msk (0x1U << AFIO_EXTICR2_EXTI4_PE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 2310 #define AFIO_EXTICR2_EXTI4_PE AFIO_EXTICR2_EXTI4_PE_Msk /*!< PE[4] pin */
mbed_official 124:6a4a5b7d7324 2311 #define AFIO_EXTICR2_EXTI4_PF_Pos (0U)
mbed_official 124:6a4a5b7d7324 2312 #define AFIO_EXTICR2_EXTI4_PF_Msk (0x5U << AFIO_EXTICR2_EXTI4_PF_Pos) /*!< 0x00000005 */
mbed_official 124:6a4a5b7d7324 2313 #define AFIO_EXTICR2_EXTI4_PF AFIO_EXTICR2_EXTI4_PF_Msk /*!< PF[4] pin */
mbed_official 124:6a4a5b7d7324 2314 #define AFIO_EXTICR2_EXTI4_PG_Pos (1U)
mbed_official 124:6a4a5b7d7324 2315 #define AFIO_EXTICR2_EXTI4_PG_Msk (0x3U << AFIO_EXTICR2_EXTI4_PG_Pos) /*!< 0x00000006 */
mbed_official 124:6a4a5b7d7324 2316 #define AFIO_EXTICR2_EXTI4_PG AFIO_EXTICR2_EXTI4_PG_Msk /*!< PG[4] pin */
bogdanm 0:9b334a45a8ff 2317
bogdanm 0:9b334a45a8ff 2318 /* EXTI5 configuration */
bogdanm 0:9b334a45a8ff 2319 #define AFIO_EXTICR2_EXTI5_PA ((uint32_t)0x00000000) /*!< PA[5] pin */
mbed_official 124:6a4a5b7d7324 2320 #define AFIO_EXTICR2_EXTI5_PB_Pos (4U)
mbed_official 124:6a4a5b7d7324 2321 #define AFIO_EXTICR2_EXTI5_PB_Msk (0x1U << AFIO_EXTICR2_EXTI5_PB_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2322 #define AFIO_EXTICR2_EXTI5_PB AFIO_EXTICR2_EXTI5_PB_Msk /*!< PB[5] pin */
mbed_official 124:6a4a5b7d7324 2323 #define AFIO_EXTICR2_EXTI5_PC_Pos (5U)
mbed_official 124:6a4a5b7d7324 2324 #define AFIO_EXTICR2_EXTI5_PC_Msk (0x1U << AFIO_EXTICR2_EXTI5_PC_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 2325 #define AFIO_EXTICR2_EXTI5_PC AFIO_EXTICR2_EXTI5_PC_Msk /*!< PC[5] pin */
mbed_official 124:6a4a5b7d7324 2326 #define AFIO_EXTICR2_EXTI5_PD_Pos (4U)
mbed_official 124:6a4a5b7d7324 2327 #define AFIO_EXTICR2_EXTI5_PD_Msk (0x3U << AFIO_EXTICR2_EXTI5_PD_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 2328 #define AFIO_EXTICR2_EXTI5_PD AFIO_EXTICR2_EXTI5_PD_Msk /*!< PD[5] pin */
mbed_official 124:6a4a5b7d7324 2329 #define AFIO_EXTICR2_EXTI5_PE_Pos (6U)
mbed_official 124:6a4a5b7d7324 2330 #define AFIO_EXTICR2_EXTI5_PE_Msk (0x1U << AFIO_EXTICR2_EXTI5_PE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 2331 #define AFIO_EXTICR2_EXTI5_PE AFIO_EXTICR2_EXTI5_PE_Msk /*!< PE[5] pin */
mbed_official 124:6a4a5b7d7324 2332 #define AFIO_EXTICR2_EXTI5_PF_Pos (4U)
mbed_official 124:6a4a5b7d7324 2333 #define AFIO_EXTICR2_EXTI5_PF_Msk (0x5U << AFIO_EXTICR2_EXTI5_PF_Pos) /*!< 0x00000050 */
mbed_official 124:6a4a5b7d7324 2334 #define AFIO_EXTICR2_EXTI5_PF AFIO_EXTICR2_EXTI5_PF_Msk /*!< PF[5] pin */
mbed_official 124:6a4a5b7d7324 2335 #define AFIO_EXTICR2_EXTI5_PG_Pos (5U)
mbed_official 124:6a4a5b7d7324 2336 #define AFIO_EXTICR2_EXTI5_PG_Msk (0x3U << AFIO_EXTICR2_EXTI5_PG_Pos) /*!< 0x00000060 */
mbed_official 124:6a4a5b7d7324 2337 #define AFIO_EXTICR2_EXTI5_PG AFIO_EXTICR2_EXTI5_PG_Msk /*!< PG[5] pin */
bogdanm 0:9b334a45a8ff 2338
bogdanm 0:9b334a45a8ff 2339 /*!< EXTI6 configuration */
bogdanm 0:9b334a45a8ff 2340 #define AFIO_EXTICR2_EXTI6_PA ((uint32_t)0x00000000) /*!< PA[6] pin */
mbed_official 124:6a4a5b7d7324 2341 #define AFIO_EXTICR2_EXTI6_PB_Pos (8U)
mbed_official 124:6a4a5b7d7324 2342 #define AFIO_EXTICR2_EXTI6_PB_Msk (0x1U << AFIO_EXTICR2_EXTI6_PB_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 2343 #define AFIO_EXTICR2_EXTI6_PB AFIO_EXTICR2_EXTI6_PB_Msk /*!< PB[6] pin */
mbed_official 124:6a4a5b7d7324 2344 #define AFIO_EXTICR2_EXTI6_PC_Pos (9U)
mbed_official 124:6a4a5b7d7324 2345 #define AFIO_EXTICR2_EXTI6_PC_Msk (0x1U << AFIO_EXTICR2_EXTI6_PC_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 2346 #define AFIO_EXTICR2_EXTI6_PC AFIO_EXTICR2_EXTI6_PC_Msk /*!< PC[6] pin */
mbed_official 124:6a4a5b7d7324 2347 #define AFIO_EXTICR2_EXTI6_PD_Pos (8U)
mbed_official 124:6a4a5b7d7324 2348 #define AFIO_EXTICR2_EXTI6_PD_Msk (0x3U << AFIO_EXTICR2_EXTI6_PD_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 2349 #define AFIO_EXTICR2_EXTI6_PD AFIO_EXTICR2_EXTI6_PD_Msk /*!< PD[6] pin */
mbed_official 124:6a4a5b7d7324 2350 #define AFIO_EXTICR2_EXTI6_PE_Pos (10U)
mbed_official 124:6a4a5b7d7324 2351 #define AFIO_EXTICR2_EXTI6_PE_Msk (0x1U << AFIO_EXTICR2_EXTI6_PE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 2352 #define AFIO_EXTICR2_EXTI6_PE AFIO_EXTICR2_EXTI6_PE_Msk /*!< PE[6] pin */
mbed_official 124:6a4a5b7d7324 2353 #define AFIO_EXTICR2_EXTI6_PF_Pos (8U)
mbed_official 124:6a4a5b7d7324 2354 #define AFIO_EXTICR2_EXTI6_PF_Msk (0x5U << AFIO_EXTICR2_EXTI6_PF_Pos) /*!< 0x00000500 */
mbed_official 124:6a4a5b7d7324 2355 #define AFIO_EXTICR2_EXTI6_PF AFIO_EXTICR2_EXTI6_PF_Msk /*!< PF[6] pin */
mbed_official 124:6a4a5b7d7324 2356 #define AFIO_EXTICR2_EXTI6_PG_Pos (9U)
mbed_official 124:6a4a5b7d7324 2357 #define AFIO_EXTICR2_EXTI6_PG_Msk (0x3U << AFIO_EXTICR2_EXTI6_PG_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 2358 #define AFIO_EXTICR2_EXTI6_PG AFIO_EXTICR2_EXTI6_PG_Msk /*!< PG[6] pin */
bogdanm 0:9b334a45a8ff 2359
bogdanm 0:9b334a45a8ff 2360 /*!< EXTI7 configuration */
bogdanm 0:9b334a45a8ff 2361 #define AFIO_EXTICR2_EXTI7_PA ((uint32_t)0x00000000) /*!< PA[7] pin */
mbed_official 124:6a4a5b7d7324 2362 #define AFIO_EXTICR2_EXTI7_PB_Pos (12U)
mbed_official 124:6a4a5b7d7324 2363 #define AFIO_EXTICR2_EXTI7_PB_Msk (0x1U << AFIO_EXTICR2_EXTI7_PB_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 2364 #define AFIO_EXTICR2_EXTI7_PB AFIO_EXTICR2_EXTI7_PB_Msk /*!< PB[7] pin */
mbed_official 124:6a4a5b7d7324 2365 #define AFIO_EXTICR2_EXTI7_PC_Pos (13U)
mbed_official 124:6a4a5b7d7324 2366 #define AFIO_EXTICR2_EXTI7_PC_Msk (0x1U << AFIO_EXTICR2_EXTI7_PC_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 2367 #define AFIO_EXTICR2_EXTI7_PC AFIO_EXTICR2_EXTI7_PC_Msk /*!< PC[7] pin */
mbed_official 124:6a4a5b7d7324 2368 #define AFIO_EXTICR2_EXTI7_PD_Pos (12U)
mbed_official 124:6a4a5b7d7324 2369 #define AFIO_EXTICR2_EXTI7_PD_Msk (0x3U << AFIO_EXTICR2_EXTI7_PD_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 2370 #define AFIO_EXTICR2_EXTI7_PD AFIO_EXTICR2_EXTI7_PD_Msk /*!< PD[7] pin */
mbed_official 124:6a4a5b7d7324 2371 #define AFIO_EXTICR2_EXTI7_PE_Pos (14U)
mbed_official 124:6a4a5b7d7324 2372 #define AFIO_EXTICR2_EXTI7_PE_Msk (0x1U << AFIO_EXTICR2_EXTI7_PE_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 2373 #define AFIO_EXTICR2_EXTI7_PE AFIO_EXTICR2_EXTI7_PE_Msk /*!< PE[7] pin */
mbed_official 124:6a4a5b7d7324 2374 #define AFIO_EXTICR2_EXTI7_PF_Pos (12U)
mbed_official 124:6a4a5b7d7324 2375 #define AFIO_EXTICR2_EXTI7_PF_Msk (0x5U << AFIO_EXTICR2_EXTI7_PF_Pos) /*!< 0x00005000 */
mbed_official 124:6a4a5b7d7324 2376 #define AFIO_EXTICR2_EXTI7_PF AFIO_EXTICR2_EXTI7_PF_Msk /*!< PF[7] pin */
mbed_official 124:6a4a5b7d7324 2377 #define AFIO_EXTICR2_EXTI7_PG_Pos (13U)
mbed_official 124:6a4a5b7d7324 2378 #define AFIO_EXTICR2_EXTI7_PG_Msk (0x3U << AFIO_EXTICR2_EXTI7_PG_Pos) /*!< 0x00006000 */
mbed_official 124:6a4a5b7d7324 2379 #define AFIO_EXTICR2_EXTI7_PG AFIO_EXTICR2_EXTI7_PG_Msk /*!< PG[7] pin */
bogdanm 0:9b334a45a8ff 2380
bogdanm 0:9b334a45a8ff 2381 /***************** Bit definition for AFIO_EXTICR3 register *****************/
mbed_official 124:6a4a5b7d7324 2382 #define AFIO_EXTICR3_EXTI8_Pos (0U)
mbed_official 124:6a4a5b7d7324 2383 #define AFIO_EXTICR3_EXTI8_Msk (0xFU << AFIO_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 2384 #define AFIO_EXTICR3_EXTI8 AFIO_EXTICR3_EXTI8_Msk /*!< EXTI 8 configuration */
mbed_official 124:6a4a5b7d7324 2385 #define AFIO_EXTICR3_EXTI9_Pos (4U)
mbed_official 124:6a4a5b7d7324 2386 #define AFIO_EXTICR3_EXTI9_Msk (0xFU << AFIO_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */
mbed_official 124:6a4a5b7d7324 2387 #define AFIO_EXTICR3_EXTI9 AFIO_EXTICR3_EXTI9_Msk /*!< EXTI 9 configuration */
mbed_official 124:6a4a5b7d7324 2388 #define AFIO_EXTICR3_EXTI10_Pos (8U)
mbed_official 124:6a4a5b7d7324 2389 #define AFIO_EXTICR3_EXTI10_Msk (0xFU << AFIO_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */
mbed_official 124:6a4a5b7d7324 2390 #define AFIO_EXTICR3_EXTI10 AFIO_EXTICR3_EXTI10_Msk /*!< EXTI 10 configuration */
mbed_official 124:6a4a5b7d7324 2391 #define AFIO_EXTICR3_EXTI11_Pos (12U)
mbed_official 124:6a4a5b7d7324 2392 #define AFIO_EXTICR3_EXTI11_Msk (0xFU << AFIO_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */
mbed_official 124:6a4a5b7d7324 2393 #define AFIO_EXTICR3_EXTI11 AFIO_EXTICR3_EXTI11_Msk /*!< EXTI 11 configuration */
bogdanm 0:9b334a45a8ff 2394
bogdanm 0:9b334a45a8ff 2395 /*!< EXTI8 configuration */
bogdanm 0:9b334a45a8ff 2396 #define AFIO_EXTICR3_EXTI8_PA ((uint32_t)0x00000000) /*!< PA[8] pin */
mbed_official 124:6a4a5b7d7324 2397 #define AFIO_EXTICR3_EXTI8_PB_Pos (0U)
mbed_official 124:6a4a5b7d7324 2398 #define AFIO_EXTICR3_EXTI8_PB_Msk (0x1U << AFIO_EXTICR3_EXTI8_PB_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 2399 #define AFIO_EXTICR3_EXTI8_PB AFIO_EXTICR3_EXTI8_PB_Msk /*!< PB[8] pin */
mbed_official 124:6a4a5b7d7324 2400 #define AFIO_EXTICR3_EXTI8_PC_Pos (1U)
mbed_official 124:6a4a5b7d7324 2401 #define AFIO_EXTICR3_EXTI8_PC_Msk (0x1U << AFIO_EXTICR3_EXTI8_PC_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 2402 #define AFIO_EXTICR3_EXTI8_PC AFIO_EXTICR3_EXTI8_PC_Msk /*!< PC[8] pin */
mbed_official 124:6a4a5b7d7324 2403 #define AFIO_EXTICR3_EXTI8_PD_Pos (0U)
mbed_official 124:6a4a5b7d7324 2404 #define AFIO_EXTICR3_EXTI8_PD_Msk (0x3U << AFIO_EXTICR3_EXTI8_PD_Pos) /*!< 0x00000003 */
mbed_official 124:6a4a5b7d7324 2405 #define AFIO_EXTICR3_EXTI8_PD AFIO_EXTICR3_EXTI8_PD_Msk /*!< PD[8] pin */
mbed_official 124:6a4a5b7d7324 2406 #define AFIO_EXTICR3_EXTI8_PE_Pos (2U)
mbed_official 124:6a4a5b7d7324 2407 #define AFIO_EXTICR3_EXTI8_PE_Msk (0x1U << AFIO_EXTICR3_EXTI8_PE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 2408 #define AFIO_EXTICR3_EXTI8_PE AFIO_EXTICR3_EXTI8_PE_Msk /*!< PE[8] pin */
mbed_official 124:6a4a5b7d7324 2409 #define AFIO_EXTICR3_EXTI8_PF_Pos (0U)
mbed_official 124:6a4a5b7d7324 2410 #define AFIO_EXTICR3_EXTI8_PF_Msk (0x5U << AFIO_EXTICR3_EXTI8_PF_Pos) /*!< 0x00000005 */
mbed_official 124:6a4a5b7d7324 2411 #define AFIO_EXTICR3_EXTI8_PF AFIO_EXTICR3_EXTI8_PF_Msk /*!< PF[8] pin */
mbed_official 124:6a4a5b7d7324 2412 #define AFIO_EXTICR3_EXTI8_PG_Pos (1U)
mbed_official 124:6a4a5b7d7324 2413 #define AFIO_EXTICR3_EXTI8_PG_Msk (0x3U << AFIO_EXTICR3_EXTI8_PG_Pos) /*!< 0x00000006 */
mbed_official 124:6a4a5b7d7324 2414 #define AFIO_EXTICR3_EXTI8_PG AFIO_EXTICR3_EXTI8_PG_Msk /*!< PG[8] pin */
bogdanm 0:9b334a45a8ff 2415
bogdanm 0:9b334a45a8ff 2416 /*!< EXTI9 configuration */
bogdanm 0:9b334a45a8ff 2417 #define AFIO_EXTICR3_EXTI9_PA ((uint32_t)0x00000000) /*!< PA[9] pin */
mbed_official 124:6a4a5b7d7324 2418 #define AFIO_EXTICR3_EXTI9_PB_Pos (4U)
mbed_official 124:6a4a5b7d7324 2419 #define AFIO_EXTICR3_EXTI9_PB_Msk (0x1U << AFIO_EXTICR3_EXTI9_PB_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2420 #define AFIO_EXTICR3_EXTI9_PB AFIO_EXTICR3_EXTI9_PB_Msk /*!< PB[9] pin */
mbed_official 124:6a4a5b7d7324 2421 #define AFIO_EXTICR3_EXTI9_PC_Pos (5U)
mbed_official 124:6a4a5b7d7324 2422 #define AFIO_EXTICR3_EXTI9_PC_Msk (0x1U << AFIO_EXTICR3_EXTI9_PC_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 2423 #define AFIO_EXTICR3_EXTI9_PC AFIO_EXTICR3_EXTI9_PC_Msk /*!< PC[9] pin */
mbed_official 124:6a4a5b7d7324 2424 #define AFIO_EXTICR3_EXTI9_PD_Pos (4U)
mbed_official 124:6a4a5b7d7324 2425 #define AFIO_EXTICR3_EXTI9_PD_Msk (0x3U << AFIO_EXTICR3_EXTI9_PD_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 2426 #define AFIO_EXTICR3_EXTI9_PD AFIO_EXTICR3_EXTI9_PD_Msk /*!< PD[9] pin */
mbed_official 124:6a4a5b7d7324 2427 #define AFIO_EXTICR3_EXTI9_PE_Pos (6U)
mbed_official 124:6a4a5b7d7324 2428 #define AFIO_EXTICR3_EXTI9_PE_Msk (0x1U << AFIO_EXTICR3_EXTI9_PE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 2429 #define AFIO_EXTICR3_EXTI9_PE AFIO_EXTICR3_EXTI9_PE_Msk /*!< PE[9] pin */
mbed_official 124:6a4a5b7d7324 2430 #define AFIO_EXTICR3_EXTI9_PF_Pos (4U)
mbed_official 124:6a4a5b7d7324 2431 #define AFIO_EXTICR3_EXTI9_PF_Msk (0x5U << AFIO_EXTICR3_EXTI9_PF_Pos) /*!< 0x00000050 */
mbed_official 124:6a4a5b7d7324 2432 #define AFIO_EXTICR3_EXTI9_PF AFIO_EXTICR3_EXTI9_PF_Msk /*!< PF[9] pin */
mbed_official 124:6a4a5b7d7324 2433 #define AFIO_EXTICR3_EXTI9_PG_Pos (5U)
mbed_official 124:6a4a5b7d7324 2434 #define AFIO_EXTICR3_EXTI9_PG_Msk (0x3U << AFIO_EXTICR3_EXTI9_PG_Pos) /*!< 0x00000060 */
mbed_official 124:6a4a5b7d7324 2435 #define AFIO_EXTICR3_EXTI9_PG AFIO_EXTICR3_EXTI9_PG_Msk /*!< PG[9] pin */
bogdanm 0:9b334a45a8ff 2436
bogdanm 0:9b334a45a8ff 2437 /*!< EXTI10 configuration */
bogdanm 0:9b334a45a8ff 2438 #define AFIO_EXTICR3_EXTI10_PA ((uint32_t)0x00000000) /*!< PA[10] pin */
mbed_official 124:6a4a5b7d7324 2439 #define AFIO_EXTICR3_EXTI10_PB_Pos (8U)
mbed_official 124:6a4a5b7d7324 2440 #define AFIO_EXTICR3_EXTI10_PB_Msk (0x1U << AFIO_EXTICR3_EXTI10_PB_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 2441 #define AFIO_EXTICR3_EXTI10_PB AFIO_EXTICR3_EXTI10_PB_Msk /*!< PB[10] pin */
mbed_official 124:6a4a5b7d7324 2442 #define AFIO_EXTICR3_EXTI10_PC_Pos (9U)
mbed_official 124:6a4a5b7d7324 2443 #define AFIO_EXTICR3_EXTI10_PC_Msk (0x1U << AFIO_EXTICR3_EXTI10_PC_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 2444 #define AFIO_EXTICR3_EXTI10_PC AFIO_EXTICR3_EXTI10_PC_Msk /*!< PC[10] pin */
mbed_official 124:6a4a5b7d7324 2445 #define AFIO_EXTICR3_EXTI10_PD_Pos (8U)
mbed_official 124:6a4a5b7d7324 2446 #define AFIO_EXTICR3_EXTI10_PD_Msk (0x3U << AFIO_EXTICR3_EXTI10_PD_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 2447 #define AFIO_EXTICR3_EXTI10_PD AFIO_EXTICR3_EXTI10_PD_Msk /*!< PD[10] pin */
mbed_official 124:6a4a5b7d7324 2448 #define AFIO_EXTICR3_EXTI10_PE_Pos (10U)
mbed_official 124:6a4a5b7d7324 2449 #define AFIO_EXTICR3_EXTI10_PE_Msk (0x1U << AFIO_EXTICR3_EXTI10_PE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 2450 #define AFIO_EXTICR3_EXTI10_PE AFIO_EXTICR3_EXTI10_PE_Msk /*!< PE[10] pin */
mbed_official 124:6a4a5b7d7324 2451 #define AFIO_EXTICR3_EXTI10_PF_Pos (8U)
mbed_official 124:6a4a5b7d7324 2452 #define AFIO_EXTICR3_EXTI10_PF_Msk (0x5U << AFIO_EXTICR3_EXTI10_PF_Pos) /*!< 0x00000500 */
mbed_official 124:6a4a5b7d7324 2453 #define AFIO_EXTICR3_EXTI10_PF AFIO_EXTICR3_EXTI10_PF_Msk /*!< PF[10] pin */
mbed_official 124:6a4a5b7d7324 2454 #define AFIO_EXTICR3_EXTI10_PG_Pos (9U)
mbed_official 124:6a4a5b7d7324 2455 #define AFIO_EXTICR3_EXTI10_PG_Msk (0x3U << AFIO_EXTICR3_EXTI10_PG_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 2456 #define AFIO_EXTICR3_EXTI10_PG AFIO_EXTICR3_EXTI10_PG_Msk /*!< PG[10] pin */
bogdanm 0:9b334a45a8ff 2457
bogdanm 0:9b334a45a8ff 2458 /*!< EXTI11 configuration */
bogdanm 0:9b334a45a8ff 2459 #define AFIO_EXTICR3_EXTI11_PA ((uint32_t)0x00000000) /*!< PA[11] pin */
mbed_official 124:6a4a5b7d7324 2460 #define AFIO_EXTICR3_EXTI11_PB_Pos (12U)
mbed_official 124:6a4a5b7d7324 2461 #define AFIO_EXTICR3_EXTI11_PB_Msk (0x1U << AFIO_EXTICR3_EXTI11_PB_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 2462 #define AFIO_EXTICR3_EXTI11_PB AFIO_EXTICR3_EXTI11_PB_Msk /*!< PB[11] pin */
mbed_official 124:6a4a5b7d7324 2463 #define AFIO_EXTICR3_EXTI11_PC_Pos (13U)
mbed_official 124:6a4a5b7d7324 2464 #define AFIO_EXTICR3_EXTI11_PC_Msk (0x1U << AFIO_EXTICR3_EXTI11_PC_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 2465 #define AFIO_EXTICR3_EXTI11_PC AFIO_EXTICR3_EXTI11_PC_Msk /*!< PC[11] pin */
mbed_official 124:6a4a5b7d7324 2466 #define AFIO_EXTICR3_EXTI11_PD_Pos (12U)
mbed_official 124:6a4a5b7d7324 2467 #define AFIO_EXTICR3_EXTI11_PD_Msk (0x3U << AFIO_EXTICR3_EXTI11_PD_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 2468 #define AFIO_EXTICR3_EXTI11_PD AFIO_EXTICR3_EXTI11_PD_Msk /*!< PD[11] pin */
mbed_official 124:6a4a5b7d7324 2469 #define AFIO_EXTICR3_EXTI11_PE_Pos (14U)
mbed_official 124:6a4a5b7d7324 2470 #define AFIO_EXTICR3_EXTI11_PE_Msk (0x1U << AFIO_EXTICR3_EXTI11_PE_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 2471 #define AFIO_EXTICR3_EXTI11_PE AFIO_EXTICR3_EXTI11_PE_Msk /*!< PE[11] pin */
mbed_official 124:6a4a5b7d7324 2472 #define AFIO_EXTICR3_EXTI11_PF_Pos (12U)
mbed_official 124:6a4a5b7d7324 2473 #define AFIO_EXTICR3_EXTI11_PF_Msk (0x5U << AFIO_EXTICR3_EXTI11_PF_Pos) /*!< 0x00005000 */
mbed_official 124:6a4a5b7d7324 2474 #define AFIO_EXTICR3_EXTI11_PF AFIO_EXTICR3_EXTI11_PF_Msk /*!< PF[11] pin */
mbed_official 124:6a4a5b7d7324 2475 #define AFIO_EXTICR3_EXTI11_PG_Pos (13U)
mbed_official 124:6a4a5b7d7324 2476 #define AFIO_EXTICR3_EXTI11_PG_Msk (0x3U << AFIO_EXTICR3_EXTI11_PG_Pos) /*!< 0x00006000 */
mbed_official 124:6a4a5b7d7324 2477 #define AFIO_EXTICR3_EXTI11_PG AFIO_EXTICR3_EXTI11_PG_Msk /*!< PG[11] pin */
bogdanm 0:9b334a45a8ff 2478
bogdanm 0:9b334a45a8ff 2479 /***************** Bit definition for AFIO_EXTICR4 register *****************/
mbed_official 124:6a4a5b7d7324 2480 #define AFIO_EXTICR4_EXTI12_Pos (0U)
mbed_official 124:6a4a5b7d7324 2481 #define AFIO_EXTICR4_EXTI12_Msk (0xFU << AFIO_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 2482 #define AFIO_EXTICR4_EXTI12 AFIO_EXTICR4_EXTI12_Msk /*!< EXTI 12 configuration */
mbed_official 124:6a4a5b7d7324 2483 #define AFIO_EXTICR4_EXTI13_Pos (4U)
mbed_official 124:6a4a5b7d7324 2484 #define AFIO_EXTICR4_EXTI13_Msk (0xFU << AFIO_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */
mbed_official 124:6a4a5b7d7324 2485 #define AFIO_EXTICR4_EXTI13 AFIO_EXTICR4_EXTI13_Msk /*!< EXTI 13 configuration */
mbed_official 124:6a4a5b7d7324 2486 #define AFIO_EXTICR4_EXTI14_Pos (8U)
mbed_official 124:6a4a5b7d7324 2487 #define AFIO_EXTICR4_EXTI14_Msk (0xFU << AFIO_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */
mbed_official 124:6a4a5b7d7324 2488 #define AFIO_EXTICR4_EXTI14 AFIO_EXTICR4_EXTI14_Msk /*!< EXTI 14 configuration */
mbed_official 124:6a4a5b7d7324 2489 #define AFIO_EXTICR4_EXTI15_Pos (12U)
mbed_official 124:6a4a5b7d7324 2490 #define AFIO_EXTICR4_EXTI15_Msk (0xFU << AFIO_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */
mbed_official 124:6a4a5b7d7324 2491 #define AFIO_EXTICR4_EXTI15 AFIO_EXTICR4_EXTI15_Msk /*!< EXTI 15 configuration */
bogdanm 0:9b334a45a8ff 2492
bogdanm 0:9b334a45a8ff 2493 /* EXTI12 configuration */
bogdanm 0:9b334a45a8ff 2494 #define AFIO_EXTICR4_EXTI12_PA ((uint32_t)0x00000000) /*!< PA[12] pin */
mbed_official 124:6a4a5b7d7324 2495 #define AFIO_EXTICR4_EXTI12_PB_Pos (0U)
mbed_official 124:6a4a5b7d7324 2496 #define AFIO_EXTICR4_EXTI12_PB_Msk (0x1U << AFIO_EXTICR4_EXTI12_PB_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 2497 #define AFIO_EXTICR4_EXTI12_PB AFIO_EXTICR4_EXTI12_PB_Msk /*!< PB[12] pin */
mbed_official 124:6a4a5b7d7324 2498 #define AFIO_EXTICR4_EXTI12_PC_Pos (1U)
mbed_official 124:6a4a5b7d7324 2499 #define AFIO_EXTICR4_EXTI12_PC_Msk (0x1U << AFIO_EXTICR4_EXTI12_PC_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 2500 #define AFIO_EXTICR4_EXTI12_PC AFIO_EXTICR4_EXTI12_PC_Msk /*!< PC[12] pin */
mbed_official 124:6a4a5b7d7324 2501 #define AFIO_EXTICR4_EXTI12_PD_Pos (0U)
mbed_official 124:6a4a5b7d7324 2502 #define AFIO_EXTICR4_EXTI12_PD_Msk (0x3U << AFIO_EXTICR4_EXTI12_PD_Pos) /*!< 0x00000003 */
mbed_official 124:6a4a5b7d7324 2503 #define AFIO_EXTICR4_EXTI12_PD AFIO_EXTICR4_EXTI12_PD_Msk /*!< PD[12] pin */
mbed_official 124:6a4a5b7d7324 2504 #define AFIO_EXTICR4_EXTI12_PE_Pos (2U)
mbed_official 124:6a4a5b7d7324 2505 #define AFIO_EXTICR4_EXTI12_PE_Msk (0x1U << AFIO_EXTICR4_EXTI12_PE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 2506 #define AFIO_EXTICR4_EXTI12_PE AFIO_EXTICR4_EXTI12_PE_Msk /*!< PE[12] pin */
mbed_official 124:6a4a5b7d7324 2507 #define AFIO_EXTICR4_EXTI12_PF_Pos (0U)
mbed_official 124:6a4a5b7d7324 2508 #define AFIO_EXTICR4_EXTI12_PF_Msk (0x5U << AFIO_EXTICR4_EXTI12_PF_Pos) /*!< 0x00000005 */
mbed_official 124:6a4a5b7d7324 2509 #define AFIO_EXTICR4_EXTI12_PF AFIO_EXTICR4_EXTI12_PF_Msk /*!< PF[12] pin */
mbed_official 124:6a4a5b7d7324 2510 #define AFIO_EXTICR4_EXTI12_PG_Pos (1U)
mbed_official 124:6a4a5b7d7324 2511 #define AFIO_EXTICR4_EXTI12_PG_Msk (0x3U << AFIO_EXTICR4_EXTI12_PG_Pos) /*!< 0x00000006 */
mbed_official 124:6a4a5b7d7324 2512 #define AFIO_EXTICR4_EXTI12_PG AFIO_EXTICR4_EXTI12_PG_Msk /*!< PG[12] pin */
bogdanm 0:9b334a45a8ff 2513
bogdanm 0:9b334a45a8ff 2514 /* EXTI13 configuration */
bogdanm 0:9b334a45a8ff 2515 #define AFIO_EXTICR4_EXTI13_PA ((uint32_t)0x00000000) /*!< PA[13] pin */
mbed_official 124:6a4a5b7d7324 2516 #define AFIO_EXTICR4_EXTI13_PB_Pos (4U)
mbed_official 124:6a4a5b7d7324 2517 #define AFIO_EXTICR4_EXTI13_PB_Msk (0x1U << AFIO_EXTICR4_EXTI13_PB_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2518 #define AFIO_EXTICR4_EXTI13_PB AFIO_EXTICR4_EXTI13_PB_Msk /*!< PB[13] pin */
mbed_official 124:6a4a5b7d7324 2519 #define AFIO_EXTICR4_EXTI13_PC_Pos (5U)
mbed_official 124:6a4a5b7d7324 2520 #define AFIO_EXTICR4_EXTI13_PC_Msk (0x1U << AFIO_EXTICR4_EXTI13_PC_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 2521 #define AFIO_EXTICR4_EXTI13_PC AFIO_EXTICR4_EXTI13_PC_Msk /*!< PC[13] pin */
mbed_official 124:6a4a5b7d7324 2522 #define AFIO_EXTICR4_EXTI13_PD_Pos (4U)
mbed_official 124:6a4a5b7d7324 2523 #define AFIO_EXTICR4_EXTI13_PD_Msk (0x3U << AFIO_EXTICR4_EXTI13_PD_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 2524 #define AFIO_EXTICR4_EXTI13_PD AFIO_EXTICR4_EXTI13_PD_Msk /*!< PD[13] pin */
mbed_official 124:6a4a5b7d7324 2525 #define AFIO_EXTICR4_EXTI13_PE_Pos (6U)
mbed_official 124:6a4a5b7d7324 2526 #define AFIO_EXTICR4_EXTI13_PE_Msk (0x1U << AFIO_EXTICR4_EXTI13_PE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 2527 #define AFIO_EXTICR4_EXTI13_PE AFIO_EXTICR4_EXTI13_PE_Msk /*!< PE[13] pin */
mbed_official 124:6a4a5b7d7324 2528 #define AFIO_EXTICR4_EXTI13_PF_Pos (4U)
mbed_official 124:6a4a5b7d7324 2529 #define AFIO_EXTICR4_EXTI13_PF_Msk (0x5U << AFIO_EXTICR4_EXTI13_PF_Pos) /*!< 0x00000050 */
mbed_official 124:6a4a5b7d7324 2530 #define AFIO_EXTICR4_EXTI13_PF AFIO_EXTICR4_EXTI13_PF_Msk /*!< PF[13] pin */
mbed_official 124:6a4a5b7d7324 2531 #define AFIO_EXTICR4_EXTI13_PG_Pos (5U)
mbed_official 124:6a4a5b7d7324 2532 #define AFIO_EXTICR4_EXTI13_PG_Msk (0x3U << AFIO_EXTICR4_EXTI13_PG_Pos) /*!< 0x00000060 */
mbed_official 124:6a4a5b7d7324 2533 #define AFIO_EXTICR4_EXTI13_PG AFIO_EXTICR4_EXTI13_PG_Msk /*!< PG[13] pin */
bogdanm 0:9b334a45a8ff 2534
bogdanm 0:9b334a45a8ff 2535 /*!< EXTI14 configuration */
bogdanm 0:9b334a45a8ff 2536 #define AFIO_EXTICR4_EXTI14_PA ((uint32_t)0x00000000) /*!< PA[14] pin */
mbed_official 124:6a4a5b7d7324 2537 #define AFIO_EXTICR4_EXTI14_PB_Pos (8U)
mbed_official 124:6a4a5b7d7324 2538 #define AFIO_EXTICR4_EXTI14_PB_Msk (0x1U << AFIO_EXTICR4_EXTI14_PB_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 2539 #define AFIO_EXTICR4_EXTI14_PB AFIO_EXTICR4_EXTI14_PB_Msk /*!< PB[14] pin */
mbed_official 124:6a4a5b7d7324 2540 #define AFIO_EXTICR4_EXTI14_PC_Pos (9U)
mbed_official 124:6a4a5b7d7324 2541 #define AFIO_EXTICR4_EXTI14_PC_Msk (0x1U << AFIO_EXTICR4_EXTI14_PC_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 2542 #define AFIO_EXTICR4_EXTI14_PC AFIO_EXTICR4_EXTI14_PC_Msk /*!< PC[14] pin */
mbed_official 124:6a4a5b7d7324 2543 #define AFIO_EXTICR4_EXTI14_PD_Pos (8U)
mbed_official 124:6a4a5b7d7324 2544 #define AFIO_EXTICR4_EXTI14_PD_Msk (0x3U << AFIO_EXTICR4_EXTI14_PD_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 2545 #define AFIO_EXTICR4_EXTI14_PD AFIO_EXTICR4_EXTI14_PD_Msk /*!< PD[14] pin */
mbed_official 124:6a4a5b7d7324 2546 #define AFIO_EXTICR4_EXTI14_PE_Pos (10U)
mbed_official 124:6a4a5b7d7324 2547 #define AFIO_EXTICR4_EXTI14_PE_Msk (0x1U << AFIO_EXTICR4_EXTI14_PE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 2548 #define AFIO_EXTICR4_EXTI14_PE AFIO_EXTICR4_EXTI14_PE_Msk /*!< PE[14] pin */
mbed_official 124:6a4a5b7d7324 2549 #define AFIO_EXTICR4_EXTI14_PF_Pos (8U)
mbed_official 124:6a4a5b7d7324 2550 #define AFIO_EXTICR4_EXTI14_PF_Msk (0x5U << AFIO_EXTICR4_EXTI14_PF_Pos) /*!< 0x00000500 */
mbed_official 124:6a4a5b7d7324 2551 #define AFIO_EXTICR4_EXTI14_PF AFIO_EXTICR4_EXTI14_PF_Msk /*!< PF[14] pin */
mbed_official 124:6a4a5b7d7324 2552 #define AFIO_EXTICR4_EXTI14_PG_Pos (9U)
mbed_official 124:6a4a5b7d7324 2553 #define AFIO_EXTICR4_EXTI14_PG_Msk (0x3U << AFIO_EXTICR4_EXTI14_PG_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 2554 #define AFIO_EXTICR4_EXTI14_PG AFIO_EXTICR4_EXTI14_PG_Msk /*!< PG[14] pin */
bogdanm 0:9b334a45a8ff 2555
bogdanm 0:9b334a45a8ff 2556 /*!< EXTI15 configuration */
bogdanm 0:9b334a45a8ff 2557 #define AFIO_EXTICR4_EXTI15_PA ((uint32_t)0x00000000) /*!< PA[15] pin */
mbed_official 124:6a4a5b7d7324 2558 #define AFIO_EXTICR4_EXTI15_PB_Pos (12U)
mbed_official 124:6a4a5b7d7324 2559 #define AFIO_EXTICR4_EXTI15_PB_Msk (0x1U << AFIO_EXTICR4_EXTI15_PB_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 2560 #define AFIO_EXTICR4_EXTI15_PB AFIO_EXTICR4_EXTI15_PB_Msk /*!< PB[15] pin */
mbed_official 124:6a4a5b7d7324 2561 #define AFIO_EXTICR4_EXTI15_PC_Pos (13U)
mbed_official 124:6a4a5b7d7324 2562 #define AFIO_EXTICR4_EXTI15_PC_Msk (0x1U << AFIO_EXTICR4_EXTI15_PC_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 2563 #define AFIO_EXTICR4_EXTI15_PC AFIO_EXTICR4_EXTI15_PC_Msk /*!< PC[15] pin */
mbed_official 124:6a4a5b7d7324 2564 #define AFIO_EXTICR4_EXTI15_PD_Pos (12U)
mbed_official 124:6a4a5b7d7324 2565 #define AFIO_EXTICR4_EXTI15_PD_Msk (0x3U << AFIO_EXTICR4_EXTI15_PD_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 2566 #define AFIO_EXTICR4_EXTI15_PD AFIO_EXTICR4_EXTI15_PD_Msk /*!< PD[15] pin */
mbed_official 124:6a4a5b7d7324 2567 #define AFIO_EXTICR4_EXTI15_PE_Pos (14U)
mbed_official 124:6a4a5b7d7324 2568 #define AFIO_EXTICR4_EXTI15_PE_Msk (0x1U << AFIO_EXTICR4_EXTI15_PE_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 2569 #define AFIO_EXTICR4_EXTI15_PE AFIO_EXTICR4_EXTI15_PE_Msk /*!< PE[15] pin */
mbed_official 124:6a4a5b7d7324 2570 #define AFIO_EXTICR4_EXTI15_PF_Pos (12U)
mbed_official 124:6a4a5b7d7324 2571 #define AFIO_EXTICR4_EXTI15_PF_Msk (0x5U << AFIO_EXTICR4_EXTI15_PF_Pos) /*!< 0x00005000 */
mbed_official 124:6a4a5b7d7324 2572 #define AFIO_EXTICR4_EXTI15_PF AFIO_EXTICR4_EXTI15_PF_Msk /*!< PF[15] pin */
mbed_official 124:6a4a5b7d7324 2573 #define AFIO_EXTICR4_EXTI15_PG_Pos (13U)
mbed_official 124:6a4a5b7d7324 2574 #define AFIO_EXTICR4_EXTI15_PG_Msk (0x3U << AFIO_EXTICR4_EXTI15_PG_Pos) /*!< 0x00006000 */
mbed_official 124:6a4a5b7d7324 2575 #define AFIO_EXTICR4_EXTI15_PG AFIO_EXTICR4_EXTI15_PG_Msk /*!< PG[15] pin */
bogdanm 0:9b334a45a8ff 2576
bogdanm 0:9b334a45a8ff 2577 /****************** Bit definition for AFIO_MAPR2 register ******************/
bogdanm 0:9b334a45a8ff 2578
bogdanm 0:9b334a45a8ff 2579
bogdanm 0:9b334a45a8ff 2580
bogdanm 0:9b334a45a8ff 2581 /******************************************************************************/
bogdanm 0:9b334a45a8ff 2582 /* */
bogdanm 0:9b334a45a8ff 2583 /* SystemTick */
bogdanm 0:9b334a45a8ff 2584 /* */
bogdanm 0:9b334a45a8ff 2585 /******************************************************************************/
bogdanm 0:9b334a45a8ff 2586
bogdanm 0:9b334a45a8ff 2587 /***************** Bit definition for SysTick_CTRL register *****************/
mbed_official 124:6a4a5b7d7324 2588 #define SysTick_CTRL_ENABLE ((uint32_t)0x00000001) /*!< Counter enable */
mbed_official 124:6a4a5b7d7324 2589 #define SysTick_CTRL_TICKINT ((uint32_t)0x00000002) /*!< Counting down to 0 pends the SysTick handler */
mbed_official 124:6a4a5b7d7324 2590 #define SysTick_CTRL_CLKSOURCE ((uint32_t)0x00000004) /*!< Clock source */
mbed_official 124:6a4a5b7d7324 2591 #define SysTick_CTRL_COUNTFLAG ((uint32_t)0x00010000) /*!< Count Flag */
bogdanm 0:9b334a45a8ff 2592
bogdanm 0:9b334a45a8ff 2593 /***************** Bit definition for SysTick_LOAD register *****************/
mbed_official 124:6a4a5b7d7324 2594 #define SysTick_LOAD_RELOAD ((uint32_t)0x00FFFFFF) /*!< Value to load into the SysTick Current Value Register when the counter reaches 0 */
bogdanm 0:9b334a45a8ff 2595
bogdanm 0:9b334a45a8ff 2596 /***************** Bit definition for SysTick_VAL register ******************/
mbed_official 124:6a4a5b7d7324 2597 #define SysTick_VAL_CURRENT ((uint32_t)0x00FFFFFF) /*!< Current value at the time the register is accessed */
bogdanm 0:9b334a45a8ff 2598
bogdanm 0:9b334a45a8ff 2599 /***************** Bit definition for SysTick_CALIB register ****************/
mbed_official 124:6a4a5b7d7324 2600 #define SysTick_CALIB_TENMS ((uint32_t)0x00FFFFFF) /*!< Reload value to use for 10ms timing */
mbed_official 124:6a4a5b7d7324 2601 #define SysTick_CALIB_SKEW ((uint32_t)0x40000000) /*!< Calibration value is not exactly 10 ms */
mbed_official 124:6a4a5b7d7324 2602 #define SysTick_CALIB_NOREF ((uint32_t)0x80000000) /*!< The reference clock is not provided */
bogdanm 0:9b334a45a8ff 2603
bogdanm 0:9b334a45a8ff 2604 /******************************************************************************/
bogdanm 0:9b334a45a8ff 2605 /* */
bogdanm 0:9b334a45a8ff 2606 /* Nested Vectored Interrupt Controller */
bogdanm 0:9b334a45a8ff 2607 /* */
bogdanm 0:9b334a45a8ff 2608 /******************************************************************************/
bogdanm 0:9b334a45a8ff 2609
bogdanm 0:9b334a45a8ff 2610 /****************** Bit definition for NVIC_ISER register *******************/
mbed_official 124:6a4a5b7d7324 2611 #define NVIC_ISER_SETENA_Pos (0U)
mbed_official 124:6a4a5b7d7324 2612 #define NVIC_ISER_SETENA_Msk (0xFFFFFFFFU << NVIC_ISER_SETENA_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 2613 #define NVIC_ISER_SETENA NVIC_ISER_SETENA_Msk /*!< Interrupt set enable bits */
mbed_official 124:6a4a5b7d7324 2614 #define NVIC_ISER_SETENA_0 (0x00000001U << NVIC_ISER_SETENA_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 2615 #define NVIC_ISER_SETENA_1 (0x00000002U << NVIC_ISER_SETENA_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 2616 #define NVIC_ISER_SETENA_2 (0x00000004U << NVIC_ISER_SETENA_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 2617 #define NVIC_ISER_SETENA_3 (0x00000008U << NVIC_ISER_SETENA_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 2618 #define NVIC_ISER_SETENA_4 (0x00000010U << NVIC_ISER_SETENA_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2619 #define NVIC_ISER_SETENA_5 (0x00000020U << NVIC_ISER_SETENA_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 2620 #define NVIC_ISER_SETENA_6 (0x00000040U << NVIC_ISER_SETENA_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 2621 #define NVIC_ISER_SETENA_7 (0x00000080U << NVIC_ISER_SETENA_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 2622 #define NVIC_ISER_SETENA_8 (0x00000100U << NVIC_ISER_SETENA_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 2623 #define NVIC_ISER_SETENA_9 (0x00000200U << NVIC_ISER_SETENA_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 2624 #define NVIC_ISER_SETENA_10 (0x00000400U << NVIC_ISER_SETENA_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 2625 #define NVIC_ISER_SETENA_11 (0x00000800U << NVIC_ISER_SETENA_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 2626 #define NVIC_ISER_SETENA_12 (0x00001000U << NVIC_ISER_SETENA_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 2627 #define NVIC_ISER_SETENA_13 (0x00002000U << NVIC_ISER_SETENA_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 2628 #define NVIC_ISER_SETENA_14 (0x00004000U << NVIC_ISER_SETENA_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 2629 #define NVIC_ISER_SETENA_15 (0x00008000U << NVIC_ISER_SETENA_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 2630 #define NVIC_ISER_SETENA_16 (0x00010000U << NVIC_ISER_SETENA_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 2631 #define NVIC_ISER_SETENA_17 (0x00020000U << NVIC_ISER_SETENA_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 2632 #define NVIC_ISER_SETENA_18 (0x00040000U << NVIC_ISER_SETENA_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 2633 #define NVIC_ISER_SETENA_19 (0x00080000U << NVIC_ISER_SETENA_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 2634 #define NVIC_ISER_SETENA_20 (0x00100000U << NVIC_ISER_SETENA_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 2635 #define NVIC_ISER_SETENA_21 (0x00200000U << NVIC_ISER_SETENA_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 2636 #define NVIC_ISER_SETENA_22 (0x00400000U << NVIC_ISER_SETENA_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 2637 #define NVIC_ISER_SETENA_23 (0x00800000U << NVIC_ISER_SETENA_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 2638 #define NVIC_ISER_SETENA_24 (0x01000000U << NVIC_ISER_SETENA_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 2639 #define NVIC_ISER_SETENA_25 (0x02000000U << NVIC_ISER_SETENA_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 2640 #define NVIC_ISER_SETENA_26 (0x04000000U << NVIC_ISER_SETENA_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 2641 #define NVIC_ISER_SETENA_27 (0x08000000U << NVIC_ISER_SETENA_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 2642 #define NVIC_ISER_SETENA_28 (0x10000000U << NVIC_ISER_SETENA_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 2643 #define NVIC_ISER_SETENA_29 (0x20000000U << NVIC_ISER_SETENA_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 2644 #define NVIC_ISER_SETENA_30 (0x40000000U << NVIC_ISER_SETENA_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 2645 #define NVIC_ISER_SETENA_31 (0x80000000U << NVIC_ISER_SETENA_Pos) /*!< 0x80000000 */
bogdanm 0:9b334a45a8ff 2646
bogdanm 0:9b334a45a8ff 2647 /****************** Bit definition for NVIC_ICER register *******************/
mbed_official 124:6a4a5b7d7324 2648 #define NVIC_ICER_CLRENA_Pos (0U)
mbed_official 124:6a4a5b7d7324 2649 #define NVIC_ICER_CLRENA_Msk (0xFFFFFFFFU << NVIC_ICER_CLRENA_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 2650 #define NVIC_ICER_CLRENA NVIC_ICER_CLRENA_Msk /*!< Interrupt clear-enable bits */
mbed_official 124:6a4a5b7d7324 2651 #define NVIC_ICER_CLRENA_0 (0x00000001U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 2652 #define NVIC_ICER_CLRENA_1 (0x00000002U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 2653 #define NVIC_ICER_CLRENA_2 (0x00000004U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 2654 #define NVIC_ICER_CLRENA_3 (0x00000008U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 2655 #define NVIC_ICER_CLRENA_4 (0x00000010U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2656 #define NVIC_ICER_CLRENA_5 (0x00000020U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 2657 #define NVIC_ICER_CLRENA_6 (0x00000040U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 2658 #define NVIC_ICER_CLRENA_7 (0x00000080U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 2659 #define NVIC_ICER_CLRENA_8 (0x00000100U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 2660 #define NVIC_ICER_CLRENA_9 (0x00000200U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 2661 #define NVIC_ICER_CLRENA_10 (0x00000400U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 2662 #define NVIC_ICER_CLRENA_11 (0x00000800U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 2663 #define NVIC_ICER_CLRENA_12 (0x00001000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 2664 #define NVIC_ICER_CLRENA_13 (0x00002000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 2665 #define NVIC_ICER_CLRENA_14 (0x00004000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 2666 #define NVIC_ICER_CLRENA_15 (0x00008000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 2667 #define NVIC_ICER_CLRENA_16 (0x00010000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 2668 #define NVIC_ICER_CLRENA_17 (0x00020000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 2669 #define NVIC_ICER_CLRENA_18 (0x00040000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 2670 #define NVIC_ICER_CLRENA_19 (0x00080000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 2671 #define NVIC_ICER_CLRENA_20 (0x00100000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 2672 #define NVIC_ICER_CLRENA_21 (0x00200000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 2673 #define NVIC_ICER_CLRENA_22 (0x00400000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 2674 #define NVIC_ICER_CLRENA_23 (0x00800000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 2675 #define NVIC_ICER_CLRENA_24 (0x01000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 2676 #define NVIC_ICER_CLRENA_25 (0x02000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 2677 #define NVIC_ICER_CLRENA_26 (0x04000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 2678 #define NVIC_ICER_CLRENA_27 (0x08000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 2679 #define NVIC_ICER_CLRENA_28 (0x10000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 2680 #define NVIC_ICER_CLRENA_29 (0x20000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 2681 #define NVIC_ICER_CLRENA_30 (0x40000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 2682 #define NVIC_ICER_CLRENA_31 (0x80000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x80000000 */
bogdanm 0:9b334a45a8ff 2683
bogdanm 0:9b334a45a8ff 2684 /****************** Bit definition for NVIC_ISPR register *******************/
mbed_official 124:6a4a5b7d7324 2685 #define NVIC_ISPR_SETPEND_Pos (0U)
mbed_official 124:6a4a5b7d7324 2686 #define NVIC_ISPR_SETPEND_Msk (0xFFFFFFFFU << NVIC_ISPR_SETPEND_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 2687 #define NVIC_ISPR_SETPEND NVIC_ISPR_SETPEND_Msk /*!< Interrupt set-pending bits */
mbed_official 124:6a4a5b7d7324 2688 #define NVIC_ISPR_SETPEND_0 (0x00000001U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 2689 #define NVIC_ISPR_SETPEND_1 (0x00000002U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 2690 #define NVIC_ISPR_SETPEND_2 (0x00000004U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 2691 #define NVIC_ISPR_SETPEND_3 (0x00000008U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 2692 #define NVIC_ISPR_SETPEND_4 (0x00000010U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2693 #define NVIC_ISPR_SETPEND_5 (0x00000020U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 2694 #define NVIC_ISPR_SETPEND_6 (0x00000040U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 2695 #define NVIC_ISPR_SETPEND_7 (0x00000080U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 2696 #define NVIC_ISPR_SETPEND_8 (0x00000100U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 2697 #define NVIC_ISPR_SETPEND_9 (0x00000200U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 2698 #define NVIC_ISPR_SETPEND_10 (0x00000400U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 2699 #define NVIC_ISPR_SETPEND_11 (0x00000800U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 2700 #define NVIC_ISPR_SETPEND_12 (0x00001000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 2701 #define NVIC_ISPR_SETPEND_13 (0x00002000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 2702 #define NVIC_ISPR_SETPEND_14 (0x00004000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 2703 #define NVIC_ISPR_SETPEND_15 (0x00008000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 2704 #define NVIC_ISPR_SETPEND_16 (0x00010000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 2705 #define NVIC_ISPR_SETPEND_17 (0x00020000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 2706 #define NVIC_ISPR_SETPEND_18 (0x00040000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 2707 #define NVIC_ISPR_SETPEND_19 (0x00080000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 2708 #define NVIC_ISPR_SETPEND_20 (0x00100000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 2709 #define NVIC_ISPR_SETPEND_21 (0x00200000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 2710 #define NVIC_ISPR_SETPEND_22 (0x00400000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 2711 #define NVIC_ISPR_SETPEND_23 (0x00800000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 2712 #define NVIC_ISPR_SETPEND_24 (0x01000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 2713 #define NVIC_ISPR_SETPEND_25 (0x02000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 2714 #define NVIC_ISPR_SETPEND_26 (0x04000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 2715 #define NVIC_ISPR_SETPEND_27 (0x08000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 2716 #define NVIC_ISPR_SETPEND_28 (0x10000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 2717 #define NVIC_ISPR_SETPEND_29 (0x20000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 2718 #define NVIC_ISPR_SETPEND_30 (0x40000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 2719 #define NVIC_ISPR_SETPEND_31 (0x80000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x80000000 */
bogdanm 0:9b334a45a8ff 2720
bogdanm 0:9b334a45a8ff 2721 /****************** Bit definition for NVIC_ICPR register *******************/
mbed_official 124:6a4a5b7d7324 2722 #define NVIC_ICPR_CLRPEND_Pos (0U)
mbed_official 124:6a4a5b7d7324 2723 #define NVIC_ICPR_CLRPEND_Msk (0xFFFFFFFFU << NVIC_ICPR_CLRPEND_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 2724 #define NVIC_ICPR_CLRPEND NVIC_ICPR_CLRPEND_Msk /*!< Interrupt clear-pending bits */
mbed_official 124:6a4a5b7d7324 2725 #define NVIC_ICPR_CLRPEND_0 (0x00000001U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 2726 #define NVIC_ICPR_CLRPEND_1 (0x00000002U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 2727 #define NVIC_ICPR_CLRPEND_2 (0x00000004U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 2728 #define NVIC_ICPR_CLRPEND_3 (0x00000008U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 2729 #define NVIC_ICPR_CLRPEND_4 (0x00000010U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2730 #define NVIC_ICPR_CLRPEND_5 (0x00000020U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 2731 #define NVIC_ICPR_CLRPEND_6 (0x00000040U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 2732 #define NVIC_ICPR_CLRPEND_7 (0x00000080U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 2733 #define NVIC_ICPR_CLRPEND_8 (0x00000100U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 2734 #define NVIC_ICPR_CLRPEND_9 (0x00000200U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 2735 #define NVIC_ICPR_CLRPEND_10 (0x00000400U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 2736 #define NVIC_ICPR_CLRPEND_11 (0x00000800U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 2737 #define NVIC_ICPR_CLRPEND_12 (0x00001000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 2738 #define NVIC_ICPR_CLRPEND_13 (0x00002000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 2739 #define NVIC_ICPR_CLRPEND_14 (0x00004000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 2740 #define NVIC_ICPR_CLRPEND_15 (0x00008000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 2741 #define NVIC_ICPR_CLRPEND_16 (0x00010000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 2742 #define NVIC_ICPR_CLRPEND_17 (0x00020000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 2743 #define NVIC_ICPR_CLRPEND_18 (0x00040000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 2744 #define NVIC_ICPR_CLRPEND_19 (0x00080000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 2745 #define NVIC_ICPR_CLRPEND_20 (0x00100000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 2746 #define NVIC_ICPR_CLRPEND_21 (0x00200000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 2747 #define NVIC_ICPR_CLRPEND_22 (0x00400000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 2748 #define NVIC_ICPR_CLRPEND_23 (0x00800000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 2749 #define NVIC_ICPR_CLRPEND_24 (0x01000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 2750 #define NVIC_ICPR_CLRPEND_25 (0x02000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 2751 #define NVIC_ICPR_CLRPEND_26 (0x04000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 2752 #define NVIC_ICPR_CLRPEND_27 (0x08000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 2753 #define NVIC_ICPR_CLRPEND_28 (0x10000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 2754 #define NVIC_ICPR_CLRPEND_29 (0x20000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 2755 #define NVIC_ICPR_CLRPEND_30 (0x40000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 2756 #define NVIC_ICPR_CLRPEND_31 (0x80000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x80000000 */
bogdanm 0:9b334a45a8ff 2757
bogdanm 0:9b334a45a8ff 2758 /****************** Bit definition for NVIC_IABR register *******************/
mbed_official 124:6a4a5b7d7324 2759 #define NVIC_IABR_ACTIVE_Pos (0U)
mbed_official 124:6a4a5b7d7324 2760 #define NVIC_IABR_ACTIVE_Msk (0xFFFFFFFFU << NVIC_IABR_ACTIVE_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 2761 #define NVIC_IABR_ACTIVE NVIC_IABR_ACTIVE_Msk /*!< Interrupt active flags */
mbed_official 124:6a4a5b7d7324 2762 #define NVIC_IABR_ACTIVE_0 (0x00000001U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 2763 #define NVIC_IABR_ACTIVE_1 (0x00000002U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 2764 #define NVIC_IABR_ACTIVE_2 (0x00000004U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 2765 #define NVIC_IABR_ACTIVE_3 (0x00000008U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 2766 #define NVIC_IABR_ACTIVE_4 (0x00000010U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2767 #define NVIC_IABR_ACTIVE_5 (0x00000020U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 2768 #define NVIC_IABR_ACTIVE_6 (0x00000040U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 2769 #define NVIC_IABR_ACTIVE_7 (0x00000080U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 2770 #define NVIC_IABR_ACTIVE_8 (0x00000100U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 2771 #define NVIC_IABR_ACTIVE_9 (0x00000200U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 2772 #define NVIC_IABR_ACTIVE_10 (0x00000400U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 2773 #define NVIC_IABR_ACTIVE_11 (0x00000800U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 2774 #define NVIC_IABR_ACTIVE_12 (0x00001000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 2775 #define NVIC_IABR_ACTIVE_13 (0x00002000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 2776 #define NVIC_IABR_ACTIVE_14 (0x00004000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 2777 #define NVIC_IABR_ACTIVE_15 (0x00008000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 2778 #define NVIC_IABR_ACTIVE_16 (0x00010000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 2779 #define NVIC_IABR_ACTIVE_17 (0x00020000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 2780 #define NVIC_IABR_ACTIVE_18 (0x00040000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 2781 #define NVIC_IABR_ACTIVE_19 (0x00080000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 2782 #define NVIC_IABR_ACTIVE_20 (0x00100000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 2783 #define NVIC_IABR_ACTIVE_21 (0x00200000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 2784 #define NVIC_IABR_ACTIVE_22 (0x00400000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 2785 #define NVIC_IABR_ACTIVE_23 (0x00800000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 2786 #define NVIC_IABR_ACTIVE_24 (0x01000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 2787 #define NVIC_IABR_ACTIVE_25 (0x02000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 2788 #define NVIC_IABR_ACTIVE_26 (0x04000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 2789 #define NVIC_IABR_ACTIVE_27 (0x08000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 2790 #define NVIC_IABR_ACTIVE_28 (0x10000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 2791 #define NVIC_IABR_ACTIVE_29 (0x20000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 2792 #define NVIC_IABR_ACTIVE_30 (0x40000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 2793 #define NVIC_IABR_ACTIVE_31 (0x80000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x80000000 */
bogdanm 0:9b334a45a8ff 2794
bogdanm 0:9b334a45a8ff 2795 /****************** Bit definition for NVIC_PRI0 register *******************/
mbed_official 124:6a4a5b7d7324 2796 #define NVIC_IPR0_PRI_0 ((uint32_t)0x000000FF) /*!< Priority of interrupt 0 */
mbed_official 124:6a4a5b7d7324 2797 #define NVIC_IPR0_PRI_1 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 1 */
mbed_official 124:6a4a5b7d7324 2798 #define NVIC_IPR0_PRI_2 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 2 */
mbed_official 124:6a4a5b7d7324 2799 #define NVIC_IPR0_PRI_3 ((uint32_t)0xFF000000) /*!< Priority of interrupt 3 */
bogdanm 0:9b334a45a8ff 2800
bogdanm 0:9b334a45a8ff 2801 /****************** Bit definition for NVIC_PRI1 register *******************/
mbed_official 124:6a4a5b7d7324 2802 #define NVIC_IPR1_PRI_4 ((uint32_t)0x000000FF) /*!< Priority of interrupt 4 */
mbed_official 124:6a4a5b7d7324 2803 #define NVIC_IPR1_PRI_5 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 5 */
mbed_official 124:6a4a5b7d7324 2804 #define NVIC_IPR1_PRI_6 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 6 */
mbed_official 124:6a4a5b7d7324 2805 #define NVIC_IPR1_PRI_7 ((uint32_t)0xFF000000) /*!< Priority of interrupt 7 */
bogdanm 0:9b334a45a8ff 2806
bogdanm 0:9b334a45a8ff 2807 /****************** Bit definition for NVIC_PRI2 register *******************/
mbed_official 124:6a4a5b7d7324 2808 #define NVIC_IPR2_PRI_8 ((uint32_t)0x000000FF) /*!< Priority of interrupt 8 */
mbed_official 124:6a4a5b7d7324 2809 #define NVIC_IPR2_PRI_9 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 9 */
mbed_official 124:6a4a5b7d7324 2810 #define NVIC_IPR2_PRI_10 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 10 */
mbed_official 124:6a4a5b7d7324 2811 #define NVIC_IPR2_PRI_11 ((uint32_t)0xFF000000) /*!< Priority of interrupt 11 */
bogdanm 0:9b334a45a8ff 2812
bogdanm 0:9b334a45a8ff 2813 /****************** Bit definition for NVIC_PRI3 register *******************/
mbed_official 124:6a4a5b7d7324 2814 #define NVIC_IPR3_PRI_12 ((uint32_t)0x000000FF) /*!< Priority of interrupt 12 */
mbed_official 124:6a4a5b7d7324 2815 #define NVIC_IPR3_PRI_13 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 13 */
mbed_official 124:6a4a5b7d7324 2816 #define NVIC_IPR3_PRI_14 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 14 */
mbed_official 124:6a4a5b7d7324 2817 #define NVIC_IPR3_PRI_15 ((uint32_t)0xFF000000) /*!< Priority of interrupt 15 */
bogdanm 0:9b334a45a8ff 2818
bogdanm 0:9b334a45a8ff 2819 /****************** Bit definition for NVIC_PRI4 register *******************/
mbed_official 124:6a4a5b7d7324 2820 #define NVIC_IPR4_PRI_16 ((uint32_t)0x000000FF) /*!< Priority of interrupt 16 */
mbed_official 124:6a4a5b7d7324 2821 #define NVIC_IPR4_PRI_17 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 17 */
mbed_official 124:6a4a5b7d7324 2822 #define NVIC_IPR4_PRI_18 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 18 */
mbed_official 124:6a4a5b7d7324 2823 #define NVIC_IPR4_PRI_19 ((uint32_t)0xFF000000) /*!< Priority of interrupt 19 */
bogdanm 0:9b334a45a8ff 2824
bogdanm 0:9b334a45a8ff 2825 /****************** Bit definition for NVIC_PRI5 register *******************/
mbed_official 124:6a4a5b7d7324 2826 #define NVIC_IPR5_PRI_20 ((uint32_t)0x000000FF) /*!< Priority of interrupt 20 */
mbed_official 124:6a4a5b7d7324 2827 #define NVIC_IPR5_PRI_21 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 21 */
mbed_official 124:6a4a5b7d7324 2828 #define NVIC_IPR5_PRI_22 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 22 */
mbed_official 124:6a4a5b7d7324 2829 #define NVIC_IPR5_PRI_23 ((uint32_t)0xFF000000) /*!< Priority of interrupt 23 */
bogdanm 0:9b334a45a8ff 2830
bogdanm 0:9b334a45a8ff 2831 /****************** Bit definition for NVIC_PRI6 register *******************/
mbed_official 124:6a4a5b7d7324 2832 #define NVIC_IPR6_PRI_24 ((uint32_t)0x000000FF) /*!< Priority of interrupt 24 */
mbed_official 124:6a4a5b7d7324 2833 #define NVIC_IPR6_PRI_25 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 25 */
mbed_official 124:6a4a5b7d7324 2834 #define NVIC_IPR6_PRI_26 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 26 */
mbed_official 124:6a4a5b7d7324 2835 #define NVIC_IPR6_PRI_27 ((uint32_t)0xFF000000) /*!< Priority of interrupt 27 */
bogdanm 0:9b334a45a8ff 2836
bogdanm 0:9b334a45a8ff 2837 /****************** Bit definition for NVIC_PRI7 register *******************/
mbed_official 124:6a4a5b7d7324 2838 #define NVIC_IPR7_PRI_28 ((uint32_t)0x000000FF) /*!< Priority of interrupt 28 */
mbed_official 124:6a4a5b7d7324 2839 #define NVIC_IPR7_PRI_29 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 29 */
mbed_official 124:6a4a5b7d7324 2840 #define NVIC_IPR7_PRI_30 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 30 */
mbed_official 124:6a4a5b7d7324 2841 #define NVIC_IPR7_PRI_31 ((uint32_t)0xFF000000) /*!< Priority of interrupt 31 */
bogdanm 0:9b334a45a8ff 2842
bogdanm 0:9b334a45a8ff 2843 /****************** Bit definition for SCB_CPUID register *******************/
mbed_official 124:6a4a5b7d7324 2844 #define SCB_CPUID_REVISION ((uint32_t)0x0000000F) /*!< Implementation defined revision number */
mbed_official 124:6a4a5b7d7324 2845 #define SCB_CPUID_PARTNO ((uint32_t)0x0000FFF0) /*!< Number of processor within family */
mbed_official 124:6a4a5b7d7324 2846 #define SCB_CPUID_Constant ((uint32_t)0x000F0000) /*!< Reads as 0x0F */
mbed_official 124:6a4a5b7d7324 2847 #define SCB_CPUID_VARIANT ((uint32_t)0x00F00000) /*!< Implementation defined variant number */
mbed_official 124:6a4a5b7d7324 2848 #define SCB_CPUID_IMPLEMENTER ((uint32_t)0xFF000000) /*!< Implementer code. ARM is 0x41 */
bogdanm 0:9b334a45a8ff 2849
bogdanm 0:9b334a45a8ff 2850 /******************* Bit definition for SCB_ICSR register *******************/
mbed_official 124:6a4a5b7d7324 2851 #define SCB_ICSR_VECTACTIVE ((uint32_t)0x000001FF) /*!< Active ISR number field */
mbed_official 124:6a4a5b7d7324 2852 #define SCB_ICSR_RETTOBASE ((uint32_t)0x00000800) /*!< All active exceptions minus the IPSR_current_exception yields the empty set */
mbed_official 124:6a4a5b7d7324 2853 #define SCB_ICSR_VECTPENDING ((uint32_t)0x003FF000) /*!< Pending ISR number field */
mbed_official 124:6a4a5b7d7324 2854 #define SCB_ICSR_ISRPENDING ((uint32_t)0x00400000) /*!< Interrupt pending flag */
mbed_official 124:6a4a5b7d7324 2855 #define SCB_ICSR_ISRPREEMPT ((uint32_t)0x00800000) /*!< It indicates that a pending interrupt becomes active in the next running cycle */
mbed_official 124:6a4a5b7d7324 2856 #define SCB_ICSR_PENDSTCLR ((uint32_t)0x02000000) /*!< Clear pending SysTick bit */
mbed_official 124:6a4a5b7d7324 2857 #define SCB_ICSR_PENDSTSET ((uint32_t)0x04000000) /*!< Set pending SysTick bit */
mbed_official 124:6a4a5b7d7324 2858 #define SCB_ICSR_PENDSVCLR ((uint32_t)0x08000000) /*!< Clear pending pendSV bit */
mbed_official 124:6a4a5b7d7324 2859 #define SCB_ICSR_PENDSVSET ((uint32_t)0x10000000) /*!< Set pending pendSV bit */
mbed_official 124:6a4a5b7d7324 2860 #define SCB_ICSR_NMIPENDSET ((uint32_t)0x80000000) /*!< Set pending NMI bit */
bogdanm 0:9b334a45a8ff 2861
bogdanm 0:9b334a45a8ff 2862 /******************* Bit definition for SCB_VTOR register *******************/
mbed_official 124:6a4a5b7d7324 2863 #define SCB_VTOR_TBLOFF ((uint32_t)0x1FFFFF80) /*!< Vector table base offset field */
mbed_official 124:6a4a5b7d7324 2864 #define SCB_VTOR_TBLBASE ((uint32_t)0x20000000) /*!< Table base in code(0) or RAM(1) */
bogdanm 0:9b334a45a8ff 2865
bogdanm 0:9b334a45a8ff 2866 /*!<***************** Bit definition for SCB_AIRCR register *******************/
mbed_official 124:6a4a5b7d7324 2867 #define SCB_AIRCR_VECTRESET ((uint32_t)0x00000001) /*!< System Reset bit */
mbed_official 124:6a4a5b7d7324 2868 #define SCB_AIRCR_VECTCLRACTIVE ((uint32_t)0x00000002) /*!< Clear active vector bit */
mbed_official 124:6a4a5b7d7324 2869 #define SCB_AIRCR_SYSRESETREQ ((uint32_t)0x00000004) /*!< Requests chip control logic to generate a reset */
mbed_official 124:6a4a5b7d7324 2870
mbed_official 124:6a4a5b7d7324 2871 #define SCB_AIRCR_PRIGROUP ((uint32_t)0x00000700) /*!< PRIGROUP[2:0] bits (Priority group) */
mbed_official 124:6a4a5b7d7324 2872 #define SCB_AIRCR_PRIGROUP_0 ((uint32_t)0x00000100) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 2873 #define SCB_AIRCR_PRIGROUP_1 ((uint32_t)0x00000200) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 2874 #define SCB_AIRCR_PRIGROUP_2 ((uint32_t)0x00000400) /*!< Bit 2 */
bogdanm 0:9b334a45a8ff 2875
bogdanm 0:9b334a45a8ff 2876 /* prority group configuration */
mbed_official 124:6a4a5b7d7324 2877 #define SCB_AIRCR_PRIGROUP0 ((uint32_t)0x00000000) /*!< Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) */
mbed_official 124:6a4a5b7d7324 2878 #define SCB_AIRCR_PRIGROUP1 ((uint32_t)0x00000100) /*!< Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) */
mbed_official 124:6a4a5b7d7324 2879 #define SCB_AIRCR_PRIGROUP2 ((uint32_t)0x00000200) /*!< Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) */
mbed_official 124:6a4a5b7d7324 2880 #define SCB_AIRCR_PRIGROUP3 ((uint32_t)0x00000300) /*!< Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) */
mbed_official 124:6a4a5b7d7324 2881 #define SCB_AIRCR_PRIGROUP4 ((uint32_t)0x00000400) /*!< Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) */
mbed_official 124:6a4a5b7d7324 2882 #define SCB_AIRCR_PRIGROUP5 ((uint32_t)0x00000500) /*!< Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) */
mbed_official 124:6a4a5b7d7324 2883 #define SCB_AIRCR_PRIGROUP6 ((uint32_t)0x00000600) /*!< Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) */
mbed_official 124:6a4a5b7d7324 2884 #define SCB_AIRCR_PRIGROUP7 ((uint32_t)0x00000700) /*!< Priority group=7 (no pre-emption priority, 8 bits of subpriority) */
mbed_official 124:6a4a5b7d7324 2885
mbed_official 124:6a4a5b7d7324 2886 #define SCB_AIRCR_ENDIANESS ((uint32_t)0x00008000) /*!< Data endianness bit */
mbed_official 124:6a4a5b7d7324 2887 #define SCB_AIRCR_VECTKEY ((uint32_t)0xFFFF0000) /*!< Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) */
bogdanm 0:9b334a45a8ff 2888
bogdanm 0:9b334a45a8ff 2889 /******************* Bit definition for SCB_SCR register ********************/
mbed_official 124:6a4a5b7d7324 2890 #define SCB_SCR_SLEEPONEXIT ((uint32_t)0x00000002) /*!< Sleep on exit bit */
mbed_official 124:6a4a5b7d7324 2891 #define SCB_SCR_SLEEPDEEP ((uint32_t)0x00000004) /*!< Sleep deep bit */
mbed_official 124:6a4a5b7d7324 2892 #define SCB_SCR_SEVONPEND ((uint32_t)0x00000010) /*!< Wake up from WFE */
bogdanm 0:9b334a45a8ff 2893
bogdanm 0:9b334a45a8ff 2894 /******************** Bit definition for SCB_CCR register *******************/
mbed_official 124:6a4a5b7d7324 2895 #define SCB_CCR_NONBASETHRDENA ((uint32_t)0x00000001) /*!< Thread mode can be entered from any level in Handler mode by controlled return value */
mbed_official 124:6a4a5b7d7324 2896 #define SCB_CCR_USERSETMPEND ((uint32_t)0x00000002) /*!< Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception */
mbed_official 124:6a4a5b7d7324 2897 #define SCB_CCR_UNALIGN_TRP ((uint32_t)0x00000008) /*!< Trap for unaligned access */
mbed_official 124:6a4a5b7d7324 2898 #define SCB_CCR_DIV_0_TRP ((uint32_t)0x00000010) /*!< Trap on Divide by 0 */
mbed_official 124:6a4a5b7d7324 2899 #define SCB_CCR_BFHFNMIGN ((uint32_t)0x00000100) /*!< Handlers running at priority -1 and -2 */
mbed_official 124:6a4a5b7d7324 2900 #define SCB_CCR_STKALIGN ((uint32_t)0x00000200) /*!< On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned */
bogdanm 0:9b334a45a8ff 2901
bogdanm 0:9b334a45a8ff 2902 /******************* Bit definition for SCB_SHPR register ********************/
mbed_official 124:6a4a5b7d7324 2903 #define SCB_SHPR_PRI_N_Pos (0U)
mbed_official 124:6a4a5b7d7324 2904 #define SCB_SHPR_PRI_N_Msk (0xFFU << SCB_SHPR_PRI_N_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 2905 #define SCB_SHPR_PRI_N SCB_SHPR_PRI_N_Msk /*!< Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor */
mbed_official 124:6a4a5b7d7324 2906 #define SCB_SHPR_PRI_N1_Pos (8U)
mbed_official 124:6a4a5b7d7324 2907 #define SCB_SHPR_PRI_N1_Msk (0xFFU << SCB_SHPR_PRI_N1_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 2908 #define SCB_SHPR_PRI_N1 SCB_SHPR_PRI_N1_Msk /*!< Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved */
mbed_official 124:6a4a5b7d7324 2909 #define SCB_SHPR_PRI_N2_Pos (16U)
mbed_official 124:6a4a5b7d7324 2910 #define SCB_SHPR_PRI_N2_Msk (0xFFU << SCB_SHPR_PRI_N2_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 2911 #define SCB_SHPR_PRI_N2 SCB_SHPR_PRI_N2_Msk /*!< Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV */
mbed_official 124:6a4a5b7d7324 2912 #define SCB_SHPR_PRI_N3_Pos (24U)
mbed_official 124:6a4a5b7d7324 2913 #define SCB_SHPR_PRI_N3_Msk (0xFFU << SCB_SHPR_PRI_N3_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 2914 #define SCB_SHPR_PRI_N3 SCB_SHPR_PRI_N3_Msk /*!< Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick */
bogdanm 0:9b334a45a8ff 2915
bogdanm 0:9b334a45a8ff 2916 /****************** Bit definition for SCB_SHCSR register *******************/
mbed_official 124:6a4a5b7d7324 2917 #define SCB_SHCSR_MEMFAULTACT ((uint32_t)0x00000001) /*!< MemManage is active */
mbed_official 124:6a4a5b7d7324 2918 #define SCB_SHCSR_BUSFAULTACT ((uint32_t)0x00000002) /*!< BusFault is active */
mbed_official 124:6a4a5b7d7324 2919 #define SCB_SHCSR_USGFAULTACT ((uint32_t)0x00000008) /*!< UsageFault is active */
mbed_official 124:6a4a5b7d7324 2920 #define SCB_SHCSR_SVCALLACT ((uint32_t)0x00000080) /*!< SVCall is active */
mbed_official 124:6a4a5b7d7324 2921 #define SCB_SHCSR_MONITORACT ((uint32_t)0x00000100) /*!< Monitor is active */
mbed_official 124:6a4a5b7d7324 2922 #define SCB_SHCSR_PENDSVACT ((uint32_t)0x00000400) /*!< PendSV is active */
mbed_official 124:6a4a5b7d7324 2923 #define SCB_SHCSR_SYSTICKACT ((uint32_t)0x00000800) /*!< SysTick is active */
mbed_official 124:6a4a5b7d7324 2924 #define SCB_SHCSR_USGFAULTPENDED ((uint32_t)0x00001000) /*!< Usage Fault is pended */
mbed_official 124:6a4a5b7d7324 2925 #define SCB_SHCSR_MEMFAULTPENDED ((uint32_t)0x00002000) /*!< MemManage is pended */
mbed_official 124:6a4a5b7d7324 2926 #define SCB_SHCSR_BUSFAULTPENDED ((uint32_t)0x00004000) /*!< Bus Fault is pended */
mbed_official 124:6a4a5b7d7324 2927 #define SCB_SHCSR_SVCALLPENDED ((uint32_t)0x00008000) /*!< SVCall is pended */
mbed_official 124:6a4a5b7d7324 2928 #define SCB_SHCSR_MEMFAULTENA ((uint32_t)0x00010000) /*!< MemManage enable */
mbed_official 124:6a4a5b7d7324 2929 #define SCB_SHCSR_BUSFAULTENA ((uint32_t)0x00020000) /*!< Bus Fault enable */
mbed_official 124:6a4a5b7d7324 2930 #define SCB_SHCSR_USGFAULTENA ((uint32_t)0x00040000) /*!< UsageFault enable */
bogdanm 0:9b334a45a8ff 2931
bogdanm 0:9b334a45a8ff 2932 /******************* Bit definition for SCB_CFSR register *******************/
bogdanm 0:9b334a45a8ff 2933 /*!< MFSR */
mbed_official 124:6a4a5b7d7324 2934 #define SCB_CFSR_IACCVIOL_Pos (0U)
mbed_official 124:6a4a5b7d7324 2935 #define SCB_CFSR_IACCVIOL_Msk (0x1U << SCB_CFSR_IACCVIOL_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 2936 #define SCB_CFSR_IACCVIOL SCB_CFSR_IACCVIOL_Msk /*!< Instruction access violation */
mbed_official 124:6a4a5b7d7324 2937 #define SCB_CFSR_DACCVIOL_Pos (1U)
mbed_official 124:6a4a5b7d7324 2938 #define SCB_CFSR_DACCVIOL_Msk (0x1U << SCB_CFSR_DACCVIOL_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 2939 #define SCB_CFSR_DACCVIOL SCB_CFSR_DACCVIOL_Msk /*!< Data access violation */
mbed_official 124:6a4a5b7d7324 2940 #define SCB_CFSR_MUNSTKERR_Pos (3U)
mbed_official 124:6a4a5b7d7324 2941 #define SCB_CFSR_MUNSTKERR_Msk (0x1U << SCB_CFSR_MUNSTKERR_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 2942 #define SCB_CFSR_MUNSTKERR SCB_CFSR_MUNSTKERR_Msk /*!< Unstacking error */
mbed_official 124:6a4a5b7d7324 2943 #define SCB_CFSR_MSTKERR_Pos (4U)
mbed_official 124:6a4a5b7d7324 2944 #define SCB_CFSR_MSTKERR_Msk (0x1U << SCB_CFSR_MSTKERR_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 2945 #define SCB_CFSR_MSTKERR SCB_CFSR_MSTKERR_Msk /*!< Stacking error */
mbed_official 124:6a4a5b7d7324 2946 #define SCB_CFSR_MMARVALID_Pos (7U)
mbed_official 124:6a4a5b7d7324 2947 #define SCB_CFSR_MMARVALID_Msk (0x1U << SCB_CFSR_MMARVALID_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 2948 #define SCB_CFSR_MMARVALID SCB_CFSR_MMARVALID_Msk /*!< Memory Manage Address Register address valid flag */
bogdanm 0:9b334a45a8ff 2949 /*!< BFSR */
mbed_official 124:6a4a5b7d7324 2950 #define SCB_CFSR_IBUSERR_Pos (8U)
mbed_official 124:6a4a5b7d7324 2951 #define SCB_CFSR_IBUSERR_Msk (0x1U << SCB_CFSR_IBUSERR_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 2952 #define SCB_CFSR_IBUSERR SCB_CFSR_IBUSERR_Msk /*!< Instruction bus error flag */
mbed_official 124:6a4a5b7d7324 2953 #define SCB_CFSR_PRECISERR_Pos (9U)
mbed_official 124:6a4a5b7d7324 2954 #define SCB_CFSR_PRECISERR_Msk (0x1U << SCB_CFSR_PRECISERR_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 2955 #define SCB_CFSR_PRECISERR SCB_CFSR_PRECISERR_Msk /*!< Precise data bus error */
mbed_official 124:6a4a5b7d7324 2956 #define SCB_CFSR_IMPRECISERR_Pos (10U)
mbed_official 124:6a4a5b7d7324 2957 #define SCB_CFSR_IMPRECISERR_Msk (0x1U << SCB_CFSR_IMPRECISERR_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 2958 #define SCB_CFSR_IMPRECISERR SCB_CFSR_IMPRECISERR_Msk /*!< Imprecise data bus error */
mbed_official 124:6a4a5b7d7324 2959 #define SCB_CFSR_UNSTKERR_Pos (11U)
mbed_official 124:6a4a5b7d7324 2960 #define SCB_CFSR_UNSTKERR_Msk (0x1U << SCB_CFSR_UNSTKERR_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 2961 #define SCB_CFSR_UNSTKERR SCB_CFSR_UNSTKERR_Msk /*!< Unstacking error */
mbed_official 124:6a4a5b7d7324 2962 #define SCB_CFSR_STKERR_Pos (12U)
mbed_official 124:6a4a5b7d7324 2963 #define SCB_CFSR_STKERR_Msk (0x1U << SCB_CFSR_STKERR_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 2964 #define SCB_CFSR_STKERR SCB_CFSR_STKERR_Msk /*!< Stacking error */
mbed_official 124:6a4a5b7d7324 2965 #define SCB_CFSR_BFARVALID_Pos (15U)
mbed_official 124:6a4a5b7d7324 2966 #define SCB_CFSR_BFARVALID_Msk (0x1U << SCB_CFSR_BFARVALID_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 2967 #define SCB_CFSR_BFARVALID SCB_CFSR_BFARVALID_Msk /*!< Bus Fault Address Register address valid flag */
bogdanm 0:9b334a45a8ff 2968 /*!< UFSR */
mbed_official 124:6a4a5b7d7324 2969 #define SCB_CFSR_UNDEFINSTR_Pos (16U)
mbed_official 124:6a4a5b7d7324 2970 #define SCB_CFSR_UNDEFINSTR_Msk (0x1U << SCB_CFSR_UNDEFINSTR_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 2971 #define SCB_CFSR_UNDEFINSTR SCB_CFSR_UNDEFINSTR_Msk /*!< The processor attempt to execute an undefined instruction */
mbed_official 124:6a4a5b7d7324 2972 #define SCB_CFSR_INVSTATE_Pos (17U)
mbed_official 124:6a4a5b7d7324 2973 #define SCB_CFSR_INVSTATE_Msk (0x1U << SCB_CFSR_INVSTATE_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 2974 #define SCB_CFSR_INVSTATE SCB_CFSR_INVSTATE_Msk /*!< Invalid combination of EPSR and instruction */
mbed_official 124:6a4a5b7d7324 2975 #define SCB_CFSR_INVPC_Pos (18U)
mbed_official 124:6a4a5b7d7324 2976 #define SCB_CFSR_INVPC_Msk (0x1U << SCB_CFSR_INVPC_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 2977 #define SCB_CFSR_INVPC SCB_CFSR_INVPC_Msk /*!< Attempt to load EXC_RETURN into pc illegally */
mbed_official 124:6a4a5b7d7324 2978 #define SCB_CFSR_NOCP_Pos (19U)
mbed_official 124:6a4a5b7d7324 2979 #define SCB_CFSR_NOCP_Msk (0x1U << SCB_CFSR_NOCP_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 2980 #define SCB_CFSR_NOCP SCB_CFSR_NOCP_Msk /*!< Attempt to use a coprocessor instruction */
mbed_official 124:6a4a5b7d7324 2981 #define SCB_CFSR_UNALIGNED_Pos (24U)
mbed_official 124:6a4a5b7d7324 2982 #define SCB_CFSR_UNALIGNED_Msk (0x1U << SCB_CFSR_UNALIGNED_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 2983 #define SCB_CFSR_UNALIGNED SCB_CFSR_UNALIGNED_Msk /*!< Fault occurs when there is an attempt to make an unaligned memory access */
mbed_official 124:6a4a5b7d7324 2984 #define SCB_CFSR_DIVBYZERO_Pos (25U)
mbed_official 124:6a4a5b7d7324 2985 #define SCB_CFSR_DIVBYZERO_Msk (0x1U << SCB_CFSR_DIVBYZERO_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 2986 #define SCB_CFSR_DIVBYZERO SCB_CFSR_DIVBYZERO_Msk /*!< Fault occurs when SDIV or DIV instruction is used with a divisor of 0 */
bogdanm 0:9b334a45a8ff 2987
bogdanm 0:9b334a45a8ff 2988 /******************* Bit definition for SCB_HFSR register *******************/
mbed_official 124:6a4a5b7d7324 2989 #define SCB_HFSR_VECTTBL ((uint32_t)0x00000002) /*!< Fault occurs because of vector table read on exception processing */
mbed_official 124:6a4a5b7d7324 2990 #define SCB_HFSR_FORCED ((uint32_t)0x40000000) /*!< Hard Fault activated when a configurable Fault was received and cannot activate */
mbed_official 124:6a4a5b7d7324 2991 #define SCB_HFSR_DEBUGEVT ((uint32_t)0x80000000) /*!< Fault related to debug */
bogdanm 0:9b334a45a8ff 2992
bogdanm 0:9b334a45a8ff 2993 /******************* Bit definition for SCB_DFSR register *******************/
mbed_official 124:6a4a5b7d7324 2994 #define SCB_DFSR_HALTED ((uint32_t)0x00000001) /*!< Halt request flag */
mbed_official 124:6a4a5b7d7324 2995 #define SCB_DFSR_BKPT ((uint32_t)0x00000002) /*!< BKPT flag */
mbed_official 124:6a4a5b7d7324 2996 #define SCB_DFSR_DWTTRAP ((uint32_t)0x00000004) /*!< Data Watchpoint and Trace (DWT) flag */
mbed_official 124:6a4a5b7d7324 2997 #define SCB_DFSR_VCATCH ((uint32_t)0x00000008) /*!< Vector catch flag */
mbed_official 124:6a4a5b7d7324 2998 #define SCB_DFSR_EXTERNAL ((uint32_t)0x00000010) /*!< External debug request flag */
bogdanm 0:9b334a45a8ff 2999
bogdanm 0:9b334a45a8ff 3000 /******************* Bit definition for SCB_MMFAR register ******************/
mbed_official 124:6a4a5b7d7324 3001 #define SCB_MMFAR_ADDRESS_Pos (0U)
mbed_official 124:6a4a5b7d7324 3002 #define SCB_MMFAR_ADDRESS_Msk (0xFFFFFFFFU << SCB_MMFAR_ADDRESS_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 3003 #define SCB_MMFAR_ADDRESS SCB_MMFAR_ADDRESS_Msk /*!< Mem Manage fault address field */
bogdanm 0:9b334a45a8ff 3004
bogdanm 0:9b334a45a8ff 3005 /******************* Bit definition for SCB_BFAR register *******************/
mbed_official 124:6a4a5b7d7324 3006 #define SCB_BFAR_ADDRESS_Pos (0U)
mbed_official 124:6a4a5b7d7324 3007 #define SCB_BFAR_ADDRESS_Msk (0xFFFFFFFFU << SCB_BFAR_ADDRESS_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 3008 #define SCB_BFAR_ADDRESS SCB_BFAR_ADDRESS_Msk /*!< Bus fault address field */
bogdanm 0:9b334a45a8ff 3009
bogdanm 0:9b334a45a8ff 3010 /******************* Bit definition for SCB_afsr register *******************/
mbed_official 124:6a4a5b7d7324 3011 #define SCB_AFSR_IMPDEF_Pos (0U)
mbed_official 124:6a4a5b7d7324 3012 #define SCB_AFSR_IMPDEF_Msk (0xFFFFFFFFU << SCB_AFSR_IMPDEF_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 3013 #define SCB_AFSR_IMPDEF SCB_AFSR_IMPDEF_Msk /*!< Implementation defined */
bogdanm 0:9b334a45a8ff 3014
bogdanm 0:9b334a45a8ff 3015 /******************************************************************************/
bogdanm 0:9b334a45a8ff 3016 /* */
bogdanm 0:9b334a45a8ff 3017 /* External Interrupt/Event Controller */
bogdanm 0:9b334a45a8ff 3018 /* */
bogdanm 0:9b334a45a8ff 3019 /******************************************************************************/
bogdanm 0:9b334a45a8ff 3020
bogdanm 0:9b334a45a8ff 3021 /******************* Bit definition for EXTI_IMR register *******************/
mbed_official 124:6a4a5b7d7324 3022 #define EXTI_IMR_MR0_Pos (0U)
mbed_official 124:6a4a5b7d7324 3023 #define EXTI_IMR_MR0_Msk (0x1U << EXTI_IMR_MR0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3024 #define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk /*!< Interrupt Mask on line 0 */
mbed_official 124:6a4a5b7d7324 3025 #define EXTI_IMR_MR1_Pos (1U)
mbed_official 124:6a4a5b7d7324 3026 #define EXTI_IMR_MR1_Msk (0x1U << EXTI_IMR_MR1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3027 #define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk /*!< Interrupt Mask on line 1 */
mbed_official 124:6a4a5b7d7324 3028 #define EXTI_IMR_MR2_Pos (2U)
mbed_official 124:6a4a5b7d7324 3029 #define EXTI_IMR_MR2_Msk (0x1U << EXTI_IMR_MR2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3030 #define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk /*!< Interrupt Mask on line 2 */
mbed_official 124:6a4a5b7d7324 3031 #define EXTI_IMR_MR3_Pos (3U)
mbed_official 124:6a4a5b7d7324 3032 #define EXTI_IMR_MR3_Msk (0x1U << EXTI_IMR_MR3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3033 #define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk /*!< Interrupt Mask on line 3 */
mbed_official 124:6a4a5b7d7324 3034 #define EXTI_IMR_MR4_Pos (4U)
mbed_official 124:6a4a5b7d7324 3035 #define EXTI_IMR_MR4_Msk (0x1U << EXTI_IMR_MR4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 3036 #define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk /*!< Interrupt Mask on line 4 */
mbed_official 124:6a4a5b7d7324 3037 #define EXTI_IMR_MR5_Pos (5U)
mbed_official 124:6a4a5b7d7324 3038 #define EXTI_IMR_MR5_Msk (0x1U << EXTI_IMR_MR5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 3039 #define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk /*!< Interrupt Mask on line 5 */
mbed_official 124:6a4a5b7d7324 3040 #define EXTI_IMR_MR6_Pos (6U)
mbed_official 124:6a4a5b7d7324 3041 #define EXTI_IMR_MR6_Msk (0x1U << EXTI_IMR_MR6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 3042 #define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk /*!< Interrupt Mask on line 6 */
mbed_official 124:6a4a5b7d7324 3043 #define EXTI_IMR_MR7_Pos (7U)
mbed_official 124:6a4a5b7d7324 3044 #define EXTI_IMR_MR7_Msk (0x1U << EXTI_IMR_MR7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 3045 #define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk /*!< Interrupt Mask on line 7 */
mbed_official 124:6a4a5b7d7324 3046 #define EXTI_IMR_MR8_Pos (8U)
mbed_official 124:6a4a5b7d7324 3047 #define EXTI_IMR_MR8_Msk (0x1U << EXTI_IMR_MR8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 3048 #define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk /*!< Interrupt Mask on line 8 */
mbed_official 124:6a4a5b7d7324 3049 #define EXTI_IMR_MR9_Pos (9U)
mbed_official 124:6a4a5b7d7324 3050 #define EXTI_IMR_MR9_Msk (0x1U << EXTI_IMR_MR9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 3051 #define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk /*!< Interrupt Mask on line 9 */
mbed_official 124:6a4a5b7d7324 3052 #define EXTI_IMR_MR10_Pos (10U)
mbed_official 124:6a4a5b7d7324 3053 #define EXTI_IMR_MR10_Msk (0x1U << EXTI_IMR_MR10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 3054 #define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk /*!< Interrupt Mask on line 10 */
mbed_official 124:6a4a5b7d7324 3055 #define EXTI_IMR_MR11_Pos (11U)
mbed_official 124:6a4a5b7d7324 3056 #define EXTI_IMR_MR11_Msk (0x1U << EXTI_IMR_MR11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 3057 #define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk /*!< Interrupt Mask on line 11 */
mbed_official 124:6a4a5b7d7324 3058 #define EXTI_IMR_MR12_Pos (12U)
mbed_official 124:6a4a5b7d7324 3059 #define EXTI_IMR_MR12_Msk (0x1U << EXTI_IMR_MR12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 3060 #define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk /*!< Interrupt Mask on line 12 */
mbed_official 124:6a4a5b7d7324 3061 #define EXTI_IMR_MR13_Pos (13U)
mbed_official 124:6a4a5b7d7324 3062 #define EXTI_IMR_MR13_Msk (0x1U << EXTI_IMR_MR13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 3063 #define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk /*!< Interrupt Mask on line 13 */
mbed_official 124:6a4a5b7d7324 3064 #define EXTI_IMR_MR14_Pos (14U)
mbed_official 124:6a4a5b7d7324 3065 #define EXTI_IMR_MR14_Msk (0x1U << EXTI_IMR_MR14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 3066 #define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk /*!< Interrupt Mask on line 14 */
mbed_official 124:6a4a5b7d7324 3067 #define EXTI_IMR_MR15_Pos (15U)
mbed_official 124:6a4a5b7d7324 3068 #define EXTI_IMR_MR15_Msk (0x1U << EXTI_IMR_MR15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 3069 #define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk /*!< Interrupt Mask on line 15 */
mbed_official 124:6a4a5b7d7324 3070 #define EXTI_IMR_MR16_Pos (16U)
mbed_official 124:6a4a5b7d7324 3071 #define EXTI_IMR_MR16_Msk (0x1U << EXTI_IMR_MR16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 3072 #define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk /*!< Interrupt Mask on line 16 */
mbed_official 124:6a4a5b7d7324 3073 #define EXTI_IMR_MR17_Pos (17U)
mbed_official 124:6a4a5b7d7324 3074 #define EXTI_IMR_MR17_Msk (0x1U << EXTI_IMR_MR17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 3075 #define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk /*!< Interrupt Mask on line 17 */
mbed_official 124:6a4a5b7d7324 3076 #define EXTI_IMR_MR18_Pos (18U)
mbed_official 124:6a4a5b7d7324 3077 #define EXTI_IMR_MR18_Msk (0x1U << EXTI_IMR_MR18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 3078 #define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk /*!< Interrupt Mask on line 18 */
mbed_official 124:6a4a5b7d7324 3079 #define EXTI_IMR_MR19_Pos (19U)
mbed_official 124:6a4a5b7d7324 3080 #define EXTI_IMR_MR19_Msk (0x1U << EXTI_IMR_MR19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 3081 #define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk /*!< Interrupt Mask on line 19 */
mbed_official 124:6a4a5b7d7324 3082
mbed_official 124:6a4a5b7d7324 3083 /* References Defines */
mbed_official 124:6a4a5b7d7324 3084 #define EXTI_IMR_IM0 EXTI_IMR_MR0
mbed_official 124:6a4a5b7d7324 3085 #define EXTI_IMR_IM1 EXTI_IMR_MR1
mbed_official 124:6a4a5b7d7324 3086 #define EXTI_IMR_IM2 EXTI_IMR_MR2
mbed_official 124:6a4a5b7d7324 3087 #define EXTI_IMR_IM3 EXTI_IMR_MR3
mbed_official 124:6a4a5b7d7324 3088 #define EXTI_IMR_IM4 EXTI_IMR_MR4
mbed_official 124:6a4a5b7d7324 3089 #define EXTI_IMR_IM5 EXTI_IMR_MR5
mbed_official 124:6a4a5b7d7324 3090 #define EXTI_IMR_IM6 EXTI_IMR_MR6
mbed_official 124:6a4a5b7d7324 3091 #define EXTI_IMR_IM7 EXTI_IMR_MR7
mbed_official 124:6a4a5b7d7324 3092 #define EXTI_IMR_IM8 EXTI_IMR_MR8
mbed_official 124:6a4a5b7d7324 3093 #define EXTI_IMR_IM9 EXTI_IMR_MR9
mbed_official 124:6a4a5b7d7324 3094 #define EXTI_IMR_IM10 EXTI_IMR_MR10
mbed_official 124:6a4a5b7d7324 3095 #define EXTI_IMR_IM11 EXTI_IMR_MR11
mbed_official 124:6a4a5b7d7324 3096 #define EXTI_IMR_IM12 EXTI_IMR_MR12
mbed_official 124:6a4a5b7d7324 3097 #define EXTI_IMR_IM13 EXTI_IMR_MR13
mbed_official 124:6a4a5b7d7324 3098 #define EXTI_IMR_IM14 EXTI_IMR_MR14
mbed_official 124:6a4a5b7d7324 3099 #define EXTI_IMR_IM15 EXTI_IMR_MR15
mbed_official 124:6a4a5b7d7324 3100 #define EXTI_IMR_IM16 EXTI_IMR_MR16
mbed_official 124:6a4a5b7d7324 3101 #define EXTI_IMR_IM17 EXTI_IMR_MR17
mbed_official 124:6a4a5b7d7324 3102 #define EXTI_IMR_IM18 EXTI_IMR_MR18
mbed_official 124:6a4a5b7d7324 3103 #define EXTI_IMR_IM19 EXTI_IMR_MR19
bogdanm 0:9b334a45a8ff 3104
bogdanm 0:9b334a45a8ff 3105 /******************* Bit definition for EXTI_EMR register *******************/
mbed_official 124:6a4a5b7d7324 3106 #define EXTI_EMR_MR0_Pos (0U)
mbed_official 124:6a4a5b7d7324 3107 #define EXTI_EMR_MR0_Msk (0x1U << EXTI_EMR_MR0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3108 #define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk /*!< Event Mask on line 0 */
mbed_official 124:6a4a5b7d7324 3109 #define EXTI_EMR_MR1_Pos (1U)
mbed_official 124:6a4a5b7d7324 3110 #define EXTI_EMR_MR1_Msk (0x1U << EXTI_EMR_MR1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3111 #define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk /*!< Event Mask on line 1 */
mbed_official 124:6a4a5b7d7324 3112 #define EXTI_EMR_MR2_Pos (2U)
mbed_official 124:6a4a5b7d7324 3113 #define EXTI_EMR_MR2_Msk (0x1U << EXTI_EMR_MR2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3114 #define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk /*!< Event Mask on line 2 */
mbed_official 124:6a4a5b7d7324 3115 #define EXTI_EMR_MR3_Pos (3U)
mbed_official 124:6a4a5b7d7324 3116 #define EXTI_EMR_MR3_Msk (0x1U << EXTI_EMR_MR3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3117 #define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk /*!< Event Mask on line 3 */
mbed_official 124:6a4a5b7d7324 3118 #define EXTI_EMR_MR4_Pos (4U)
mbed_official 124:6a4a5b7d7324 3119 #define EXTI_EMR_MR4_Msk (0x1U << EXTI_EMR_MR4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 3120 #define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk /*!< Event Mask on line 4 */
mbed_official 124:6a4a5b7d7324 3121 #define EXTI_EMR_MR5_Pos (5U)
mbed_official 124:6a4a5b7d7324 3122 #define EXTI_EMR_MR5_Msk (0x1U << EXTI_EMR_MR5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 3123 #define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk /*!< Event Mask on line 5 */
mbed_official 124:6a4a5b7d7324 3124 #define EXTI_EMR_MR6_Pos (6U)
mbed_official 124:6a4a5b7d7324 3125 #define EXTI_EMR_MR6_Msk (0x1U << EXTI_EMR_MR6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 3126 #define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk /*!< Event Mask on line 6 */
mbed_official 124:6a4a5b7d7324 3127 #define EXTI_EMR_MR7_Pos (7U)
mbed_official 124:6a4a5b7d7324 3128 #define EXTI_EMR_MR7_Msk (0x1U << EXTI_EMR_MR7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 3129 #define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk /*!< Event Mask on line 7 */
mbed_official 124:6a4a5b7d7324 3130 #define EXTI_EMR_MR8_Pos (8U)
mbed_official 124:6a4a5b7d7324 3131 #define EXTI_EMR_MR8_Msk (0x1U << EXTI_EMR_MR8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 3132 #define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk /*!< Event Mask on line 8 */
mbed_official 124:6a4a5b7d7324 3133 #define EXTI_EMR_MR9_Pos (9U)
mbed_official 124:6a4a5b7d7324 3134 #define EXTI_EMR_MR9_Msk (0x1U << EXTI_EMR_MR9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 3135 #define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk /*!< Event Mask on line 9 */
mbed_official 124:6a4a5b7d7324 3136 #define EXTI_EMR_MR10_Pos (10U)
mbed_official 124:6a4a5b7d7324 3137 #define EXTI_EMR_MR10_Msk (0x1U << EXTI_EMR_MR10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 3138 #define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk /*!< Event Mask on line 10 */
mbed_official 124:6a4a5b7d7324 3139 #define EXTI_EMR_MR11_Pos (11U)
mbed_official 124:6a4a5b7d7324 3140 #define EXTI_EMR_MR11_Msk (0x1U << EXTI_EMR_MR11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 3141 #define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk /*!< Event Mask on line 11 */
mbed_official 124:6a4a5b7d7324 3142 #define EXTI_EMR_MR12_Pos (12U)
mbed_official 124:6a4a5b7d7324 3143 #define EXTI_EMR_MR12_Msk (0x1U << EXTI_EMR_MR12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 3144 #define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk /*!< Event Mask on line 12 */
mbed_official 124:6a4a5b7d7324 3145 #define EXTI_EMR_MR13_Pos (13U)
mbed_official 124:6a4a5b7d7324 3146 #define EXTI_EMR_MR13_Msk (0x1U << EXTI_EMR_MR13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 3147 #define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk /*!< Event Mask on line 13 */
mbed_official 124:6a4a5b7d7324 3148 #define EXTI_EMR_MR14_Pos (14U)
mbed_official 124:6a4a5b7d7324 3149 #define EXTI_EMR_MR14_Msk (0x1U << EXTI_EMR_MR14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 3150 #define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk /*!< Event Mask on line 14 */
mbed_official 124:6a4a5b7d7324 3151 #define EXTI_EMR_MR15_Pos (15U)
mbed_official 124:6a4a5b7d7324 3152 #define EXTI_EMR_MR15_Msk (0x1U << EXTI_EMR_MR15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 3153 #define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk /*!< Event Mask on line 15 */
mbed_official 124:6a4a5b7d7324 3154 #define EXTI_EMR_MR16_Pos (16U)
mbed_official 124:6a4a5b7d7324 3155 #define EXTI_EMR_MR16_Msk (0x1U << EXTI_EMR_MR16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 3156 #define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk /*!< Event Mask on line 16 */
mbed_official 124:6a4a5b7d7324 3157 #define EXTI_EMR_MR17_Pos (17U)
mbed_official 124:6a4a5b7d7324 3158 #define EXTI_EMR_MR17_Msk (0x1U << EXTI_EMR_MR17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 3159 #define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk /*!< Event Mask on line 17 */
mbed_official 124:6a4a5b7d7324 3160 #define EXTI_EMR_MR18_Pos (18U)
mbed_official 124:6a4a5b7d7324 3161 #define EXTI_EMR_MR18_Msk (0x1U << EXTI_EMR_MR18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 3162 #define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk /*!< Event Mask on line 18 */
mbed_official 124:6a4a5b7d7324 3163 #define EXTI_EMR_MR19_Pos (19U)
mbed_official 124:6a4a5b7d7324 3164 #define EXTI_EMR_MR19_Msk (0x1U << EXTI_EMR_MR19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 3165 #define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk /*!< Event Mask on line 19 */
mbed_official 124:6a4a5b7d7324 3166
mbed_official 124:6a4a5b7d7324 3167 /* References Defines */
mbed_official 124:6a4a5b7d7324 3168 #define EXTI_EMR_EM0 EXTI_EMR_MR0
mbed_official 124:6a4a5b7d7324 3169 #define EXTI_EMR_EM1 EXTI_EMR_MR1
mbed_official 124:6a4a5b7d7324 3170 #define EXTI_EMR_EM2 EXTI_EMR_MR2
mbed_official 124:6a4a5b7d7324 3171 #define EXTI_EMR_EM3 EXTI_EMR_MR3
mbed_official 124:6a4a5b7d7324 3172 #define EXTI_EMR_EM4 EXTI_EMR_MR4
mbed_official 124:6a4a5b7d7324 3173 #define EXTI_EMR_EM5 EXTI_EMR_MR5
mbed_official 124:6a4a5b7d7324 3174 #define EXTI_EMR_EM6 EXTI_EMR_MR6
mbed_official 124:6a4a5b7d7324 3175 #define EXTI_EMR_EM7 EXTI_EMR_MR7
mbed_official 124:6a4a5b7d7324 3176 #define EXTI_EMR_EM8 EXTI_EMR_MR8
mbed_official 124:6a4a5b7d7324 3177 #define EXTI_EMR_EM9 EXTI_EMR_MR9
mbed_official 124:6a4a5b7d7324 3178 #define EXTI_EMR_EM10 EXTI_EMR_MR10
mbed_official 124:6a4a5b7d7324 3179 #define EXTI_EMR_EM11 EXTI_EMR_MR11
mbed_official 124:6a4a5b7d7324 3180 #define EXTI_EMR_EM12 EXTI_EMR_MR12
mbed_official 124:6a4a5b7d7324 3181 #define EXTI_EMR_EM13 EXTI_EMR_MR13
mbed_official 124:6a4a5b7d7324 3182 #define EXTI_EMR_EM14 EXTI_EMR_MR14
mbed_official 124:6a4a5b7d7324 3183 #define EXTI_EMR_EM15 EXTI_EMR_MR15
mbed_official 124:6a4a5b7d7324 3184 #define EXTI_EMR_EM16 EXTI_EMR_MR16
mbed_official 124:6a4a5b7d7324 3185 #define EXTI_EMR_EM17 EXTI_EMR_MR17
mbed_official 124:6a4a5b7d7324 3186 #define EXTI_EMR_EM18 EXTI_EMR_MR18
mbed_official 124:6a4a5b7d7324 3187 #define EXTI_EMR_EM19 EXTI_EMR_MR19
bogdanm 0:9b334a45a8ff 3188
bogdanm 0:9b334a45a8ff 3189 /****************** Bit definition for EXTI_RTSR register *******************/
mbed_official 124:6a4a5b7d7324 3190 #define EXTI_RTSR_TR0_Pos (0U)
mbed_official 124:6a4a5b7d7324 3191 #define EXTI_RTSR_TR0_Msk (0x1U << EXTI_RTSR_TR0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3192 #define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk /*!< Rising trigger event configuration bit of line 0 */
mbed_official 124:6a4a5b7d7324 3193 #define EXTI_RTSR_TR1_Pos (1U)
mbed_official 124:6a4a5b7d7324 3194 #define EXTI_RTSR_TR1_Msk (0x1U << EXTI_RTSR_TR1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3195 #define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk /*!< Rising trigger event configuration bit of line 1 */
mbed_official 124:6a4a5b7d7324 3196 #define EXTI_RTSR_TR2_Pos (2U)
mbed_official 124:6a4a5b7d7324 3197 #define EXTI_RTSR_TR2_Msk (0x1U << EXTI_RTSR_TR2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3198 #define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk /*!< Rising trigger event configuration bit of line 2 */
mbed_official 124:6a4a5b7d7324 3199 #define EXTI_RTSR_TR3_Pos (3U)
mbed_official 124:6a4a5b7d7324 3200 #define EXTI_RTSR_TR3_Msk (0x1U << EXTI_RTSR_TR3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3201 #define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk /*!< Rising trigger event configuration bit of line 3 */
mbed_official 124:6a4a5b7d7324 3202 #define EXTI_RTSR_TR4_Pos (4U)
mbed_official 124:6a4a5b7d7324 3203 #define EXTI_RTSR_TR4_Msk (0x1U << EXTI_RTSR_TR4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 3204 #define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk /*!< Rising trigger event configuration bit of line 4 */
mbed_official 124:6a4a5b7d7324 3205 #define EXTI_RTSR_TR5_Pos (5U)
mbed_official 124:6a4a5b7d7324 3206 #define EXTI_RTSR_TR5_Msk (0x1U << EXTI_RTSR_TR5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 3207 #define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk /*!< Rising trigger event configuration bit of line 5 */
mbed_official 124:6a4a5b7d7324 3208 #define EXTI_RTSR_TR6_Pos (6U)
mbed_official 124:6a4a5b7d7324 3209 #define EXTI_RTSR_TR6_Msk (0x1U << EXTI_RTSR_TR6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 3210 #define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk /*!< Rising trigger event configuration bit of line 6 */
mbed_official 124:6a4a5b7d7324 3211 #define EXTI_RTSR_TR7_Pos (7U)
mbed_official 124:6a4a5b7d7324 3212 #define EXTI_RTSR_TR7_Msk (0x1U << EXTI_RTSR_TR7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 3213 #define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk /*!< Rising trigger event configuration bit of line 7 */
mbed_official 124:6a4a5b7d7324 3214 #define EXTI_RTSR_TR8_Pos (8U)
mbed_official 124:6a4a5b7d7324 3215 #define EXTI_RTSR_TR8_Msk (0x1U << EXTI_RTSR_TR8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 3216 #define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk /*!< Rising trigger event configuration bit of line 8 */
mbed_official 124:6a4a5b7d7324 3217 #define EXTI_RTSR_TR9_Pos (9U)
mbed_official 124:6a4a5b7d7324 3218 #define EXTI_RTSR_TR9_Msk (0x1U << EXTI_RTSR_TR9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 3219 #define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk /*!< Rising trigger event configuration bit of line 9 */
mbed_official 124:6a4a5b7d7324 3220 #define EXTI_RTSR_TR10_Pos (10U)
mbed_official 124:6a4a5b7d7324 3221 #define EXTI_RTSR_TR10_Msk (0x1U << EXTI_RTSR_TR10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 3222 #define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk /*!< Rising trigger event configuration bit of line 10 */
mbed_official 124:6a4a5b7d7324 3223 #define EXTI_RTSR_TR11_Pos (11U)
mbed_official 124:6a4a5b7d7324 3224 #define EXTI_RTSR_TR11_Msk (0x1U << EXTI_RTSR_TR11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 3225 #define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk /*!< Rising trigger event configuration bit of line 11 */
mbed_official 124:6a4a5b7d7324 3226 #define EXTI_RTSR_TR12_Pos (12U)
mbed_official 124:6a4a5b7d7324 3227 #define EXTI_RTSR_TR12_Msk (0x1U << EXTI_RTSR_TR12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 3228 #define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk /*!< Rising trigger event configuration bit of line 12 */
mbed_official 124:6a4a5b7d7324 3229 #define EXTI_RTSR_TR13_Pos (13U)
mbed_official 124:6a4a5b7d7324 3230 #define EXTI_RTSR_TR13_Msk (0x1U << EXTI_RTSR_TR13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 3231 #define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk /*!< Rising trigger event configuration bit of line 13 */
mbed_official 124:6a4a5b7d7324 3232 #define EXTI_RTSR_TR14_Pos (14U)
mbed_official 124:6a4a5b7d7324 3233 #define EXTI_RTSR_TR14_Msk (0x1U << EXTI_RTSR_TR14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 3234 #define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk /*!< Rising trigger event configuration bit of line 14 */
mbed_official 124:6a4a5b7d7324 3235 #define EXTI_RTSR_TR15_Pos (15U)
mbed_official 124:6a4a5b7d7324 3236 #define EXTI_RTSR_TR15_Msk (0x1U << EXTI_RTSR_TR15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 3237 #define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk /*!< Rising trigger event configuration bit of line 15 */
mbed_official 124:6a4a5b7d7324 3238 #define EXTI_RTSR_TR16_Pos (16U)
mbed_official 124:6a4a5b7d7324 3239 #define EXTI_RTSR_TR16_Msk (0x1U << EXTI_RTSR_TR16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 3240 #define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk /*!< Rising trigger event configuration bit of line 16 */
mbed_official 124:6a4a5b7d7324 3241 #define EXTI_RTSR_TR17_Pos (17U)
mbed_official 124:6a4a5b7d7324 3242 #define EXTI_RTSR_TR17_Msk (0x1U << EXTI_RTSR_TR17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 3243 #define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk /*!< Rising trigger event configuration bit of line 17 */
mbed_official 124:6a4a5b7d7324 3244 #define EXTI_RTSR_TR18_Pos (18U)
mbed_official 124:6a4a5b7d7324 3245 #define EXTI_RTSR_TR18_Msk (0x1U << EXTI_RTSR_TR18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 3246 #define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk /*!< Rising trigger event configuration bit of line 18 */
mbed_official 124:6a4a5b7d7324 3247 #define EXTI_RTSR_TR19_Pos (19U)
mbed_official 124:6a4a5b7d7324 3248 #define EXTI_RTSR_TR19_Msk (0x1U << EXTI_RTSR_TR19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 3249 #define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk /*!< Rising trigger event configuration bit of line 19 */
mbed_official 124:6a4a5b7d7324 3250
mbed_official 124:6a4a5b7d7324 3251 /* References Defines */
mbed_official 124:6a4a5b7d7324 3252 #define EXTI_RTSR_RT0 EXTI_RTSR_TR0
mbed_official 124:6a4a5b7d7324 3253 #define EXTI_RTSR_RT1 EXTI_RTSR_TR1
mbed_official 124:6a4a5b7d7324 3254 #define EXTI_RTSR_RT2 EXTI_RTSR_TR2
mbed_official 124:6a4a5b7d7324 3255 #define EXTI_RTSR_RT3 EXTI_RTSR_TR3
mbed_official 124:6a4a5b7d7324 3256 #define EXTI_RTSR_RT4 EXTI_RTSR_TR4
mbed_official 124:6a4a5b7d7324 3257 #define EXTI_RTSR_RT5 EXTI_RTSR_TR5
mbed_official 124:6a4a5b7d7324 3258 #define EXTI_RTSR_RT6 EXTI_RTSR_TR6
mbed_official 124:6a4a5b7d7324 3259 #define EXTI_RTSR_RT7 EXTI_RTSR_TR7
mbed_official 124:6a4a5b7d7324 3260 #define EXTI_RTSR_RT8 EXTI_RTSR_TR8
mbed_official 124:6a4a5b7d7324 3261 #define EXTI_RTSR_RT9 EXTI_RTSR_TR9
mbed_official 124:6a4a5b7d7324 3262 #define EXTI_RTSR_RT10 EXTI_RTSR_TR10
mbed_official 124:6a4a5b7d7324 3263 #define EXTI_RTSR_RT11 EXTI_RTSR_TR11
mbed_official 124:6a4a5b7d7324 3264 #define EXTI_RTSR_RT12 EXTI_RTSR_TR12
mbed_official 124:6a4a5b7d7324 3265 #define EXTI_RTSR_RT13 EXTI_RTSR_TR13
mbed_official 124:6a4a5b7d7324 3266 #define EXTI_RTSR_RT14 EXTI_RTSR_TR14
mbed_official 124:6a4a5b7d7324 3267 #define EXTI_RTSR_RT15 EXTI_RTSR_TR15
mbed_official 124:6a4a5b7d7324 3268 #define EXTI_RTSR_RT16 EXTI_RTSR_TR16
mbed_official 124:6a4a5b7d7324 3269 #define EXTI_RTSR_RT17 EXTI_RTSR_TR17
mbed_official 124:6a4a5b7d7324 3270 #define EXTI_RTSR_RT18 EXTI_RTSR_TR18
mbed_official 124:6a4a5b7d7324 3271 #define EXTI_RTSR_RT19 EXTI_RTSR_TR19
bogdanm 0:9b334a45a8ff 3272
bogdanm 0:9b334a45a8ff 3273 /****************** Bit definition for EXTI_FTSR register *******************/
mbed_official 124:6a4a5b7d7324 3274 #define EXTI_FTSR_TR0_Pos (0U)
mbed_official 124:6a4a5b7d7324 3275 #define EXTI_FTSR_TR0_Msk (0x1U << EXTI_FTSR_TR0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3276 #define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk /*!< Falling trigger event configuration bit of line 0 */
mbed_official 124:6a4a5b7d7324 3277 #define EXTI_FTSR_TR1_Pos (1U)
mbed_official 124:6a4a5b7d7324 3278 #define EXTI_FTSR_TR1_Msk (0x1U << EXTI_FTSR_TR1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3279 #define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk /*!< Falling trigger event configuration bit of line 1 */
mbed_official 124:6a4a5b7d7324 3280 #define EXTI_FTSR_TR2_Pos (2U)
mbed_official 124:6a4a5b7d7324 3281 #define EXTI_FTSR_TR2_Msk (0x1U << EXTI_FTSR_TR2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3282 #define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk /*!< Falling trigger event configuration bit of line 2 */
mbed_official 124:6a4a5b7d7324 3283 #define EXTI_FTSR_TR3_Pos (3U)
mbed_official 124:6a4a5b7d7324 3284 #define EXTI_FTSR_TR3_Msk (0x1U << EXTI_FTSR_TR3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3285 #define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk /*!< Falling trigger event configuration bit of line 3 */
mbed_official 124:6a4a5b7d7324 3286 #define EXTI_FTSR_TR4_Pos (4U)
mbed_official 124:6a4a5b7d7324 3287 #define EXTI_FTSR_TR4_Msk (0x1U << EXTI_FTSR_TR4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 3288 #define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk /*!< Falling trigger event configuration bit of line 4 */
mbed_official 124:6a4a5b7d7324 3289 #define EXTI_FTSR_TR5_Pos (5U)
mbed_official 124:6a4a5b7d7324 3290 #define EXTI_FTSR_TR5_Msk (0x1U << EXTI_FTSR_TR5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 3291 #define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk /*!< Falling trigger event configuration bit of line 5 */
mbed_official 124:6a4a5b7d7324 3292 #define EXTI_FTSR_TR6_Pos (6U)
mbed_official 124:6a4a5b7d7324 3293 #define EXTI_FTSR_TR6_Msk (0x1U << EXTI_FTSR_TR6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 3294 #define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk /*!< Falling trigger event configuration bit of line 6 */
mbed_official 124:6a4a5b7d7324 3295 #define EXTI_FTSR_TR7_Pos (7U)
mbed_official 124:6a4a5b7d7324 3296 #define EXTI_FTSR_TR7_Msk (0x1U << EXTI_FTSR_TR7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 3297 #define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk /*!< Falling trigger event configuration bit of line 7 */
mbed_official 124:6a4a5b7d7324 3298 #define EXTI_FTSR_TR8_Pos (8U)
mbed_official 124:6a4a5b7d7324 3299 #define EXTI_FTSR_TR8_Msk (0x1U << EXTI_FTSR_TR8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 3300 #define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk /*!< Falling trigger event configuration bit of line 8 */
mbed_official 124:6a4a5b7d7324 3301 #define EXTI_FTSR_TR9_Pos (9U)
mbed_official 124:6a4a5b7d7324 3302 #define EXTI_FTSR_TR9_Msk (0x1U << EXTI_FTSR_TR9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 3303 #define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk /*!< Falling trigger event configuration bit of line 9 */
mbed_official 124:6a4a5b7d7324 3304 #define EXTI_FTSR_TR10_Pos (10U)
mbed_official 124:6a4a5b7d7324 3305 #define EXTI_FTSR_TR10_Msk (0x1U << EXTI_FTSR_TR10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 3306 #define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk /*!< Falling trigger event configuration bit of line 10 */
mbed_official 124:6a4a5b7d7324 3307 #define EXTI_FTSR_TR11_Pos (11U)
mbed_official 124:6a4a5b7d7324 3308 #define EXTI_FTSR_TR11_Msk (0x1U << EXTI_FTSR_TR11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 3309 #define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk /*!< Falling trigger event configuration bit of line 11 */
mbed_official 124:6a4a5b7d7324 3310 #define EXTI_FTSR_TR12_Pos (12U)
mbed_official 124:6a4a5b7d7324 3311 #define EXTI_FTSR_TR12_Msk (0x1U << EXTI_FTSR_TR12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 3312 #define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk /*!< Falling trigger event configuration bit of line 12 */
mbed_official 124:6a4a5b7d7324 3313 #define EXTI_FTSR_TR13_Pos (13U)
mbed_official 124:6a4a5b7d7324 3314 #define EXTI_FTSR_TR13_Msk (0x1U << EXTI_FTSR_TR13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 3315 #define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk /*!< Falling trigger event configuration bit of line 13 */
mbed_official 124:6a4a5b7d7324 3316 #define EXTI_FTSR_TR14_Pos (14U)
mbed_official 124:6a4a5b7d7324 3317 #define EXTI_FTSR_TR14_Msk (0x1U << EXTI_FTSR_TR14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 3318 #define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk /*!< Falling trigger event configuration bit of line 14 */
mbed_official 124:6a4a5b7d7324 3319 #define EXTI_FTSR_TR15_Pos (15U)
mbed_official 124:6a4a5b7d7324 3320 #define EXTI_FTSR_TR15_Msk (0x1U << EXTI_FTSR_TR15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 3321 #define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk /*!< Falling trigger event configuration bit of line 15 */
mbed_official 124:6a4a5b7d7324 3322 #define EXTI_FTSR_TR16_Pos (16U)
mbed_official 124:6a4a5b7d7324 3323 #define EXTI_FTSR_TR16_Msk (0x1U << EXTI_FTSR_TR16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 3324 #define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk /*!< Falling trigger event configuration bit of line 16 */
mbed_official 124:6a4a5b7d7324 3325 #define EXTI_FTSR_TR17_Pos (17U)
mbed_official 124:6a4a5b7d7324 3326 #define EXTI_FTSR_TR17_Msk (0x1U << EXTI_FTSR_TR17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 3327 #define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk /*!< Falling trigger event configuration bit of line 17 */
mbed_official 124:6a4a5b7d7324 3328 #define EXTI_FTSR_TR18_Pos (18U)
mbed_official 124:6a4a5b7d7324 3329 #define EXTI_FTSR_TR18_Msk (0x1U << EXTI_FTSR_TR18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 3330 #define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk /*!< Falling trigger event configuration bit of line 18 */
mbed_official 124:6a4a5b7d7324 3331 #define EXTI_FTSR_TR19_Pos (19U)
mbed_official 124:6a4a5b7d7324 3332 #define EXTI_FTSR_TR19_Msk (0x1U << EXTI_FTSR_TR19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 3333 #define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk /*!< Falling trigger event configuration bit of line 19 */
mbed_official 124:6a4a5b7d7324 3334
mbed_official 124:6a4a5b7d7324 3335 /* References Defines */
mbed_official 124:6a4a5b7d7324 3336 #define EXTI_FTSR_FT0 EXTI_FTSR_TR0
mbed_official 124:6a4a5b7d7324 3337 #define EXTI_FTSR_FT1 EXTI_FTSR_TR1
mbed_official 124:6a4a5b7d7324 3338 #define EXTI_FTSR_FT2 EXTI_FTSR_TR2
mbed_official 124:6a4a5b7d7324 3339 #define EXTI_FTSR_FT3 EXTI_FTSR_TR3
mbed_official 124:6a4a5b7d7324 3340 #define EXTI_FTSR_FT4 EXTI_FTSR_TR4
mbed_official 124:6a4a5b7d7324 3341 #define EXTI_FTSR_FT5 EXTI_FTSR_TR5
mbed_official 124:6a4a5b7d7324 3342 #define EXTI_FTSR_FT6 EXTI_FTSR_TR6
mbed_official 124:6a4a5b7d7324 3343 #define EXTI_FTSR_FT7 EXTI_FTSR_TR7
mbed_official 124:6a4a5b7d7324 3344 #define EXTI_FTSR_FT8 EXTI_FTSR_TR8
mbed_official 124:6a4a5b7d7324 3345 #define EXTI_FTSR_FT9 EXTI_FTSR_TR9
mbed_official 124:6a4a5b7d7324 3346 #define EXTI_FTSR_FT10 EXTI_FTSR_TR10
mbed_official 124:6a4a5b7d7324 3347 #define EXTI_FTSR_FT11 EXTI_FTSR_TR11
mbed_official 124:6a4a5b7d7324 3348 #define EXTI_FTSR_FT12 EXTI_FTSR_TR12
mbed_official 124:6a4a5b7d7324 3349 #define EXTI_FTSR_FT13 EXTI_FTSR_TR13
mbed_official 124:6a4a5b7d7324 3350 #define EXTI_FTSR_FT14 EXTI_FTSR_TR14
mbed_official 124:6a4a5b7d7324 3351 #define EXTI_FTSR_FT15 EXTI_FTSR_TR15
mbed_official 124:6a4a5b7d7324 3352 #define EXTI_FTSR_FT16 EXTI_FTSR_TR16
mbed_official 124:6a4a5b7d7324 3353 #define EXTI_FTSR_FT17 EXTI_FTSR_TR17
mbed_official 124:6a4a5b7d7324 3354 #define EXTI_FTSR_FT18 EXTI_FTSR_TR18
mbed_official 124:6a4a5b7d7324 3355 #define EXTI_FTSR_FT19 EXTI_FTSR_TR19
bogdanm 0:9b334a45a8ff 3356
bogdanm 0:9b334a45a8ff 3357 /****************** Bit definition for EXTI_SWIER register ******************/
mbed_official 124:6a4a5b7d7324 3358 #define EXTI_SWIER_SWIER0_Pos (0U)
mbed_official 124:6a4a5b7d7324 3359 #define EXTI_SWIER_SWIER0_Msk (0x1U << EXTI_SWIER_SWIER0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3360 #define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk /*!< Software Interrupt on line 0 */
mbed_official 124:6a4a5b7d7324 3361 #define EXTI_SWIER_SWIER1_Pos (1U)
mbed_official 124:6a4a5b7d7324 3362 #define EXTI_SWIER_SWIER1_Msk (0x1U << EXTI_SWIER_SWIER1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3363 #define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk /*!< Software Interrupt on line 1 */
mbed_official 124:6a4a5b7d7324 3364 #define EXTI_SWIER_SWIER2_Pos (2U)
mbed_official 124:6a4a5b7d7324 3365 #define EXTI_SWIER_SWIER2_Msk (0x1U << EXTI_SWIER_SWIER2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3366 #define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk /*!< Software Interrupt on line 2 */
mbed_official 124:6a4a5b7d7324 3367 #define EXTI_SWIER_SWIER3_Pos (3U)
mbed_official 124:6a4a5b7d7324 3368 #define EXTI_SWIER_SWIER3_Msk (0x1U << EXTI_SWIER_SWIER3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3369 #define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk /*!< Software Interrupt on line 3 */
mbed_official 124:6a4a5b7d7324 3370 #define EXTI_SWIER_SWIER4_Pos (4U)
mbed_official 124:6a4a5b7d7324 3371 #define EXTI_SWIER_SWIER4_Msk (0x1U << EXTI_SWIER_SWIER4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 3372 #define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk /*!< Software Interrupt on line 4 */
mbed_official 124:6a4a5b7d7324 3373 #define EXTI_SWIER_SWIER5_Pos (5U)
mbed_official 124:6a4a5b7d7324 3374 #define EXTI_SWIER_SWIER5_Msk (0x1U << EXTI_SWIER_SWIER5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 3375 #define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk /*!< Software Interrupt on line 5 */
mbed_official 124:6a4a5b7d7324 3376 #define EXTI_SWIER_SWIER6_Pos (6U)
mbed_official 124:6a4a5b7d7324 3377 #define EXTI_SWIER_SWIER6_Msk (0x1U << EXTI_SWIER_SWIER6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 3378 #define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk /*!< Software Interrupt on line 6 */
mbed_official 124:6a4a5b7d7324 3379 #define EXTI_SWIER_SWIER7_Pos (7U)
mbed_official 124:6a4a5b7d7324 3380 #define EXTI_SWIER_SWIER7_Msk (0x1U << EXTI_SWIER_SWIER7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 3381 #define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk /*!< Software Interrupt on line 7 */
mbed_official 124:6a4a5b7d7324 3382 #define EXTI_SWIER_SWIER8_Pos (8U)
mbed_official 124:6a4a5b7d7324 3383 #define EXTI_SWIER_SWIER8_Msk (0x1U << EXTI_SWIER_SWIER8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 3384 #define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk /*!< Software Interrupt on line 8 */
mbed_official 124:6a4a5b7d7324 3385 #define EXTI_SWIER_SWIER9_Pos (9U)
mbed_official 124:6a4a5b7d7324 3386 #define EXTI_SWIER_SWIER9_Msk (0x1U << EXTI_SWIER_SWIER9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 3387 #define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk /*!< Software Interrupt on line 9 */
mbed_official 124:6a4a5b7d7324 3388 #define EXTI_SWIER_SWIER10_Pos (10U)
mbed_official 124:6a4a5b7d7324 3389 #define EXTI_SWIER_SWIER10_Msk (0x1U << EXTI_SWIER_SWIER10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 3390 #define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk /*!< Software Interrupt on line 10 */
mbed_official 124:6a4a5b7d7324 3391 #define EXTI_SWIER_SWIER11_Pos (11U)
mbed_official 124:6a4a5b7d7324 3392 #define EXTI_SWIER_SWIER11_Msk (0x1U << EXTI_SWIER_SWIER11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 3393 #define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk /*!< Software Interrupt on line 11 */
mbed_official 124:6a4a5b7d7324 3394 #define EXTI_SWIER_SWIER12_Pos (12U)
mbed_official 124:6a4a5b7d7324 3395 #define EXTI_SWIER_SWIER12_Msk (0x1U << EXTI_SWIER_SWIER12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 3396 #define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk /*!< Software Interrupt on line 12 */
mbed_official 124:6a4a5b7d7324 3397 #define EXTI_SWIER_SWIER13_Pos (13U)
mbed_official 124:6a4a5b7d7324 3398 #define EXTI_SWIER_SWIER13_Msk (0x1U << EXTI_SWIER_SWIER13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 3399 #define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk /*!< Software Interrupt on line 13 */
mbed_official 124:6a4a5b7d7324 3400 #define EXTI_SWIER_SWIER14_Pos (14U)
mbed_official 124:6a4a5b7d7324 3401 #define EXTI_SWIER_SWIER14_Msk (0x1U << EXTI_SWIER_SWIER14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 3402 #define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk /*!< Software Interrupt on line 14 */
mbed_official 124:6a4a5b7d7324 3403 #define EXTI_SWIER_SWIER15_Pos (15U)
mbed_official 124:6a4a5b7d7324 3404 #define EXTI_SWIER_SWIER15_Msk (0x1U << EXTI_SWIER_SWIER15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 3405 #define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk /*!< Software Interrupt on line 15 */
mbed_official 124:6a4a5b7d7324 3406 #define EXTI_SWIER_SWIER16_Pos (16U)
mbed_official 124:6a4a5b7d7324 3407 #define EXTI_SWIER_SWIER16_Msk (0x1U << EXTI_SWIER_SWIER16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 3408 #define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk /*!< Software Interrupt on line 16 */
mbed_official 124:6a4a5b7d7324 3409 #define EXTI_SWIER_SWIER17_Pos (17U)
mbed_official 124:6a4a5b7d7324 3410 #define EXTI_SWIER_SWIER17_Msk (0x1U << EXTI_SWIER_SWIER17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 3411 #define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk /*!< Software Interrupt on line 17 */
mbed_official 124:6a4a5b7d7324 3412 #define EXTI_SWIER_SWIER18_Pos (18U)
mbed_official 124:6a4a5b7d7324 3413 #define EXTI_SWIER_SWIER18_Msk (0x1U << EXTI_SWIER_SWIER18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 3414 #define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk /*!< Software Interrupt on line 18 */
mbed_official 124:6a4a5b7d7324 3415 #define EXTI_SWIER_SWIER19_Pos (19U)
mbed_official 124:6a4a5b7d7324 3416 #define EXTI_SWIER_SWIER19_Msk (0x1U << EXTI_SWIER_SWIER19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 3417 #define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk /*!< Software Interrupt on line 19 */
mbed_official 124:6a4a5b7d7324 3418
mbed_official 124:6a4a5b7d7324 3419 /* References Defines */
mbed_official 124:6a4a5b7d7324 3420 #define EXTI_SWIER_SWI0 EXTI_SWIER_SWIER0
mbed_official 124:6a4a5b7d7324 3421 #define EXTI_SWIER_SWI1 EXTI_SWIER_SWIER1
mbed_official 124:6a4a5b7d7324 3422 #define EXTI_SWIER_SWI2 EXTI_SWIER_SWIER2
mbed_official 124:6a4a5b7d7324 3423 #define EXTI_SWIER_SWI3 EXTI_SWIER_SWIER3
mbed_official 124:6a4a5b7d7324 3424 #define EXTI_SWIER_SWI4 EXTI_SWIER_SWIER4
mbed_official 124:6a4a5b7d7324 3425 #define EXTI_SWIER_SWI5 EXTI_SWIER_SWIER5
mbed_official 124:6a4a5b7d7324 3426 #define EXTI_SWIER_SWI6 EXTI_SWIER_SWIER6
mbed_official 124:6a4a5b7d7324 3427 #define EXTI_SWIER_SWI7 EXTI_SWIER_SWIER7
mbed_official 124:6a4a5b7d7324 3428 #define EXTI_SWIER_SWI8 EXTI_SWIER_SWIER8
mbed_official 124:6a4a5b7d7324 3429 #define EXTI_SWIER_SWI9 EXTI_SWIER_SWIER9
mbed_official 124:6a4a5b7d7324 3430 #define EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10
mbed_official 124:6a4a5b7d7324 3431 #define EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11
mbed_official 124:6a4a5b7d7324 3432 #define EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12
mbed_official 124:6a4a5b7d7324 3433 #define EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13
mbed_official 124:6a4a5b7d7324 3434 #define EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14
mbed_official 124:6a4a5b7d7324 3435 #define EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15
mbed_official 124:6a4a5b7d7324 3436 #define EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16
mbed_official 124:6a4a5b7d7324 3437 #define EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17
mbed_official 124:6a4a5b7d7324 3438 #define EXTI_SWIER_SWI18 EXTI_SWIER_SWIER18
mbed_official 124:6a4a5b7d7324 3439 #define EXTI_SWIER_SWI19 EXTI_SWIER_SWIER19
bogdanm 0:9b334a45a8ff 3440
bogdanm 0:9b334a45a8ff 3441 /******************* Bit definition for EXTI_PR register ********************/
mbed_official 124:6a4a5b7d7324 3442 #define EXTI_PR_PR0_Pos (0U)
mbed_official 124:6a4a5b7d7324 3443 #define EXTI_PR_PR0_Msk (0x1U << EXTI_PR_PR0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3444 #define EXTI_PR_PR0 EXTI_PR_PR0_Msk /*!< Pending bit for line 0 */
mbed_official 124:6a4a5b7d7324 3445 #define EXTI_PR_PR1_Pos (1U)
mbed_official 124:6a4a5b7d7324 3446 #define EXTI_PR_PR1_Msk (0x1U << EXTI_PR_PR1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3447 #define EXTI_PR_PR1 EXTI_PR_PR1_Msk /*!< Pending bit for line 1 */
mbed_official 124:6a4a5b7d7324 3448 #define EXTI_PR_PR2_Pos (2U)
mbed_official 124:6a4a5b7d7324 3449 #define EXTI_PR_PR2_Msk (0x1U << EXTI_PR_PR2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3450 #define EXTI_PR_PR2 EXTI_PR_PR2_Msk /*!< Pending bit for line 2 */
mbed_official 124:6a4a5b7d7324 3451 #define EXTI_PR_PR3_Pos (3U)
mbed_official 124:6a4a5b7d7324 3452 #define EXTI_PR_PR3_Msk (0x1U << EXTI_PR_PR3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3453 #define EXTI_PR_PR3 EXTI_PR_PR3_Msk /*!< Pending bit for line 3 */
mbed_official 124:6a4a5b7d7324 3454 #define EXTI_PR_PR4_Pos (4U)
mbed_official 124:6a4a5b7d7324 3455 #define EXTI_PR_PR4_Msk (0x1U << EXTI_PR_PR4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 3456 #define EXTI_PR_PR4 EXTI_PR_PR4_Msk /*!< Pending bit for line 4 */
mbed_official 124:6a4a5b7d7324 3457 #define EXTI_PR_PR5_Pos (5U)
mbed_official 124:6a4a5b7d7324 3458 #define EXTI_PR_PR5_Msk (0x1U << EXTI_PR_PR5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 3459 #define EXTI_PR_PR5 EXTI_PR_PR5_Msk /*!< Pending bit for line 5 */
mbed_official 124:6a4a5b7d7324 3460 #define EXTI_PR_PR6_Pos (6U)
mbed_official 124:6a4a5b7d7324 3461 #define EXTI_PR_PR6_Msk (0x1U << EXTI_PR_PR6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 3462 #define EXTI_PR_PR6 EXTI_PR_PR6_Msk /*!< Pending bit for line 6 */
mbed_official 124:6a4a5b7d7324 3463 #define EXTI_PR_PR7_Pos (7U)
mbed_official 124:6a4a5b7d7324 3464 #define EXTI_PR_PR7_Msk (0x1U << EXTI_PR_PR7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 3465 #define EXTI_PR_PR7 EXTI_PR_PR7_Msk /*!< Pending bit for line 7 */
mbed_official 124:6a4a5b7d7324 3466 #define EXTI_PR_PR8_Pos (8U)
mbed_official 124:6a4a5b7d7324 3467 #define EXTI_PR_PR8_Msk (0x1U << EXTI_PR_PR8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 3468 #define EXTI_PR_PR8 EXTI_PR_PR8_Msk /*!< Pending bit for line 8 */
mbed_official 124:6a4a5b7d7324 3469 #define EXTI_PR_PR9_Pos (9U)
mbed_official 124:6a4a5b7d7324 3470 #define EXTI_PR_PR9_Msk (0x1U << EXTI_PR_PR9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 3471 #define EXTI_PR_PR9 EXTI_PR_PR9_Msk /*!< Pending bit for line 9 */
mbed_official 124:6a4a5b7d7324 3472 #define EXTI_PR_PR10_Pos (10U)
mbed_official 124:6a4a5b7d7324 3473 #define EXTI_PR_PR10_Msk (0x1U << EXTI_PR_PR10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 3474 #define EXTI_PR_PR10 EXTI_PR_PR10_Msk /*!< Pending bit for line 10 */
mbed_official 124:6a4a5b7d7324 3475 #define EXTI_PR_PR11_Pos (11U)
mbed_official 124:6a4a5b7d7324 3476 #define EXTI_PR_PR11_Msk (0x1U << EXTI_PR_PR11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 3477 #define EXTI_PR_PR11 EXTI_PR_PR11_Msk /*!< Pending bit for line 11 */
mbed_official 124:6a4a5b7d7324 3478 #define EXTI_PR_PR12_Pos (12U)
mbed_official 124:6a4a5b7d7324 3479 #define EXTI_PR_PR12_Msk (0x1U << EXTI_PR_PR12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 3480 #define EXTI_PR_PR12 EXTI_PR_PR12_Msk /*!< Pending bit for line 12 */
mbed_official 124:6a4a5b7d7324 3481 #define EXTI_PR_PR13_Pos (13U)
mbed_official 124:6a4a5b7d7324 3482 #define EXTI_PR_PR13_Msk (0x1U << EXTI_PR_PR13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 3483 #define EXTI_PR_PR13 EXTI_PR_PR13_Msk /*!< Pending bit for line 13 */
mbed_official 124:6a4a5b7d7324 3484 #define EXTI_PR_PR14_Pos (14U)
mbed_official 124:6a4a5b7d7324 3485 #define EXTI_PR_PR14_Msk (0x1U << EXTI_PR_PR14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 3486 #define EXTI_PR_PR14 EXTI_PR_PR14_Msk /*!< Pending bit for line 14 */
mbed_official 124:6a4a5b7d7324 3487 #define EXTI_PR_PR15_Pos (15U)
mbed_official 124:6a4a5b7d7324 3488 #define EXTI_PR_PR15_Msk (0x1U << EXTI_PR_PR15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 3489 #define EXTI_PR_PR15 EXTI_PR_PR15_Msk /*!< Pending bit for line 15 */
mbed_official 124:6a4a5b7d7324 3490 #define EXTI_PR_PR16_Pos (16U)
mbed_official 124:6a4a5b7d7324 3491 #define EXTI_PR_PR16_Msk (0x1U << EXTI_PR_PR16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 3492 #define EXTI_PR_PR16 EXTI_PR_PR16_Msk /*!< Pending bit for line 16 */
mbed_official 124:6a4a5b7d7324 3493 #define EXTI_PR_PR17_Pos (17U)
mbed_official 124:6a4a5b7d7324 3494 #define EXTI_PR_PR17_Msk (0x1U << EXTI_PR_PR17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 3495 #define EXTI_PR_PR17 EXTI_PR_PR17_Msk /*!< Pending bit for line 17 */
mbed_official 124:6a4a5b7d7324 3496 #define EXTI_PR_PR18_Pos (18U)
mbed_official 124:6a4a5b7d7324 3497 #define EXTI_PR_PR18_Msk (0x1U << EXTI_PR_PR18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 3498 #define EXTI_PR_PR18 EXTI_PR_PR18_Msk /*!< Pending bit for line 18 */
mbed_official 124:6a4a5b7d7324 3499 #define EXTI_PR_PR19_Pos (19U)
mbed_official 124:6a4a5b7d7324 3500 #define EXTI_PR_PR19_Msk (0x1U << EXTI_PR_PR19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 3501 #define EXTI_PR_PR19 EXTI_PR_PR19_Msk /*!< Pending bit for line 19 */
mbed_official 124:6a4a5b7d7324 3502
mbed_official 124:6a4a5b7d7324 3503 /* References Defines */
mbed_official 124:6a4a5b7d7324 3504 #define EXTI_PR_PIF0 EXTI_PR_PR0
mbed_official 124:6a4a5b7d7324 3505 #define EXTI_PR_PIF1 EXTI_PR_PR1
mbed_official 124:6a4a5b7d7324 3506 #define EXTI_PR_PIF2 EXTI_PR_PR2
mbed_official 124:6a4a5b7d7324 3507 #define EXTI_PR_PIF3 EXTI_PR_PR3
mbed_official 124:6a4a5b7d7324 3508 #define EXTI_PR_PIF4 EXTI_PR_PR4
mbed_official 124:6a4a5b7d7324 3509 #define EXTI_PR_PIF5 EXTI_PR_PR5
mbed_official 124:6a4a5b7d7324 3510 #define EXTI_PR_PIF6 EXTI_PR_PR6
mbed_official 124:6a4a5b7d7324 3511 #define EXTI_PR_PIF7 EXTI_PR_PR7
mbed_official 124:6a4a5b7d7324 3512 #define EXTI_PR_PIF8 EXTI_PR_PR8
mbed_official 124:6a4a5b7d7324 3513 #define EXTI_PR_PIF9 EXTI_PR_PR9
mbed_official 124:6a4a5b7d7324 3514 #define EXTI_PR_PIF10 EXTI_PR_PR10
mbed_official 124:6a4a5b7d7324 3515 #define EXTI_PR_PIF11 EXTI_PR_PR11
mbed_official 124:6a4a5b7d7324 3516 #define EXTI_PR_PIF12 EXTI_PR_PR12
mbed_official 124:6a4a5b7d7324 3517 #define EXTI_PR_PIF13 EXTI_PR_PR13
mbed_official 124:6a4a5b7d7324 3518 #define EXTI_PR_PIF14 EXTI_PR_PR14
mbed_official 124:6a4a5b7d7324 3519 #define EXTI_PR_PIF15 EXTI_PR_PR15
mbed_official 124:6a4a5b7d7324 3520 #define EXTI_PR_PIF16 EXTI_PR_PR16
mbed_official 124:6a4a5b7d7324 3521 #define EXTI_PR_PIF17 EXTI_PR_PR17
mbed_official 124:6a4a5b7d7324 3522 #define EXTI_PR_PIF18 EXTI_PR_PR18
mbed_official 124:6a4a5b7d7324 3523 #define EXTI_PR_PIF19 EXTI_PR_PR19
bogdanm 0:9b334a45a8ff 3524
bogdanm 0:9b334a45a8ff 3525 /******************************************************************************/
bogdanm 0:9b334a45a8ff 3526 /* */
bogdanm 0:9b334a45a8ff 3527 /* DMA Controller */
bogdanm 0:9b334a45a8ff 3528 /* */
bogdanm 0:9b334a45a8ff 3529 /******************************************************************************/
bogdanm 0:9b334a45a8ff 3530
bogdanm 0:9b334a45a8ff 3531 /******************* Bit definition for DMA_ISR register ********************/
mbed_official 124:6a4a5b7d7324 3532 #define DMA_ISR_GIF1_Pos (0U)
mbed_official 124:6a4a5b7d7324 3533 #define DMA_ISR_GIF1_Msk (0x1U << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3534 #define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */
mbed_official 124:6a4a5b7d7324 3535 #define DMA_ISR_TCIF1_Pos (1U)
mbed_official 124:6a4a5b7d7324 3536 #define DMA_ISR_TCIF1_Msk (0x1U << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3537 #define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */
mbed_official 124:6a4a5b7d7324 3538 #define DMA_ISR_HTIF1_Pos (2U)
mbed_official 124:6a4a5b7d7324 3539 #define DMA_ISR_HTIF1_Msk (0x1U << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3540 #define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */
mbed_official 124:6a4a5b7d7324 3541 #define DMA_ISR_TEIF1_Pos (3U)
mbed_official 124:6a4a5b7d7324 3542 #define DMA_ISR_TEIF1_Msk (0x1U << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3543 #define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */
mbed_official 124:6a4a5b7d7324 3544 #define DMA_ISR_GIF2_Pos (4U)
mbed_official 124:6a4a5b7d7324 3545 #define DMA_ISR_GIF2_Msk (0x1U << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 3546 #define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */
mbed_official 124:6a4a5b7d7324 3547 #define DMA_ISR_TCIF2_Pos (5U)
mbed_official 124:6a4a5b7d7324 3548 #define DMA_ISR_TCIF2_Msk (0x1U << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 3549 #define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */
mbed_official 124:6a4a5b7d7324 3550 #define DMA_ISR_HTIF2_Pos (6U)
mbed_official 124:6a4a5b7d7324 3551 #define DMA_ISR_HTIF2_Msk (0x1U << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 3552 #define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */
mbed_official 124:6a4a5b7d7324 3553 #define DMA_ISR_TEIF2_Pos (7U)
mbed_official 124:6a4a5b7d7324 3554 #define DMA_ISR_TEIF2_Msk (0x1U << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 3555 #define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */
mbed_official 124:6a4a5b7d7324 3556 #define DMA_ISR_GIF3_Pos (8U)
mbed_official 124:6a4a5b7d7324 3557 #define DMA_ISR_GIF3_Msk (0x1U << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 3558 #define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */
mbed_official 124:6a4a5b7d7324 3559 #define DMA_ISR_TCIF3_Pos (9U)
mbed_official 124:6a4a5b7d7324 3560 #define DMA_ISR_TCIF3_Msk (0x1U << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 3561 #define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */
mbed_official 124:6a4a5b7d7324 3562 #define DMA_ISR_HTIF3_Pos (10U)
mbed_official 124:6a4a5b7d7324 3563 #define DMA_ISR_HTIF3_Msk (0x1U << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 3564 #define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */
mbed_official 124:6a4a5b7d7324 3565 #define DMA_ISR_TEIF3_Pos (11U)
mbed_official 124:6a4a5b7d7324 3566 #define DMA_ISR_TEIF3_Msk (0x1U << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 3567 #define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */
mbed_official 124:6a4a5b7d7324 3568 #define DMA_ISR_GIF4_Pos (12U)
mbed_official 124:6a4a5b7d7324 3569 #define DMA_ISR_GIF4_Msk (0x1U << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 3570 #define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */
mbed_official 124:6a4a5b7d7324 3571 #define DMA_ISR_TCIF4_Pos (13U)
mbed_official 124:6a4a5b7d7324 3572 #define DMA_ISR_TCIF4_Msk (0x1U << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 3573 #define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */
mbed_official 124:6a4a5b7d7324 3574 #define DMA_ISR_HTIF4_Pos (14U)
mbed_official 124:6a4a5b7d7324 3575 #define DMA_ISR_HTIF4_Msk (0x1U << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 3576 #define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */
mbed_official 124:6a4a5b7d7324 3577 #define DMA_ISR_TEIF4_Pos (15U)
mbed_official 124:6a4a5b7d7324 3578 #define DMA_ISR_TEIF4_Msk (0x1U << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 3579 #define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */
mbed_official 124:6a4a5b7d7324 3580 #define DMA_ISR_GIF5_Pos (16U)
mbed_official 124:6a4a5b7d7324 3581 #define DMA_ISR_GIF5_Msk (0x1U << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 3582 #define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */
mbed_official 124:6a4a5b7d7324 3583 #define DMA_ISR_TCIF5_Pos (17U)
mbed_official 124:6a4a5b7d7324 3584 #define DMA_ISR_TCIF5_Msk (0x1U << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 3585 #define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */
mbed_official 124:6a4a5b7d7324 3586 #define DMA_ISR_HTIF5_Pos (18U)
mbed_official 124:6a4a5b7d7324 3587 #define DMA_ISR_HTIF5_Msk (0x1U << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 3588 #define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */
mbed_official 124:6a4a5b7d7324 3589 #define DMA_ISR_TEIF5_Pos (19U)
mbed_official 124:6a4a5b7d7324 3590 #define DMA_ISR_TEIF5_Msk (0x1U << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 3591 #define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */
mbed_official 124:6a4a5b7d7324 3592 #define DMA_ISR_GIF6_Pos (20U)
mbed_official 124:6a4a5b7d7324 3593 #define DMA_ISR_GIF6_Msk (0x1U << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 3594 #define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */
mbed_official 124:6a4a5b7d7324 3595 #define DMA_ISR_TCIF6_Pos (21U)
mbed_official 124:6a4a5b7d7324 3596 #define DMA_ISR_TCIF6_Msk (0x1U << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 3597 #define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */
mbed_official 124:6a4a5b7d7324 3598 #define DMA_ISR_HTIF6_Pos (22U)
mbed_official 124:6a4a5b7d7324 3599 #define DMA_ISR_HTIF6_Msk (0x1U << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 3600 #define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */
mbed_official 124:6a4a5b7d7324 3601 #define DMA_ISR_TEIF6_Pos (23U)
mbed_official 124:6a4a5b7d7324 3602 #define DMA_ISR_TEIF6_Msk (0x1U << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 3603 #define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */
mbed_official 124:6a4a5b7d7324 3604 #define DMA_ISR_GIF7_Pos (24U)
mbed_official 124:6a4a5b7d7324 3605 #define DMA_ISR_GIF7_Msk (0x1U << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 3606 #define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */
mbed_official 124:6a4a5b7d7324 3607 #define DMA_ISR_TCIF7_Pos (25U)
mbed_official 124:6a4a5b7d7324 3608 #define DMA_ISR_TCIF7_Msk (0x1U << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 3609 #define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */
mbed_official 124:6a4a5b7d7324 3610 #define DMA_ISR_HTIF7_Pos (26U)
mbed_official 124:6a4a5b7d7324 3611 #define DMA_ISR_HTIF7_Msk (0x1U << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 3612 #define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */
mbed_official 124:6a4a5b7d7324 3613 #define DMA_ISR_TEIF7_Pos (27U)
mbed_official 124:6a4a5b7d7324 3614 #define DMA_ISR_TEIF7_Msk (0x1U << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 3615 #define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */
bogdanm 0:9b334a45a8ff 3616
bogdanm 0:9b334a45a8ff 3617 /******************* Bit definition for DMA_IFCR register *******************/
mbed_official 124:6a4a5b7d7324 3618 #define DMA_IFCR_CGIF1_Pos (0U)
mbed_official 124:6a4a5b7d7324 3619 #define DMA_IFCR_CGIF1_Msk (0x1U << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3620 #define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clear */
mbed_official 124:6a4a5b7d7324 3621 #define DMA_IFCR_CTCIF1_Pos (1U)
mbed_official 124:6a4a5b7d7324 3622 #define DMA_IFCR_CTCIF1_Msk (0x1U << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3623 #define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */
mbed_official 124:6a4a5b7d7324 3624 #define DMA_IFCR_CHTIF1_Pos (2U)
mbed_official 124:6a4a5b7d7324 3625 #define DMA_IFCR_CHTIF1_Msk (0x1U << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3626 #define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */
mbed_official 124:6a4a5b7d7324 3627 #define DMA_IFCR_CTEIF1_Pos (3U)
mbed_official 124:6a4a5b7d7324 3628 #define DMA_IFCR_CTEIF1_Msk (0x1U << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3629 #define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */
mbed_official 124:6a4a5b7d7324 3630 #define DMA_IFCR_CGIF2_Pos (4U)
mbed_official 124:6a4a5b7d7324 3631 #define DMA_IFCR_CGIF2_Msk (0x1U << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 3632 #define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */
mbed_official 124:6a4a5b7d7324 3633 #define DMA_IFCR_CTCIF2_Pos (5U)
mbed_official 124:6a4a5b7d7324 3634 #define DMA_IFCR_CTCIF2_Msk (0x1U << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 3635 #define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */
mbed_official 124:6a4a5b7d7324 3636 #define DMA_IFCR_CHTIF2_Pos (6U)
mbed_official 124:6a4a5b7d7324 3637 #define DMA_IFCR_CHTIF2_Msk (0x1U << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 3638 #define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */
mbed_official 124:6a4a5b7d7324 3639 #define DMA_IFCR_CTEIF2_Pos (7U)
mbed_official 124:6a4a5b7d7324 3640 #define DMA_IFCR_CTEIF2_Msk (0x1U << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 3641 #define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */
mbed_official 124:6a4a5b7d7324 3642 #define DMA_IFCR_CGIF3_Pos (8U)
mbed_official 124:6a4a5b7d7324 3643 #define DMA_IFCR_CGIF3_Msk (0x1U << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 3644 #define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */
mbed_official 124:6a4a5b7d7324 3645 #define DMA_IFCR_CTCIF3_Pos (9U)
mbed_official 124:6a4a5b7d7324 3646 #define DMA_IFCR_CTCIF3_Msk (0x1U << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 3647 #define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */
mbed_official 124:6a4a5b7d7324 3648 #define DMA_IFCR_CHTIF3_Pos (10U)
mbed_official 124:6a4a5b7d7324 3649 #define DMA_IFCR_CHTIF3_Msk (0x1U << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 3650 #define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */
mbed_official 124:6a4a5b7d7324 3651 #define DMA_IFCR_CTEIF3_Pos (11U)
mbed_official 124:6a4a5b7d7324 3652 #define DMA_IFCR_CTEIF3_Msk (0x1U << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 3653 #define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */
mbed_official 124:6a4a5b7d7324 3654 #define DMA_IFCR_CGIF4_Pos (12U)
mbed_official 124:6a4a5b7d7324 3655 #define DMA_IFCR_CGIF4_Msk (0x1U << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 3656 #define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */
mbed_official 124:6a4a5b7d7324 3657 #define DMA_IFCR_CTCIF4_Pos (13U)
mbed_official 124:6a4a5b7d7324 3658 #define DMA_IFCR_CTCIF4_Msk (0x1U << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 3659 #define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */
mbed_official 124:6a4a5b7d7324 3660 #define DMA_IFCR_CHTIF4_Pos (14U)
mbed_official 124:6a4a5b7d7324 3661 #define DMA_IFCR_CHTIF4_Msk (0x1U << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 3662 #define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */
mbed_official 124:6a4a5b7d7324 3663 #define DMA_IFCR_CTEIF4_Pos (15U)
mbed_official 124:6a4a5b7d7324 3664 #define DMA_IFCR_CTEIF4_Msk (0x1U << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 3665 #define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */
mbed_official 124:6a4a5b7d7324 3666 #define DMA_IFCR_CGIF5_Pos (16U)
mbed_official 124:6a4a5b7d7324 3667 #define DMA_IFCR_CGIF5_Msk (0x1U << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 3668 #define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */
mbed_official 124:6a4a5b7d7324 3669 #define DMA_IFCR_CTCIF5_Pos (17U)
mbed_official 124:6a4a5b7d7324 3670 #define DMA_IFCR_CTCIF5_Msk (0x1U << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 3671 #define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */
mbed_official 124:6a4a5b7d7324 3672 #define DMA_IFCR_CHTIF5_Pos (18U)
mbed_official 124:6a4a5b7d7324 3673 #define DMA_IFCR_CHTIF5_Msk (0x1U << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 3674 #define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */
mbed_official 124:6a4a5b7d7324 3675 #define DMA_IFCR_CTEIF5_Pos (19U)
mbed_official 124:6a4a5b7d7324 3676 #define DMA_IFCR_CTEIF5_Msk (0x1U << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 3677 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */
mbed_official 124:6a4a5b7d7324 3678 #define DMA_IFCR_CGIF6_Pos (20U)
mbed_official 124:6a4a5b7d7324 3679 #define DMA_IFCR_CGIF6_Msk (0x1U << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 3680 #define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */
mbed_official 124:6a4a5b7d7324 3681 #define DMA_IFCR_CTCIF6_Pos (21U)
mbed_official 124:6a4a5b7d7324 3682 #define DMA_IFCR_CTCIF6_Msk (0x1U << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 3683 #define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */
mbed_official 124:6a4a5b7d7324 3684 #define DMA_IFCR_CHTIF6_Pos (22U)
mbed_official 124:6a4a5b7d7324 3685 #define DMA_IFCR_CHTIF6_Msk (0x1U << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 3686 #define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */
mbed_official 124:6a4a5b7d7324 3687 #define DMA_IFCR_CTEIF6_Pos (23U)
mbed_official 124:6a4a5b7d7324 3688 #define DMA_IFCR_CTEIF6_Msk (0x1U << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 3689 #define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */
mbed_official 124:6a4a5b7d7324 3690 #define DMA_IFCR_CGIF7_Pos (24U)
mbed_official 124:6a4a5b7d7324 3691 #define DMA_IFCR_CGIF7_Msk (0x1U << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 3692 #define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */
mbed_official 124:6a4a5b7d7324 3693 #define DMA_IFCR_CTCIF7_Pos (25U)
mbed_official 124:6a4a5b7d7324 3694 #define DMA_IFCR_CTCIF7_Msk (0x1U << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 3695 #define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */
mbed_official 124:6a4a5b7d7324 3696 #define DMA_IFCR_CHTIF7_Pos (26U)
mbed_official 124:6a4a5b7d7324 3697 #define DMA_IFCR_CHTIF7_Msk (0x1U << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 3698 #define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */
mbed_official 124:6a4a5b7d7324 3699 #define DMA_IFCR_CTEIF7_Pos (27U)
mbed_official 124:6a4a5b7d7324 3700 #define DMA_IFCR_CTEIF7_Msk (0x1U << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 3701 #define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */
bogdanm 0:9b334a45a8ff 3702
bogdanm 0:9b334a45a8ff 3703 /******************* Bit definition for DMA_CCR register *******************/
mbed_official 124:6a4a5b7d7324 3704 #define DMA_CCR_EN_Pos (0U)
mbed_official 124:6a4a5b7d7324 3705 #define DMA_CCR_EN_Msk (0x1U << DMA_CCR_EN_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3706 #define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */
mbed_official 124:6a4a5b7d7324 3707 #define DMA_CCR_TCIE_Pos (1U)
mbed_official 124:6a4a5b7d7324 3708 #define DMA_CCR_TCIE_Msk (0x1U << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3709 #define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */
mbed_official 124:6a4a5b7d7324 3710 #define DMA_CCR_HTIE_Pos (2U)
mbed_official 124:6a4a5b7d7324 3711 #define DMA_CCR_HTIE_Msk (0x1U << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3712 #define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */
mbed_official 124:6a4a5b7d7324 3713 #define DMA_CCR_TEIE_Pos (3U)
mbed_official 124:6a4a5b7d7324 3714 #define DMA_CCR_TEIE_Msk (0x1U << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3715 #define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */
mbed_official 124:6a4a5b7d7324 3716 #define DMA_CCR_DIR_Pos (4U)
mbed_official 124:6a4a5b7d7324 3717 #define DMA_CCR_DIR_Msk (0x1U << DMA_CCR_DIR_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 3718 #define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */
mbed_official 124:6a4a5b7d7324 3719 #define DMA_CCR_CIRC_Pos (5U)
mbed_official 124:6a4a5b7d7324 3720 #define DMA_CCR_CIRC_Msk (0x1U << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 3721 #define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */
mbed_official 124:6a4a5b7d7324 3722 #define DMA_CCR_PINC_Pos (6U)
mbed_official 124:6a4a5b7d7324 3723 #define DMA_CCR_PINC_Msk (0x1U << DMA_CCR_PINC_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 3724 #define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */
mbed_official 124:6a4a5b7d7324 3725 #define DMA_CCR_MINC_Pos (7U)
mbed_official 124:6a4a5b7d7324 3726 #define DMA_CCR_MINC_Msk (0x1U << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 3727 #define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */
mbed_official 124:6a4a5b7d7324 3728
mbed_official 124:6a4a5b7d7324 3729 #define DMA_CCR_PSIZE_Pos (8U)
mbed_official 124:6a4a5b7d7324 3730 #define DMA_CCR_PSIZE_Msk (0x3U << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 3731 #define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */
mbed_official 124:6a4a5b7d7324 3732 #define DMA_CCR_PSIZE_0 (0x1U << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 3733 #define DMA_CCR_PSIZE_1 (0x2U << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 3734
mbed_official 124:6a4a5b7d7324 3735 #define DMA_CCR_MSIZE_Pos (10U)
mbed_official 124:6a4a5b7d7324 3736 #define DMA_CCR_MSIZE_Msk (0x3U << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */
mbed_official 124:6a4a5b7d7324 3737 #define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */
mbed_official 124:6a4a5b7d7324 3738 #define DMA_CCR_MSIZE_0 (0x1U << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 3739 #define DMA_CCR_MSIZE_1 (0x2U << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 3740
mbed_official 124:6a4a5b7d7324 3741 #define DMA_CCR_PL_Pos (12U)
mbed_official 124:6a4a5b7d7324 3742 #define DMA_CCR_PL_Msk (0x3U << DMA_CCR_PL_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 3743 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level) */
mbed_official 124:6a4a5b7d7324 3744 #define DMA_CCR_PL_0 (0x1U << DMA_CCR_PL_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 3745 #define DMA_CCR_PL_1 (0x2U << DMA_CCR_PL_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 3746
mbed_official 124:6a4a5b7d7324 3747 #define DMA_CCR_MEM2MEM_Pos (14U)
mbed_official 124:6a4a5b7d7324 3748 #define DMA_CCR_MEM2MEM_Msk (0x1U << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 3749 #define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */
bogdanm 0:9b334a45a8ff 3750
bogdanm 0:9b334a45a8ff 3751 /****************** Bit definition for DMA_CNDTR register ******************/
mbed_official 124:6a4a5b7d7324 3752 #define DMA_CNDTR_NDT_Pos (0U)
mbed_official 124:6a4a5b7d7324 3753 #define DMA_CNDTR_NDT_Msk (0xFFFFU << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 3754 #define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */
bogdanm 0:9b334a45a8ff 3755
bogdanm 0:9b334a45a8ff 3756 /****************** Bit definition for DMA_CPAR register *******************/
mbed_official 124:6a4a5b7d7324 3757 #define DMA_CPAR_PA_Pos (0U)
mbed_official 124:6a4a5b7d7324 3758 #define DMA_CPAR_PA_Msk (0xFFFFFFFFU << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 3759 #define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */
bogdanm 0:9b334a45a8ff 3760
bogdanm 0:9b334a45a8ff 3761 /****************** Bit definition for DMA_CMAR register *******************/
mbed_official 124:6a4a5b7d7324 3762 #define DMA_CMAR_MA_Pos (0U)
mbed_official 124:6a4a5b7d7324 3763 #define DMA_CMAR_MA_Msk (0xFFFFFFFFU << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 3764 #define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */
bogdanm 0:9b334a45a8ff 3765
bogdanm 0:9b334a45a8ff 3766 /******************************************************************************/
bogdanm 0:9b334a45a8ff 3767 /* */
mbed_official 124:6a4a5b7d7324 3768 /* Analog to Digital Converter (ADC) */
bogdanm 0:9b334a45a8ff 3769 /* */
bogdanm 0:9b334a45a8ff 3770 /******************************************************************************/
bogdanm 0:9b334a45a8ff 3771
mbed_official 124:6a4a5b7d7324 3772 /*
mbed_official 124:6a4a5b7d7324 3773 * @brief Specific device feature definitions (not present on all devices in the STM32F1 family)
mbed_official 124:6a4a5b7d7324 3774 */
mbed_official 124:6a4a5b7d7324 3775 #define ADC_MULTIMODE_SUPPORT /*!< ADC feature available only on specific devices: multimode available on devices with several ADC instances */
mbed_official 124:6a4a5b7d7324 3776
bogdanm 0:9b334a45a8ff 3777 /******************** Bit definition for ADC_SR register ********************/
mbed_official 124:6a4a5b7d7324 3778 #define ADC_SR_AWD_Pos (0U)
mbed_official 124:6a4a5b7d7324 3779 #define ADC_SR_AWD_Msk (0x1U << ADC_SR_AWD_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3780 #define ADC_SR_AWD ADC_SR_AWD_Msk /*!< ADC analog watchdog 1 flag */
mbed_official 124:6a4a5b7d7324 3781 #define ADC_SR_EOS_Pos (1U)
mbed_official 124:6a4a5b7d7324 3782 #define ADC_SR_EOS_Msk (0x1U << ADC_SR_EOS_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3783 #define ADC_SR_EOS ADC_SR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */
mbed_official 124:6a4a5b7d7324 3784 #define ADC_SR_JEOS_Pos (2U)
mbed_official 124:6a4a5b7d7324 3785 #define ADC_SR_JEOS_Msk (0x1U << ADC_SR_JEOS_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3786 #define ADC_SR_JEOS ADC_SR_JEOS_Msk /*!< ADC group injected end of sequence conversions flag */
mbed_official 124:6a4a5b7d7324 3787 #define ADC_SR_JSTRT_Pos (3U)
mbed_official 124:6a4a5b7d7324 3788 #define ADC_SR_JSTRT_Msk (0x1U << ADC_SR_JSTRT_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3789 #define ADC_SR_JSTRT ADC_SR_JSTRT_Msk /*!< ADC group injected conversion start flag */
mbed_official 124:6a4a5b7d7324 3790 #define ADC_SR_STRT_Pos (4U)
mbed_official 124:6a4a5b7d7324 3791 #define ADC_SR_STRT_Msk (0x1U << ADC_SR_STRT_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 3792 #define ADC_SR_STRT ADC_SR_STRT_Msk /*!< ADC group regular conversion start flag */
mbed_official 124:6a4a5b7d7324 3793
mbed_official 124:6a4a5b7d7324 3794 /* Legacy defines */
mbed_official 124:6a4a5b7d7324 3795 #define ADC_SR_EOC (ADC_SR_EOS)
mbed_official 124:6a4a5b7d7324 3796 #define ADC_SR_JEOC (ADC_SR_JEOS)
bogdanm 0:9b334a45a8ff 3797
bogdanm 0:9b334a45a8ff 3798 /******************* Bit definition for ADC_CR1 register ********************/
mbed_official 124:6a4a5b7d7324 3799 #define ADC_CR1_AWDCH_Pos (0U)
mbed_official 124:6a4a5b7d7324 3800 #define ADC_CR1_AWDCH_Msk (0x1FU << ADC_CR1_AWDCH_Pos) /*!< 0x0000001F */
mbed_official 124:6a4a5b7d7324 3801 #define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk /*!< ADC analog watchdog 1 monitored channel selection */
mbed_official 124:6a4a5b7d7324 3802 #define ADC_CR1_AWDCH_0 (0x01U << ADC_CR1_AWDCH_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3803 #define ADC_CR1_AWDCH_1 (0x02U << ADC_CR1_AWDCH_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3804 #define ADC_CR1_AWDCH_2 (0x04U << ADC_CR1_AWDCH_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3805 #define ADC_CR1_AWDCH_3 (0x08U << ADC_CR1_AWDCH_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3806 #define ADC_CR1_AWDCH_4 (0x10U << ADC_CR1_AWDCH_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 3807
mbed_official 124:6a4a5b7d7324 3808 #define ADC_CR1_EOSIE_Pos (5U)
mbed_official 124:6a4a5b7d7324 3809 #define ADC_CR1_EOSIE_Msk (0x1U << ADC_CR1_EOSIE_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 3810 #define ADC_CR1_EOSIE ADC_CR1_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */
mbed_official 124:6a4a5b7d7324 3811 #define ADC_CR1_AWDIE_Pos (6U)
mbed_official 124:6a4a5b7d7324 3812 #define ADC_CR1_AWDIE_Msk (0x1U << ADC_CR1_AWDIE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 3813 #define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk /*!< ADC analog watchdog 1 interrupt */
mbed_official 124:6a4a5b7d7324 3814 #define ADC_CR1_JEOSIE_Pos (7U)
mbed_official 124:6a4a5b7d7324 3815 #define ADC_CR1_JEOSIE_Msk (0x1U << ADC_CR1_JEOSIE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 3816 #define ADC_CR1_JEOSIE ADC_CR1_JEOSIE_Msk /*!< ADC group injected end of sequence conversions interrupt */
mbed_official 124:6a4a5b7d7324 3817 #define ADC_CR1_SCAN_Pos (8U)
mbed_official 124:6a4a5b7d7324 3818 #define ADC_CR1_SCAN_Msk (0x1U << ADC_CR1_SCAN_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 3819 #define ADC_CR1_SCAN ADC_CR1_SCAN_Msk /*!< ADC scan mode */
mbed_official 124:6a4a5b7d7324 3820 #define ADC_CR1_AWDSGL_Pos (9U)
mbed_official 124:6a4a5b7d7324 3821 #define ADC_CR1_AWDSGL_Msk (0x1U << ADC_CR1_AWDSGL_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 3822 #define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
mbed_official 124:6a4a5b7d7324 3823 #define ADC_CR1_JAUTO_Pos (10U)
mbed_official 124:6a4a5b7d7324 3824 #define ADC_CR1_JAUTO_Msk (0x1U << ADC_CR1_JAUTO_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 3825 #define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk /*!< ADC group injected automatic trigger mode */
mbed_official 124:6a4a5b7d7324 3826 #define ADC_CR1_DISCEN_Pos (11U)
mbed_official 124:6a4a5b7d7324 3827 #define ADC_CR1_DISCEN_Msk (0x1U << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 3828 #define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */
mbed_official 124:6a4a5b7d7324 3829 #define ADC_CR1_JDISCEN_Pos (12U)
mbed_official 124:6a4a5b7d7324 3830 #define ADC_CR1_JDISCEN_Msk (0x1U << ADC_CR1_JDISCEN_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 3831 #define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk /*!< ADC group injected sequencer discontinuous mode */
mbed_official 124:6a4a5b7d7324 3832
mbed_official 124:6a4a5b7d7324 3833 #define ADC_CR1_DISCNUM_Pos (13U)
mbed_official 124:6a4a5b7d7324 3834 #define ADC_CR1_DISCNUM_Msk (0x7U << ADC_CR1_DISCNUM_Pos) /*!< 0x0000E000 */
mbed_official 124:6a4a5b7d7324 3835 #define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk /*!< ADC group regular sequencer discontinuous number of ranks */
mbed_official 124:6a4a5b7d7324 3836 #define ADC_CR1_DISCNUM_0 (0x1U << ADC_CR1_DISCNUM_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 3837 #define ADC_CR1_DISCNUM_1 (0x2U << ADC_CR1_DISCNUM_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 3838 #define ADC_CR1_DISCNUM_2 (0x4U << ADC_CR1_DISCNUM_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 3839
mbed_official 124:6a4a5b7d7324 3840 #define ADC_CR1_DUALMOD_Pos (16U)
mbed_official 124:6a4a5b7d7324 3841 #define ADC_CR1_DUALMOD_Msk (0xFU << ADC_CR1_DUALMOD_Pos) /*!< 0x000F0000 */
mbed_official 124:6a4a5b7d7324 3842 #define ADC_CR1_DUALMOD ADC_CR1_DUALMOD_Msk /*!< ADC multimode mode selection */
mbed_official 124:6a4a5b7d7324 3843 #define ADC_CR1_DUALMOD_0 (0x1U << ADC_CR1_DUALMOD_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 3844 #define ADC_CR1_DUALMOD_1 (0x2U << ADC_CR1_DUALMOD_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 3845 #define ADC_CR1_DUALMOD_2 (0x4U << ADC_CR1_DUALMOD_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 3846 #define ADC_CR1_DUALMOD_3 (0x8U << ADC_CR1_DUALMOD_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 3847
mbed_official 124:6a4a5b7d7324 3848 #define ADC_CR1_JAWDEN_Pos (22U)
mbed_official 124:6a4a5b7d7324 3849 #define ADC_CR1_JAWDEN_Msk (0x1U << ADC_CR1_JAWDEN_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 3850 #define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group injected */
mbed_official 124:6a4a5b7d7324 3851 #define ADC_CR1_AWDEN_Pos (23U)
mbed_official 124:6a4a5b7d7324 3852 #define ADC_CR1_AWDEN_Msk (0x1U << ADC_CR1_AWDEN_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 3853 #define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */
mbed_official 124:6a4a5b7d7324 3854
mbed_official 124:6a4a5b7d7324 3855 /* Legacy defines */
mbed_official 124:6a4a5b7d7324 3856 #define ADC_CR1_EOCIE (ADC_CR1_EOSIE)
mbed_official 124:6a4a5b7d7324 3857 #define ADC_CR1_JEOCIE (ADC_CR1_JEOSIE)
mbed_official 124:6a4a5b7d7324 3858
bogdanm 0:9b334a45a8ff 3859 /******************* Bit definition for ADC_CR2 register ********************/
mbed_official 124:6a4a5b7d7324 3860 #define ADC_CR2_ADON_Pos (0U)
mbed_official 124:6a4a5b7d7324 3861 #define ADC_CR2_ADON_Msk (0x1U << ADC_CR2_ADON_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3862 #define ADC_CR2_ADON ADC_CR2_ADON_Msk /*!< ADC enable */
mbed_official 124:6a4a5b7d7324 3863 #define ADC_CR2_CONT_Pos (1U)
mbed_official 124:6a4a5b7d7324 3864 #define ADC_CR2_CONT_Msk (0x1U << ADC_CR2_CONT_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3865 #define ADC_CR2_CONT ADC_CR2_CONT_Msk /*!< ADC group regular continuous conversion mode */
mbed_official 124:6a4a5b7d7324 3866 #define ADC_CR2_CAL_Pos (2U)
mbed_official 124:6a4a5b7d7324 3867 #define ADC_CR2_CAL_Msk (0x1U << ADC_CR2_CAL_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3868 #define ADC_CR2_CAL ADC_CR2_CAL_Msk /*!< ADC calibration start */
mbed_official 124:6a4a5b7d7324 3869 #define ADC_CR2_RSTCAL_Pos (3U)
mbed_official 124:6a4a5b7d7324 3870 #define ADC_CR2_RSTCAL_Msk (0x1U << ADC_CR2_RSTCAL_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3871 #define ADC_CR2_RSTCAL ADC_CR2_RSTCAL_Msk /*!< ADC calibration reset */
mbed_official 124:6a4a5b7d7324 3872 #define ADC_CR2_DMA_Pos (8U)
mbed_official 124:6a4a5b7d7324 3873 #define ADC_CR2_DMA_Msk (0x1U << ADC_CR2_DMA_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 3874 #define ADC_CR2_DMA ADC_CR2_DMA_Msk /*!< ADC DMA transfer enable */
mbed_official 124:6a4a5b7d7324 3875 #define ADC_CR2_ALIGN_Pos (11U)
mbed_official 124:6a4a5b7d7324 3876 #define ADC_CR2_ALIGN_Msk (0x1U << ADC_CR2_ALIGN_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 3877 #define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk /*!< ADC data alignement */
mbed_official 124:6a4a5b7d7324 3878
mbed_official 124:6a4a5b7d7324 3879 #define ADC_CR2_JEXTSEL_Pos (12U)
mbed_official 124:6a4a5b7d7324 3880 #define ADC_CR2_JEXTSEL_Msk (0x7U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00007000 */
mbed_official 124:6a4a5b7d7324 3881 #define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk /*!< ADC group injected external trigger source */
mbed_official 124:6a4a5b7d7324 3882 #define ADC_CR2_JEXTSEL_0 (0x1U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 3883 #define ADC_CR2_JEXTSEL_1 (0x2U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 3884 #define ADC_CR2_JEXTSEL_2 (0x4U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 3885
mbed_official 124:6a4a5b7d7324 3886 #define ADC_CR2_JEXTTRIG_Pos (15U)
mbed_official 124:6a4a5b7d7324 3887 #define ADC_CR2_JEXTTRIG_Msk (0x1U << ADC_CR2_JEXTTRIG_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 3888 #define ADC_CR2_JEXTTRIG ADC_CR2_JEXTTRIG_Msk /*!< ADC group injected external trigger enable */
mbed_official 124:6a4a5b7d7324 3889
mbed_official 124:6a4a5b7d7324 3890 #define ADC_CR2_EXTSEL_Pos (17U)
mbed_official 124:6a4a5b7d7324 3891 #define ADC_CR2_EXTSEL_Msk (0x7U << ADC_CR2_EXTSEL_Pos) /*!< 0x000E0000 */
mbed_official 124:6a4a5b7d7324 3892 #define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk /*!< ADC group regular external trigger source */
mbed_official 124:6a4a5b7d7324 3893 #define ADC_CR2_EXTSEL_0 (0x1U << ADC_CR2_EXTSEL_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 3894 #define ADC_CR2_EXTSEL_1 (0x2U << ADC_CR2_EXTSEL_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 3895 #define ADC_CR2_EXTSEL_2 (0x4U << ADC_CR2_EXTSEL_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 3896
mbed_official 124:6a4a5b7d7324 3897 #define ADC_CR2_EXTTRIG_Pos (20U)
mbed_official 124:6a4a5b7d7324 3898 #define ADC_CR2_EXTTRIG_Msk (0x1U << ADC_CR2_EXTTRIG_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 3899 #define ADC_CR2_EXTTRIG ADC_CR2_EXTTRIG_Msk /*!< ADC group regular external trigger enable */
mbed_official 124:6a4a5b7d7324 3900 #define ADC_CR2_JSWSTART_Pos (21U)
mbed_official 124:6a4a5b7d7324 3901 #define ADC_CR2_JSWSTART_Msk (0x1U << ADC_CR2_JSWSTART_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 3902 #define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk /*!< ADC group injected conversion start */
mbed_official 124:6a4a5b7d7324 3903 #define ADC_CR2_SWSTART_Pos (22U)
mbed_official 124:6a4a5b7d7324 3904 #define ADC_CR2_SWSTART_Msk (0x1U << ADC_CR2_SWSTART_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 3905 #define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk /*!< ADC group regular conversion start */
mbed_official 124:6a4a5b7d7324 3906 #define ADC_CR2_TSVREFE_Pos (23U)
mbed_official 124:6a4a5b7d7324 3907 #define ADC_CR2_TSVREFE_Msk (0x1U << ADC_CR2_TSVREFE_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 3908 #define ADC_CR2_TSVREFE ADC_CR2_TSVREFE_Msk /*!< ADC internal path to VrefInt and temperature sensor enable */
bogdanm 0:9b334a45a8ff 3909
bogdanm 0:9b334a45a8ff 3910 /****************** Bit definition for ADC_SMPR1 register *******************/
mbed_official 124:6a4a5b7d7324 3911 #define ADC_SMPR1_SMP10_Pos (0U)
mbed_official 124:6a4a5b7d7324 3912 #define ADC_SMPR1_SMP10_Msk (0x7U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000007 */
mbed_official 124:6a4a5b7d7324 3913 #define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk /*!< ADC channel 10 sampling time selection */
mbed_official 124:6a4a5b7d7324 3914 #define ADC_SMPR1_SMP10_0 (0x1U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3915 #define ADC_SMPR1_SMP10_1 (0x2U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3916 #define ADC_SMPR1_SMP10_2 (0x4U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3917
mbed_official 124:6a4a5b7d7324 3918 #define ADC_SMPR1_SMP11_Pos (3U)
mbed_official 124:6a4a5b7d7324 3919 #define ADC_SMPR1_SMP11_Msk (0x7U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000038 */
mbed_official 124:6a4a5b7d7324 3920 #define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk /*!< ADC channel 11 sampling time selection */
mbed_official 124:6a4a5b7d7324 3921 #define ADC_SMPR1_SMP11_0 (0x1U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3922 #define ADC_SMPR1_SMP11_1 (0x2U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 3923 #define ADC_SMPR1_SMP11_2 (0x4U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 3924
mbed_official 124:6a4a5b7d7324 3925 #define ADC_SMPR1_SMP12_Pos (6U)
mbed_official 124:6a4a5b7d7324 3926 #define ADC_SMPR1_SMP12_Msk (0x7U << ADC_SMPR1_SMP12_Pos) /*!< 0x000001C0 */
mbed_official 124:6a4a5b7d7324 3927 #define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk /*!< ADC channel 12 sampling time selection */
mbed_official 124:6a4a5b7d7324 3928 #define ADC_SMPR1_SMP12_0 (0x1U << ADC_SMPR1_SMP12_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 3929 #define ADC_SMPR1_SMP12_1 (0x2U << ADC_SMPR1_SMP12_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 3930 #define ADC_SMPR1_SMP12_2 (0x4U << ADC_SMPR1_SMP12_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 3931
mbed_official 124:6a4a5b7d7324 3932 #define ADC_SMPR1_SMP13_Pos (9U)
mbed_official 124:6a4a5b7d7324 3933 #define ADC_SMPR1_SMP13_Msk (0x7U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000E00 */
mbed_official 124:6a4a5b7d7324 3934 #define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk /*!< ADC channel 13 sampling time selection */
mbed_official 124:6a4a5b7d7324 3935 #define ADC_SMPR1_SMP13_0 (0x1U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 3936 #define ADC_SMPR1_SMP13_1 (0x2U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 3937 #define ADC_SMPR1_SMP13_2 (0x4U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 3938
mbed_official 124:6a4a5b7d7324 3939 #define ADC_SMPR1_SMP14_Pos (12U)
mbed_official 124:6a4a5b7d7324 3940 #define ADC_SMPR1_SMP14_Msk (0x7U << ADC_SMPR1_SMP14_Pos) /*!< 0x00007000 */
mbed_official 124:6a4a5b7d7324 3941 #define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk /*!< ADC channel 14 sampling time selection */
mbed_official 124:6a4a5b7d7324 3942 #define ADC_SMPR1_SMP14_0 (0x1U << ADC_SMPR1_SMP14_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 3943 #define ADC_SMPR1_SMP14_1 (0x2U << ADC_SMPR1_SMP14_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 3944 #define ADC_SMPR1_SMP14_2 (0x4U << ADC_SMPR1_SMP14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 3945
mbed_official 124:6a4a5b7d7324 3946 #define ADC_SMPR1_SMP15_Pos (15U)
mbed_official 124:6a4a5b7d7324 3947 #define ADC_SMPR1_SMP15_Msk (0x7U << ADC_SMPR1_SMP15_Pos) /*!< 0x00038000 */
mbed_official 124:6a4a5b7d7324 3948 #define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk /*!< ADC channel 15 sampling time selection */
mbed_official 124:6a4a5b7d7324 3949 #define ADC_SMPR1_SMP15_0 (0x1U << ADC_SMPR1_SMP15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 3950 #define ADC_SMPR1_SMP15_1 (0x2U << ADC_SMPR1_SMP15_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 3951 #define ADC_SMPR1_SMP15_2 (0x4U << ADC_SMPR1_SMP15_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 3952
mbed_official 124:6a4a5b7d7324 3953 #define ADC_SMPR1_SMP16_Pos (18U)
mbed_official 124:6a4a5b7d7324 3954 #define ADC_SMPR1_SMP16_Msk (0x7U << ADC_SMPR1_SMP16_Pos) /*!< 0x001C0000 */
mbed_official 124:6a4a5b7d7324 3955 #define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk /*!< ADC channel 16 sampling time selection */
mbed_official 124:6a4a5b7d7324 3956 #define ADC_SMPR1_SMP16_0 (0x1U << ADC_SMPR1_SMP16_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 3957 #define ADC_SMPR1_SMP16_1 (0x2U << ADC_SMPR1_SMP16_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 3958 #define ADC_SMPR1_SMP16_2 (0x4U << ADC_SMPR1_SMP16_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 3959
mbed_official 124:6a4a5b7d7324 3960 #define ADC_SMPR1_SMP17_Pos (21U)
mbed_official 124:6a4a5b7d7324 3961 #define ADC_SMPR1_SMP17_Msk (0x7U << ADC_SMPR1_SMP17_Pos) /*!< 0x00E00000 */
mbed_official 124:6a4a5b7d7324 3962 #define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk /*!< ADC channel 17 sampling time selection */
mbed_official 124:6a4a5b7d7324 3963 #define ADC_SMPR1_SMP17_0 (0x1U << ADC_SMPR1_SMP17_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 3964 #define ADC_SMPR1_SMP17_1 (0x2U << ADC_SMPR1_SMP17_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 3965 #define ADC_SMPR1_SMP17_2 (0x4U << ADC_SMPR1_SMP17_Pos) /*!< 0x00800000 */
bogdanm 0:9b334a45a8ff 3966
bogdanm 0:9b334a45a8ff 3967 /****************** Bit definition for ADC_SMPR2 register *******************/
mbed_official 124:6a4a5b7d7324 3968 #define ADC_SMPR2_SMP0_Pos (0U)
mbed_official 124:6a4a5b7d7324 3969 #define ADC_SMPR2_SMP0_Msk (0x7U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000007 */
mbed_official 124:6a4a5b7d7324 3970 #define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk /*!< ADC channel 0 sampling time selection */
mbed_official 124:6a4a5b7d7324 3971 #define ADC_SMPR2_SMP0_0 (0x1U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 3972 #define ADC_SMPR2_SMP0_1 (0x2U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 3973 #define ADC_SMPR2_SMP0_2 (0x4U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 3974
mbed_official 124:6a4a5b7d7324 3975 #define ADC_SMPR2_SMP1_Pos (3U)
mbed_official 124:6a4a5b7d7324 3976 #define ADC_SMPR2_SMP1_Msk (0x7U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000038 */
mbed_official 124:6a4a5b7d7324 3977 #define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk /*!< ADC channel 1 sampling time selection */
mbed_official 124:6a4a5b7d7324 3978 #define ADC_SMPR2_SMP1_0 (0x1U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 3979 #define ADC_SMPR2_SMP1_1 (0x2U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 3980 #define ADC_SMPR2_SMP1_2 (0x4U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 3981
mbed_official 124:6a4a5b7d7324 3982 #define ADC_SMPR2_SMP2_Pos (6U)
mbed_official 124:6a4a5b7d7324 3983 #define ADC_SMPR2_SMP2_Msk (0x7U << ADC_SMPR2_SMP2_Pos) /*!< 0x000001C0 */
mbed_official 124:6a4a5b7d7324 3984 #define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk /*!< ADC channel 2 sampling time selection */
mbed_official 124:6a4a5b7d7324 3985 #define ADC_SMPR2_SMP2_0 (0x1U << ADC_SMPR2_SMP2_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 3986 #define ADC_SMPR2_SMP2_1 (0x2U << ADC_SMPR2_SMP2_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 3987 #define ADC_SMPR2_SMP2_2 (0x4U << ADC_SMPR2_SMP2_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 3988
mbed_official 124:6a4a5b7d7324 3989 #define ADC_SMPR2_SMP3_Pos (9U)
mbed_official 124:6a4a5b7d7324 3990 #define ADC_SMPR2_SMP3_Msk (0x7U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000E00 */
mbed_official 124:6a4a5b7d7324 3991 #define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk /*!< ADC channel 3 sampling time selection */
mbed_official 124:6a4a5b7d7324 3992 #define ADC_SMPR2_SMP3_0 (0x1U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 3993 #define ADC_SMPR2_SMP3_1 (0x2U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 3994 #define ADC_SMPR2_SMP3_2 (0x4U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 3995
mbed_official 124:6a4a5b7d7324 3996 #define ADC_SMPR2_SMP4_Pos (12U)
mbed_official 124:6a4a5b7d7324 3997 #define ADC_SMPR2_SMP4_Msk (0x7U << ADC_SMPR2_SMP4_Pos) /*!< 0x00007000 */
mbed_official 124:6a4a5b7d7324 3998 #define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk /*!< ADC channel 4 sampling time selection */
mbed_official 124:6a4a5b7d7324 3999 #define ADC_SMPR2_SMP4_0 (0x1U << ADC_SMPR2_SMP4_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4000 #define ADC_SMPR2_SMP4_1 (0x2U << ADC_SMPR2_SMP4_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4001 #define ADC_SMPR2_SMP4_2 (0x4U << ADC_SMPR2_SMP4_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 4002
mbed_official 124:6a4a5b7d7324 4003 #define ADC_SMPR2_SMP5_Pos (15U)
mbed_official 124:6a4a5b7d7324 4004 #define ADC_SMPR2_SMP5_Msk (0x7U << ADC_SMPR2_SMP5_Pos) /*!< 0x00038000 */
mbed_official 124:6a4a5b7d7324 4005 #define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk /*!< ADC channel 5 sampling time selection */
mbed_official 124:6a4a5b7d7324 4006 #define ADC_SMPR2_SMP5_0 (0x1U << ADC_SMPR2_SMP5_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 4007 #define ADC_SMPR2_SMP5_1 (0x2U << ADC_SMPR2_SMP5_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 4008 #define ADC_SMPR2_SMP5_2 (0x4U << ADC_SMPR2_SMP5_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 4009
mbed_official 124:6a4a5b7d7324 4010 #define ADC_SMPR2_SMP6_Pos (18U)
mbed_official 124:6a4a5b7d7324 4011 #define ADC_SMPR2_SMP6_Msk (0x7U << ADC_SMPR2_SMP6_Pos) /*!< 0x001C0000 */
mbed_official 124:6a4a5b7d7324 4012 #define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk /*!< ADC channel 6 sampling time selection */
mbed_official 124:6a4a5b7d7324 4013 #define ADC_SMPR2_SMP6_0 (0x1U << ADC_SMPR2_SMP6_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 4014 #define ADC_SMPR2_SMP6_1 (0x2U << ADC_SMPR2_SMP6_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 4015 #define ADC_SMPR2_SMP6_2 (0x4U << ADC_SMPR2_SMP6_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 4016
mbed_official 124:6a4a5b7d7324 4017 #define ADC_SMPR2_SMP7_Pos (21U)
mbed_official 124:6a4a5b7d7324 4018 #define ADC_SMPR2_SMP7_Msk (0x7U << ADC_SMPR2_SMP7_Pos) /*!< 0x00E00000 */
mbed_official 124:6a4a5b7d7324 4019 #define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk /*!< ADC channel 7 sampling time selection */
mbed_official 124:6a4a5b7d7324 4020 #define ADC_SMPR2_SMP7_0 (0x1U << ADC_SMPR2_SMP7_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 4021 #define ADC_SMPR2_SMP7_1 (0x2U << ADC_SMPR2_SMP7_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 4022 #define ADC_SMPR2_SMP7_2 (0x4U << ADC_SMPR2_SMP7_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 4023
mbed_official 124:6a4a5b7d7324 4024 #define ADC_SMPR2_SMP8_Pos (24U)
mbed_official 124:6a4a5b7d7324 4025 #define ADC_SMPR2_SMP8_Msk (0x7U << ADC_SMPR2_SMP8_Pos) /*!< 0x07000000 */
mbed_official 124:6a4a5b7d7324 4026 #define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk /*!< ADC channel 8 sampling time selection */
mbed_official 124:6a4a5b7d7324 4027 #define ADC_SMPR2_SMP8_0 (0x1U << ADC_SMPR2_SMP8_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 4028 #define ADC_SMPR2_SMP8_1 (0x2U << ADC_SMPR2_SMP8_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 4029 #define ADC_SMPR2_SMP8_2 (0x4U << ADC_SMPR2_SMP8_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 4030
mbed_official 124:6a4a5b7d7324 4031 #define ADC_SMPR2_SMP9_Pos (27U)
mbed_official 124:6a4a5b7d7324 4032 #define ADC_SMPR2_SMP9_Msk (0x7U << ADC_SMPR2_SMP9_Pos) /*!< 0x38000000 */
mbed_official 124:6a4a5b7d7324 4033 #define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk /*!< ADC channel 9 sampling time selection */
mbed_official 124:6a4a5b7d7324 4034 #define ADC_SMPR2_SMP9_0 (0x1U << ADC_SMPR2_SMP9_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 4035 #define ADC_SMPR2_SMP9_1 (0x2U << ADC_SMPR2_SMP9_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 4036 #define ADC_SMPR2_SMP9_2 (0x4U << ADC_SMPR2_SMP9_Pos) /*!< 0x20000000 */
bogdanm 0:9b334a45a8ff 4037
bogdanm 0:9b334a45a8ff 4038 /****************** Bit definition for ADC_JOFR1 register *******************/
mbed_official 124:6a4a5b7d7324 4039 #define ADC_JOFR1_JOFFSET1_Pos (0U)
mbed_official 124:6a4a5b7d7324 4040 #define ADC_JOFR1_JOFFSET1_Msk (0xFFFU << ADC_JOFR1_JOFFSET1_Pos) /*!< 0x00000FFF */
mbed_official 124:6a4a5b7d7324 4041 #define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk /*!< ADC group injected sequencer rank 1 offset value */
bogdanm 0:9b334a45a8ff 4042
bogdanm 0:9b334a45a8ff 4043 /****************** Bit definition for ADC_JOFR2 register *******************/
mbed_official 124:6a4a5b7d7324 4044 #define ADC_JOFR2_JOFFSET2_Pos (0U)
mbed_official 124:6a4a5b7d7324 4045 #define ADC_JOFR2_JOFFSET2_Msk (0xFFFU << ADC_JOFR2_JOFFSET2_Pos) /*!< 0x00000FFF */
mbed_official 124:6a4a5b7d7324 4046 #define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk /*!< ADC group injected sequencer rank 2 offset value */
bogdanm 0:9b334a45a8ff 4047
bogdanm 0:9b334a45a8ff 4048 /****************** Bit definition for ADC_JOFR3 register *******************/
mbed_official 124:6a4a5b7d7324 4049 #define ADC_JOFR3_JOFFSET3_Pos (0U)
mbed_official 124:6a4a5b7d7324 4050 #define ADC_JOFR3_JOFFSET3_Msk (0xFFFU << ADC_JOFR3_JOFFSET3_Pos) /*!< 0x00000FFF */
mbed_official 124:6a4a5b7d7324 4051 #define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk /*!< ADC group injected sequencer rank 3 offset value */
bogdanm 0:9b334a45a8ff 4052
bogdanm 0:9b334a45a8ff 4053 /****************** Bit definition for ADC_JOFR4 register *******************/
mbed_official 124:6a4a5b7d7324 4054 #define ADC_JOFR4_JOFFSET4_Pos (0U)
mbed_official 124:6a4a5b7d7324 4055 #define ADC_JOFR4_JOFFSET4_Msk (0xFFFU << ADC_JOFR4_JOFFSET4_Pos) /*!< 0x00000FFF */
mbed_official 124:6a4a5b7d7324 4056 #define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk /*!< ADC group injected sequencer rank 4 offset value */
bogdanm 0:9b334a45a8ff 4057
bogdanm 0:9b334a45a8ff 4058 /******************* Bit definition for ADC_HTR register ********************/
mbed_official 124:6a4a5b7d7324 4059 #define ADC_HTR_HT_Pos (0U)
mbed_official 124:6a4a5b7d7324 4060 #define ADC_HTR_HT_Msk (0xFFFU << ADC_HTR_HT_Pos) /*!< 0x00000FFF */
mbed_official 124:6a4a5b7d7324 4061 #define ADC_HTR_HT ADC_HTR_HT_Msk /*!< ADC analog watchdog 1 threshold high */
bogdanm 0:9b334a45a8ff 4062
bogdanm 0:9b334a45a8ff 4063 /******************* Bit definition for ADC_LTR register ********************/
mbed_official 124:6a4a5b7d7324 4064 #define ADC_LTR_LT_Pos (0U)
mbed_official 124:6a4a5b7d7324 4065 #define ADC_LTR_LT_Msk (0xFFFU << ADC_LTR_LT_Pos) /*!< 0x00000FFF */
mbed_official 124:6a4a5b7d7324 4066 #define ADC_LTR_LT ADC_LTR_LT_Msk /*!< ADC analog watchdog 1 threshold low */
bogdanm 0:9b334a45a8ff 4067
bogdanm 0:9b334a45a8ff 4068 /******************* Bit definition for ADC_SQR1 register *******************/
mbed_official 124:6a4a5b7d7324 4069 #define ADC_SQR1_SQ13_Pos (0U)
mbed_official 124:6a4a5b7d7324 4070 #define ADC_SQR1_SQ13_Msk (0x1FU << ADC_SQR1_SQ13_Pos) /*!< 0x0000001F */
mbed_official 124:6a4a5b7d7324 4071 #define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk /*!< ADC group regular sequencer rank 13 */
mbed_official 124:6a4a5b7d7324 4072 #define ADC_SQR1_SQ13_0 (0x01U << ADC_SQR1_SQ13_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4073 #define ADC_SQR1_SQ13_1 (0x02U << ADC_SQR1_SQ13_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4074 #define ADC_SQR1_SQ13_2 (0x04U << ADC_SQR1_SQ13_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4075 #define ADC_SQR1_SQ13_3 (0x08U << ADC_SQR1_SQ13_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4076 #define ADC_SQR1_SQ13_4 (0x10U << ADC_SQR1_SQ13_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4077
mbed_official 124:6a4a5b7d7324 4078 #define ADC_SQR1_SQ14_Pos (5U)
mbed_official 124:6a4a5b7d7324 4079 #define ADC_SQR1_SQ14_Msk (0x1FU << ADC_SQR1_SQ14_Pos) /*!< 0x000003E0 */
mbed_official 124:6a4a5b7d7324 4080 #define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk /*!< ADC group regular sequencer rank 14 */
mbed_official 124:6a4a5b7d7324 4081 #define ADC_SQR1_SQ14_0 (0x01U << ADC_SQR1_SQ14_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4082 #define ADC_SQR1_SQ14_1 (0x02U << ADC_SQR1_SQ14_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4083 #define ADC_SQR1_SQ14_2 (0x04U << ADC_SQR1_SQ14_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4084 #define ADC_SQR1_SQ14_3 (0x08U << ADC_SQR1_SQ14_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 4085 #define ADC_SQR1_SQ14_4 (0x10U << ADC_SQR1_SQ14_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 4086
mbed_official 124:6a4a5b7d7324 4087 #define ADC_SQR1_SQ15_Pos (10U)
mbed_official 124:6a4a5b7d7324 4088 #define ADC_SQR1_SQ15_Msk (0x1FU << ADC_SQR1_SQ15_Pos) /*!< 0x00007C00 */
mbed_official 124:6a4a5b7d7324 4089 #define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk /*!< ADC group regular sequencer rank 15 */
mbed_official 124:6a4a5b7d7324 4090 #define ADC_SQR1_SQ15_0 (0x01U << ADC_SQR1_SQ15_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4091 #define ADC_SQR1_SQ15_1 (0x02U << ADC_SQR1_SQ15_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4092 #define ADC_SQR1_SQ15_2 (0x04U << ADC_SQR1_SQ15_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4093 #define ADC_SQR1_SQ15_3 (0x08U << ADC_SQR1_SQ15_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4094 #define ADC_SQR1_SQ15_4 (0x10U << ADC_SQR1_SQ15_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 4095
mbed_official 124:6a4a5b7d7324 4096 #define ADC_SQR1_SQ16_Pos (15U)
mbed_official 124:6a4a5b7d7324 4097 #define ADC_SQR1_SQ16_Msk (0x1FU << ADC_SQR1_SQ16_Pos) /*!< 0x000F8000 */
mbed_official 124:6a4a5b7d7324 4098 #define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk /*!< ADC group regular sequencer rank 16 */
mbed_official 124:6a4a5b7d7324 4099 #define ADC_SQR1_SQ16_0 (0x01U << ADC_SQR1_SQ16_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 4100 #define ADC_SQR1_SQ16_1 (0x02U << ADC_SQR1_SQ16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 4101 #define ADC_SQR1_SQ16_2 (0x04U << ADC_SQR1_SQ16_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 4102 #define ADC_SQR1_SQ16_3 (0x08U << ADC_SQR1_SQ16_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 4103 #define ADC_SQR1_SQ16_4 (0x10U << ADC_SQR1_SQ16_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 4104
mbed_official 124:6a4a5b7d7324 4105 #define ADC_SQR1_L_Pos (20U)
mbed_official 124:6a4a5b7d7324 4106 #define ADC_SQR1_L_Msk (0xFU << ADC_SQR1_L_Pos) /*!< 0x00F00000 */
mbed_official 124:6a4a5b7d7324 4107 #define ADC_SQR1_L ADC_SQR1_L_Msk /*!< ADC group regular sequencer scan length */
mbed_official 124:6a4a5b7d7324 4108 #define ADC_SQR1_L_0 (0x1U << ADC_SQR1_L_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 4109 #define ADC_SQR1_L_1 (0x2U << ADC_SQR1_L_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 4110 #define ADC_SQR1_L_2 (0x4U << ADC_SQR1_L_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 4111 #define ADC_SQR1_L_3 (0x8U << ADC_SQR1_L_Pos) /*!< 0x00800000 */
bogdanm 0:9b334a45a8ff 4112
bogdanm 0:9b334a45a8ff 4113 /******************* Bit definition for ADC_SQR2 register *******************/
mbed_official 124:6a4a5b7d7324 4114 #define ADC_SQR2_SQ7_Pos (0U)
mbed_official 124:6a4a5b7d7324 4115 #define ADC_SQR2_SQ7_Msk (0x1FU << ADC_SQR2_SQ7_Pos) /*!< 0x0000001F */
mbed_official 124:6a4a5b7d7324 4116 #define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!< ADC group regular sequencer rank 7 */
mbed_official 124:6a4a5b7d7324 4117 #define ADC_SQR2_SQ7_0 (0x01U << ADC_SQR2_SQ7_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4118 #define ADC_SQR2_SQ7_1 (0x02U << ADC_SQR2_SQ7_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4119 #define ADC_SQR2_SQ7_2 (0x04U << ADC_SQR2_SQ7_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4120 #define ADC_SQR2_SQ7_3 (0x08U << ADC_SQR2_SQ7_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4121 #define ADC_SQR2_SQ7_4 (0x10U << ADC_SQR2_SQ7_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4122
mbed_official 124:6a4a5b7d7324 4123 #define ADC_SQR2_SQ8_Pos (5U)
mbed_official 124:6a4a5b7d7324 4124 #define ADC_SQR2_SQ8_Msk (0x1FU << ADC_SQR2_SQ8_Pos) /*!< 0x000003E0 */
mbed_official 124:6a4a5b7d7324 4125 #define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!< ADC group regular sequencer rank 8 */
mbed_official 124:6a4a5b7d7324 4126 #define ADC_SQR2_SQ8_0 (0x01U << ADC_SQR2_SQ8_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4127 #define ADC_SQR2_SQ8_1 (0x02U << ADC_SQR2_SQ8_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4128 #define ADC_SQR2_SQ8_2 (0x04U << ADC_SQR2_SQ8_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4129 #define ADC_SQR2_SQ8_3 (0x08U << ADC_SQR2_SQ8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 4130 #define ADC_SQR2_SQ8_4 (0x10U << ADC_SQR2_SQ8_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 4131
mbed_official 124:6a4a5b7d7324 4132 #define ADC_SQR2_SQ9_Pos (10U)
mbed_official 124:6a4a5b7d7324 4133 #define ADC_SQR2_SQ9_Msk (0x1FU << ADC_SQR2_SQ9_Pos) /*!< 0x00007C00 */
mbed_official 124:6a4a5b7d7324 4134 #define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!< ADC group regular sequencer rank 9 */
mbed_official 124:6a4a5b7d7324 4135 #define ADC_SQR2_SQ9_0 (0x01U << ADC_SQR2_SQ9_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4136 #define ADC_SQR2_SQ9_1 (0x02U << ADC_SQR2_SQ9_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4137 #define ADC_SQR2_SQ9_2 (0x04U << ADC_SQR2_SQ9_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4138 #define ADC_SQR2_SQ9_3 (0x08U << ADC_SQR2_SQ9_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4139 #define ADC_SQR2_SQ9_4 (0x10U << ADC_SQR2_SQ9_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 4140
mbed_official 124:6a4a5b7d7324 4141 #define ADC_SQR2_SQ10_Pos (15U)
mbed_official 124:6a4a5b7d7324 4142 #define ADC_SQR2_SQ10_Msk (0x1FU << ADC_SQR2_SQ10_Pos) /*!< 0x000F8000 */
mbed_official 124:6a4a5b7d7324 4143 #define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk /*!< ADC group regular sequencer rank 10 */
mbed_official 124:6a4a5b7d7324 4144 #define ADC_SQR2_SQ10_0 (0x01U << ADC_SQR2_SQ10_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 4145 #define ADC_SQR2_SQ10_1 (0x02U << ADC_SQR2_SQ10_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 4146 #define ADC_SQR2_SQ10_2 (0x04U << ADC_SQR2_SQ10_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 4147 #define ADC_SQR2_SQ10_3 (0x08U << ADC_SQR2_SQ10_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 4148 #define ADC_SQR2_SQ10_4 (0x10U << ADC_SQR2_SQ10_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 4149
mbed_official 124:6a4a5b7d7324 4150 #define ADC_SQR2_SQ11_Pos (20U)
mbed_official 124:6a4a5b7d7324 4151 #define ADC_SQR2_SQ11_Msk (0x1FU << ADC_SQR2_SQ11_Pos) /*!< 0x01F00000 */
mbed_official 124:6a4a5b7d7324 4152 #define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk /*!< ADC group regular sequencer rank 1 */
mbed_official 124:6a4a5b7d7324 4153 #define ADC_SQR2_SQ11_0 (0x01U << ADC_SQR2_SQ11_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 4154 #define ADC_SQR2_SQ11_1 (0x02U << ADC_SQR2_SQ11_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 4155 #define ADC_SQR2_SQ11_2 (0x04U << ADC_SQR2_SQ11_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 4156 #define ADC_SQR2_SQ11_3 (0x08U << ADC_SQR2_SQ11_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 4157 #define ADC_SQR2_SQ11_4 (0x10U << ADC_SQR2_SQ11_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 4158
mbed_official 124:6a4a5b7d7324 4159 #define ADC_SQR2_SQ12_Pos (25U)
mbed_official 124:6a4a5b7d7324 4160 #define ADC_SQR2_SQ12_Msk (0x1FU << ADC_SQR2_SQ12_Pos) /*!< 0x3E000000 */
mbed_official 124:6a4a5b7d7324 4161 #define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk /*!< ADC group regular sequencer rank 12 */
mbed_official 124:6a4a5b7d7324 4162 #define ADC_SQR2_SQ12_0 (0x01U << ADC_SQR2_SQ12_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 4163 #define ADC_SQR2_SQ12_1 (0x02U << ADC_SQR2_SQ12_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 4164 #define ADC_SQR2_SQ12_2 (0x04U << ADC_SQR2_SQ12_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 4165 #define ADC_SQR2_SQ12_3 (0x08U << ADC_SQR2_SQ12_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 4166 #define ADC_SQR2_SQ12_4 (0x10U << ADC_SQR2_SQ12_Pos) /*!< 0x20000000 */
bogdanm 0:9b334a45a8ff 4167
bogdanm 0:9b334a45a8ff 4168 /******************* Bit definition for ADC_SQR3 register *******************/
mbed_official 124:6a4a5b7d7324 4169 #define ADC_SQR3_SQ1_Pos (0U)
mbed_official 124:6a4a5b7d7324 4170 #define ADC_SQR3_SQ1_Msk (0x1FU << ADC_SQR3_SQ1_Pos) /*!< 0x0000001F */
mbed_official 124:6a4a5b7d7324 4171 #define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk /*!< ADC group regular sequencer rank 1 */
mbed_official 124:6a4a5b7d7324 4172 #define ADC_SQR3_SQ1_0 (0x01U << ADC_SQR3_SQ1_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4173 #define ADC_SQR3_SQ1_1 (0x02U << ADC_SQR3_SQ1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4174 #define ADC_SQR3_SQ1_2 (0x04U << ADC_SQR3_SQ1_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4175 #define ADC_SQR3_SQ1_3 (0x08U << ADC_SQR3_SQ1_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4176 #define ADC_SQR3_SQ1_4 (0x10U << ADC_SQR3_SQ1_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4177
mbed_official 124:6a4a5b7d7324 4178 #define ADC_SQR3_SQ2_Pos (5U)
mbed_official 124:6a4a5b7d7324 4179 #define ADC_SQR3_SQ2_Msk (0x1FU << ADC_SQR3_SQ2_Pos) /*!< 0x000003E0 */
mbed_official 124:6a4a5b7d7324 4180 #define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk /*!< ADC group regular sequencer rank 2 */
mbed_official 124:6a4a5b7d7324 4181 #define ADC_SQR3_SQ2_0 (0x01U << ADC_SQR3_SQ2_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4182 #define ADC_SQR3_SQ2_1 (0x02U << ADC_SQR3_SQ2_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4183 #define ADC_SQR3_SQ2_2 (0x04U << ADC_SQR3_SQ2_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4184 #define ADC_SQR3_SQ2_3 (0x08U << ADC_SQR3_SQ2_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 4185 #define ADC_SQR3_SQ2_4 (0x10U << ADC_SQR3_SQ2_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 4186
mbed_official 124:6a4a5b7d7324 4187 #define ADC_SQR3_SQ3_Pos (10U)
mbed_official 124:6a4a5b7d7324 4188 #define ADC_SQR3_SQ3_Msk (0x1FU << ADC_SQR3_SQ3_Pos) /*!< 0x00007C00 */
mbed_official 124:6a4a5b7d7324 4189 #define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk /*!< ADC group regular sequencer rank 3 */
mbed_official 124:6a4a5b7d7324 4190 #define ADC_SQR3_SQ3_0 (0x01U << ADC_SQR3_SQ3_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4191 #define ADC_SQR3_SQ3_1 (0x02U << ADC_SQR3_SQ3_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4192 #define ADC_SQR3_SQ3_2 (0x04U << ADC_SQR3_SQ3_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4193 #define ADC_SQR3_SQ3_3 (0x08U << ADC_SQR3_SQ3_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4194 #define ADC_SQR3_SQ3_4 (0x10U << ADC_SQR3_SQ3_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 4195
mbed_official 124:6a4a5b7d7324 4196 #define ADC_SQR3_SQ4_Pos (15U)
mbed_official 124:6a4a5b7d7324 4197 #define ADC_SQR3_SQ4_Msk (0x1FU << ADC_SQR3_SQ4_Pos) /*!< 0x000F8000 */
mbed_official 124:6a4a5b7d7324 4198 #define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk /*!< ADC group regular sequencer rank 4 */
mbed_official 124:6a4a5b7d7324 4199 #define ADC_SQR3_SQ4_0 (0x01U << ADC_SQR3_SQ4_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 4200 #define ADC_SQR3_SQ4_1 (0x02U << ADC_SQR3_SQ4_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 4201 #define ADC_SQR3_SQ4_2 (0x04U << ADC_SQR3_SQ4_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 4202 #define ADC_SQR3_SQ4_3 (0x08U << ADC_SQR3_SQ4_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 4203 #define ADC_SQR3_SQ4_4 (0x10U << ADC_SQR3_SQ4_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 4204
mbed_official 124:6a4a5b7d7324 4205 #define ADC_SQR3_SQ5_Pos (20U)
mbed_official 124:6a4a5b7d7324 4206 #define ADC_SQR3_SQ5_Msk (0x1FU << ADC_SQR3_SQ5_Pos) /*!< 0x01F00000 */
mbed_official 124:6a4a5b7d7324 4207 #define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk /*!< ADC group regular sequencer rank 5 */
mbed_official 124:6a4a5b7d7324 4208 #define ADC_SQR3_SQ5_0 (0x01U << ADC_SQR3_SQ5_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 4209 #define ADC_SQR3_SQ5_1 (0x02U << ADC_SQR3_SQ5_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 4210 #define ADC_SQR3_SQ5_2 (0x04U << ADC_SQR3_SQ5_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 4211 #define ADC_SQR3_SQ5_3 (0x08U << ADC_SQR3_SQ5_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 4212 #define ADC_SQR3_SQ5_4 (0x10U << ADC_SQR3_SQ5_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 4213
mbed_official 124:6a4a5b7d7324 4214 #define ADC_SQR3_SQ6_Pos (25U)
mbed_official 124:6a4a5b7d7324 4215 #define ADC_SQR3_SQ6_Msk (0x1FU << ADC_SQR3_SQ6_Pos) /*!< 0x3E000000 */
mbed_official 124:6a4a5b7d7324 4216 #define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk /*!< ADC group regular sequencer rank 6 */
mbed_official 124:6a4a5b7d7324 4217 #define ADC_SQR3_SQ6_0 (0x01U << ADC_SQR3_SQ6_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 4218 #define ADC_SQR3_SQ6_1 (0x02U << ADC_SQR3_SQ6_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 4219 #define ADC_SQR3_SQ6_2 (0x04U << ADC_SQR3_SQ6_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 4220 #define ADC_SQR3_SQ6_3 (0x08U << ADC_SQR3_SQ6_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 4221 #define ADC_SQR3_SQ6_4 (0x10U << ADC_SQR3_SQ6_Pos) /*!< 0x20000000 */
bogdanm 0:9b334a45a8ff 4222
bogdanm 0:9b334a45a8ff 4223 /******************* Bit definition for ADC_JSQR register *******************/
mbed_official 124:6a4a5b7d7324 4224 #define ADC_JSQR_JSQ1_Pos (0U)
mbed_official 124:6a4a5b7d7324 4225 #define ADC_JSQR_JSQ1_Msk (0x1FU << ADC_JSQR_JSQ1_Pos) /*!< 0x0000001F */
mbed_official 124:6a4a5b7d7324 4226 #define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!< ADC group injected sequencer rank 1 */
mbed_official 124:6a4a5b7d7324 4227 #define ADC_JSQR_JSQ1_0 (0x01U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4228 #define ADC_JSQR_JSQ1_1 (0x02U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4229 #define ADC_JSQR_JSQ1_2 (0x04U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4230 #define ADC_JSQR_JSQ1_3 (0x08U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4231 #define ADC_JSQR_JSQ1_4 (0x10U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4232
mbed_official 124:6a4a5b7d7324 4233 #define ADC_JSQR_JSQ2_Pos (5U)
mbed_official 124:6a4a5b7d7324 4234 #define ADC_JSQR_JSQ2_Msk (0x1FU << ADC_JSQR_JSQ2_Pos) /*!< 0x000003E0 */
mbed_official 124:6a4a5b7d7324 4235 #define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!< ADC group injected sequencer rank 2 */
mbed_official 124:6a4a5b7d7324 4236 #define ADC_JSQR_JSQ2_0 (0x01U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4237 #define ADC_JSQR_JSQ2_1 (0x02U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4238 #define ADC_JSQR_JSQ2_2 (0x04U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4239 #define ADC_JSQR_JSQ2_3 (0x08U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 4240 #define ADC_JSQR_JSQ2_4 (0x10U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 4241
mbed_official 124:6a4a5b7d7324 4242 #define ADC_JSQR_JSQ3_Pos (10U)
mbed_official 124:6a4a5b7d7324 4243 #define ADC_JSQR_JSQ3_Msk (0x1FU << ADC_JSQR_JSQ3_Pos) /*!< 0x00007C00 */
mbed_official 124:6a4a5b7d7324 4244 #define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!< ADC group injected sequencer rank 3 */
mbed_official 124:6a4a5b7d7324 4245 #define ADC_JSQR_JSQ3_0 (0x01U << ADC_JSQR_JSQ3_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4246 #define ADC_JSQR_JSQ3_1 (0x02U << ADC_JSQR_JSQ3_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4247 #define ADC_JSQR_JSQ3_2 (0x04U << ADC_JSQR_JSQ3_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4248 #define ADC_JSQR_JSQ3_3 (0x08U << ADC_JSQR_JSQ3_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4249 #define ADC_JSQR_JSQ3_4 (0x10U << ADC_JSQR_JSQ3_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 4250
mbed_official 124:6a4a5b7d7324 4251 #define ADC_JSQR_JSQ4_Pos (15U)
mbed_official 124:6a4a5b7d7324 4252 #define ADC_JSQR_JSQ4_Msk (0x1FU << ADC_JSQR_JSQ4_Pos) /*!< 0x000F8000 */
mbed_official 124:6a4a5b7d7324 4253 #define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!< ADC group injected sequencer rank 4 */
mbed_official 124:6a4a5b7d7324 4254 #define ADC_JSQR_JSQ4_0 (0x01U << ADC_JSQR_JSQ4_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 4255 #define ADC_JSQR_JSQ4_1 (0x02U << ADC_JSQR_JSQ4_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 4256 #define ADC_JSQR_JSQ4_2 (0x04U << ADC_JSQR_JSQ4_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 4257 #define ADC_JSQR_JSQ4_3 (0x08U << ADC_JSQR_JSQ4_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 4258 #define ADC_JSQR_JSQ4_4 (0x10U << ADC_JSQR_JSQ4_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 4259
mbed_official 124:6a4a5b7d7324 4260 #define ADC_JSQR_JL_Pos (20U)
mbed_official 124:6a4a5b7d7324 4261 #define ADC_JSQR_JL_Msk (0x3U << ADC_JSQR_JL_Pos) /*!< 0x00300000 */
mbed_official 124:6a4a5b7d7324 4262 #define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!< ADC group injected sequencer scan length */
mbed_official 124:6a4a5b7d7324 4263 #define ADC_JSQR_JL_0 (0x1U << ADC_JSQR_JL_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 4264 #define ADC_JSQR_JL_1 (0x2U << ADC_JSQR_JL_Pos) /*!< 0x00200000 */
bogdanm 0:9b334a45a8ff 4265
bogdanm 0:9b334a45a8ff 4266 /******************* Bit definition for ADC_JDR1 register *******************/
mbed_official 124:6a4a5b7d7324 4267 #define ADC_JDR1_JDATA_Pos (0U)
mbed_official 124:6a4a5b7d7324 4268 #define ADC_JDR1_JDATA_Msk (0xFFFFU << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4269 #define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!< ADC group injected sequencer rank 1 conversion data */
bogdanm 0:9b334a45a8ff 4270
bogdanm 0:9b334a45a8ff 4271 /******************* Bit definition for ADC_JDR2 register *******************/
mbed_official 124:6a4a5b7d7324 4272 #define ADC_JDR2_JDATA_Pos (0U)
mbed_official 124:6a4a5b7d7324 4273 #define ADC_JDR2_JDATA_Msk (0xFFFFU << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4274 #define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!< ADC group injected sequencer rank 2 conversion data */
bogdanm 0:9b334a45a8ff 4275
bogdanm 0:9b334a45a8ff 4276 /******************* Bit definition for ADC_JDR3 register *******************/
mbed_official 124:6a4a5b7d7324 4277 #define ADC_JDR3_JDATA_Pos (0U)
mbed_official 124:6a4a5b7d7324 4278 #define ADC_JDR3_JDATA_Msk (0xFFFFU << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4279 #define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!< ADC group injected sequencer rank 3 conversion data */
bogdanm 0:9b334a45a8ff 4280
bogdanm 0:9b334a45a8ff 4281 /******************* Bit definition for ADC_JDR4 register *******************/
mbed_official 124:6a4a5b7d7324 4282 #define ADC_JDR4_JDATA_Pos (0U)
mbed_official 124:6a4a5b7d7324 4283 #define ADC_JDR4_JDATA_Msk (0xFFFFU << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4284 #define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!< ADC group injected sequencer rank 4 conversion data */
bogdanm 0:9b334a45a8ff 4285
bogdanm 0:9b334a45a8ff 4286 /******************** Bit definition for ADC_DR register ********************/
mbed_official 124:6a4a5b7d7324 4287 #define ADC_DR_DATA_Pos (0U)
mbed_official 124:6a4a5b7d7324 4288 #define ADC_DR_DATA_Msk (0xFFFFU << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4289 #define ADC_DR_DATA ADC_DR_DATA_Msk /*!< ADC group regular conversion data */
mbed_official 124:6a4a5b7d7324 4290 #define ADC_DR_ADC2DATA_Pos (16U)
mbed_official 124:6a4a5b7d7324 4291 #define ADC_DR_ADC2DATA_Msk (0xFFFFU << ADC_DR_ADC2DATA_Pos) /*!< 0xFFFF0000 */
mbed_official 124:6a4a5b7d7324 4292 #define ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk /*!< ADC group regular conversion data for ADC slave, in multimode */
bogdanm 0:9b334a45a8ff 4293
bogdanm 0:9b334a45a8ff 4294
bogdanm 0:9b334a45a8ff 4295 /*****************************************************************************/
bogdanm 0:9b334a45a8ff 4296 /* */
bogdanm 0:9b334a45a8ff 4297 /* Timers (TIM) */
bogdanm 0:9b334a45a8ff 4298 /* */
bogdanm 0:9b334a45a8ff 4299 /*****************************************************************************/
bogdanm 0:9b334a45a8ff 4300 /******************* Bit definition for TIM_CR1 register *******************/
mbed_official 124:6a4a5b7d7324 4301 #define TIM_CR1_CEN_Pos (0U)
mbed_official 124:6a4a5b7d7324 4302 #define TIM_CR1_CEN_Msk (0x1U << TIM_CR1_CEN_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4303 #define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */
mbed_official 124:6a4a5b7d7324 4304 #define TIM_CR1_UDIS_Pos (1U)
mbed_official 124:6a4a5b7d7324 4305 #define TIM_CR1_UDIS_Msk (0x1U << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4306 #define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */
mbed_official 124:6a4a5b7d7324 4307 #define TIM_CR1_URS_Pos (2U)
mbed_official 124:6a4a5b7d7324 4308 #define TIM_CR1_URS_Msk (0x1U << TIM_CR1_URS_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4309 #define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */
mbed_official 124:6a4a5b7d7324 4310 #define TIM_CR1_OPM_Pos (3U)
mbed_official 124:6a4a5b7d7324 4311 #define TIM_CR1_OPM_Msk (0x1U << TIM_CR1_OPM_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4312 #define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */
mbed_official 124:6a4a5b7d7324 4313 #define TIM_CR1_DIR_Pos (4U)
mbed_official 124:6a4a5b7d7324 4314 #define TIM_CR1_DIR_Msk (0x1U << TIM_CR1_DIR_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4315 #define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */
mbed_official 124:6a4a5b7d7324 4316
mbed_official 124:6a4a5b7d7324 4317 #define TIM_CR1_CMS_Pos (5U)
mbed_official 124:6a4a5b7d7324 4318 #define TIM_CR1_CMS_Msk (0x3U << TIM_CR1_CMS_Pos) /*!< 0x00000060 */
mbed_official 124:6a4a5b7d7324 4319 #define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */
mbed_official 124:6a4a5b7d7324 4320 #define TIM_CR1_CMS_0 (0x1U << TIM_CR1_CMS_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4321 #define TIM_CR1_CMS_1 (0x2U << TIM_CR1_CMS_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4322
mbed_official 124:6a4a5b7d7324 4323 #define TIM_CR1_ARPE_Pos (7U)
mbed_official 124:6a4a5b7d7324 4324 #define TIM_CR1_ARPE_Msk (0x1U << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4325 #define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */
mbed_official 124:6a4a5b7d7324 4326
mbed_official 124:6a4a5b7d7324 4327 #define TIM_CR1_CKD_Pos (8U)
mbed_official 124:6a4a5b7d7324 4328 #define TIM_CR1_CKD_Msk (0x3U << TIM_CR1_CKD_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 4329 #define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */
mbed_official 124:6a4a5b7d7324 4330 #define TIM_CR1_CKD_0 (0x1U << TIM_CR1_CKD_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 4331 #define TIM_CR1_CKD_1 (0x2U << TIM_CR1_CKD_Pos) /*!< 0x00000200 */
bogdanm 0:9b334a45a8ff 4332
bogdanm 0:9b334a45a8ff 4333 /******************* Bit definition for TIM_CR2 register *******************/
mbed_official 124:6a4a5b7d7324 4334 #define TIM_CR2_CCPC_Pos (0U)
mbed_official 124:6a4a5b7d7324 4335 #define TIM_CR2_CCPC_Msk (0x1U << TIM_CR2_CCPC_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4336 #define TIM_CR2_CCPC TIM_CR2_CCPC_Msk /*!<Capture/Compare Preloaded Control */
mbed_official 124:6a4a5b7d7324 4337 #define TIM_CR2_CCUS_Pos (2U)
mbed_official 124:6a4a5b7d7324 4338 #define TIM_CR2_CCUS_Msk (0x1U << TIM_CR2_CCUS_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4339 #define TIM_CR2_CCUS TIM_CR2_CCUS_Msk /*!<Capture/Compare Control Update Selection */
mbed_official 124:6a4a5b7d7324 4340 #define TIM_CR2_CCDS_Pos (3U)
mbed_official 124:6a4a5b7d7324 4341 #define TIM_CR2_CCDS_Msk (0x1U << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4342 #define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */
mbed_official 124:6a4a5b7d7324 4343
mbed_official 124:6a4a5b7d7324 4344 #define TIM_CR2_MMS_Pos (4U)
mbed_official 124:6a4a5b7d7324 4345 #define TIM_CR2_MMS_Msk (0x7U << TIM_CR2_MMS_Pos) /*!< 0x00000070 */
mbed_official 124:6a4a5b7d7324 4346 #define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[2:0] bits (Master Mode Selection) */
mbed_official 124:6a4a5b7d7324 4347 #define TIM_CR2_MMS_0 (0x1U << TIM_CR2_MMS_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4348 #define TIM_CR2_MMS_1 (0x2U << TIM_CR2_MMS_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4349 #define TIM_CR2_MMS_2 (0x4U << TIM_CR2_MMS_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4350
mbed_official 124:6a4a5b7d7324 4351 #define TIM_CR2_TI1S_Pos (7U)
mbed_official 124:6a4a5b7d7324 4352 #define TIM_CR2_TI1S_Msk (0x1U << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4353 #define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */
mbed_official 124:6a4a5b7d7324 4354 #define TIM_CR2_OIS1_Pos (8U)
mbed_official 124:6a4a5b7d7324 4355 #define TIM_CR2_OIS1_Msk (0x1U << TIM_CR2_OIS1_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 4356 #define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk /*!<Output Idle state 1 (OC1 output) */
mbed_official 124:6a4a5b7d7324 4357 #define TIM_CR2_OIS1N_Pos (9U)
mbed_official 124:6a4a5b7d7324 4358 #define TIM_CR2_OIS1N_Msk (0x1U << TIM_CR2_OIS1N_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 4359 #define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk /*!<Output Idle state 1 (OC1N output) */
mbed_official 124:6a4a5b7d7324 4360 #define TIM_CR2_OIS2_Pos (10U)
mbed_official 124:6a4a5b7d7324 4361 #define TIM_CR2_OIS2_Msk (0x1U << TIM_CR2_OIS2_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4362 #define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk /*!<Output Idle state 2 (OC2 output) */
mbed_official 124:6a4a5b7d7324 4363 #define TIM_CR2_OIS2N_Pos (11U)
mbed_official 124:6a4a5b7d7324 4364 #define TIM_CR2_OIS2N_Msk (0x1U << TIM_CR2_OIS2N_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4365 #define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk /*!<Output Idle state 2 (OC2N output) */
mbed_official 124:6a4a5b7d7324 4366 #define TIM_CR2_OIS3_Pos (12U)
mbed_official 124:6a4a5b7d7324 4367 #define TIM_CR2_OIS3_Msk (0x1U << TIM_CR2_OIS3_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4368 #define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk /*!<Output Idle state 3 (OC3 output) */
mbed_official 124:6a4a5b7d7324 4369 #define TIM_CR2_OIS3N_Pos (13U)
mbed_official 124:6a4a5b7d7324 4370 #define TIM_CR2_OIS3N_Msk (0x1U << TIM_CR2_OIS3N_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4371 #define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk /*!<Output Idle state 3 (OC3N output) */
mbed_official 124:6a4a5b7d7324 4372 #define TIM_CR2_OIS4_Pos (14U)
mbed_official 124:6a4a5b7d7324 4373 #define TIM_CR2_OIS4_Msk (0x1U << TIM_CR2_OIS4_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 4374 #define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk /*!<Output Idle state 4 (OC4 output) */
bogdanm 0:9b334a45a8ff 4375
bogdanm 0:9b334a45a8ff 4376 /******************* Bit definition for TIM_SMCR register ******************/
mbed_official 124:6a4a5b7d7324 4377 #define TIM_SMCR_SMS_Pos (0U)
mbed_official 124:6a4a5b7d7324 4378 #define TIM_SMCR_SMS_Msk (0x7U << TIM_SMCR_SMS_Pos) /*!< 0x00000007 */
mbed_official 124:6a4a5b7d7324 4379 #define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */
mbed_official 124:6a4a5b7d7324 4380 #define TIM_SMCR_SMS_0 (0x1U << TIM_SMCR_SMS_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4381 #define TIM_SMCR_SMS_1 (0x2U << TIM_SMCR_SMS_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4382 #define TIM_SMCR_SMS_2 (0x4U << TIM_SMCR_SMS_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4383
mbed_official 124:6a4a5b7d7324 4384 #define TIM_SMCR_OCCS_Pos (3U)
mbed_official 124:6a4a5b7d7324 4385 #define TIM_SMCR_OCCS_Msk (0x1U << TIM_SMCR_OCCS_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4386 #define TIM_SMCR_OCCS TIM_SMCR_OCCS_Msk /*!< OCREF clear selection */
mbed_official 124:6a4a5b7d7324 4387
mbed_official 124:6a4a5b7d7324 4388 #define TIM_SMCR_TS_Pos (4U)
mbed_official 124:6a4a5b7d7324 4389 #define TIM_SMCR_TS_Msk (0x7U << TIM_SMCR_TS_Pos) /*!< 0x00000070 */
mbed_official 124:6a4a5b7d7324 4390 #define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */
mbed_official 124:6a4a5b7d7324 4391 #define TIM_SMCR_TS_0 (0x1U << TIM_SMCR_TS_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4392 #define TIM_SMCR_TS_1 (0x2U << TIM_SMCR_TS_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4393 #define TIM_SMCR_TS_2 (0x4U << TIM_SMCR_TS_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4394
mbed_official 124:6a4a5b7d7324 4395 #define TIM_SMCR_MSM_Pos (7U)
mbed_official 124:6a4a5b7d7324 4396 #define TIM_SMCR_MSM_Msk (0x1U << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4397 #define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */
mbed_official 124:6a4a5b7d7324 4398
mbed_official 124:6a4a5b7d7324 4399 #define TIM_SMCR_ETF_Pos (8U)
mbed_official 124:6a4a5b7d7324 4400 #define TIM_SMCR_ETF_Msk (0xFU << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */
mbed_official 124:6a4a5b7d7324 4401 #define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */
mbed_official 124:6a4a5b7d7324 4402 #define TIM_SMCR_ETF_0 (0x1U << TIM_SMCR_ETF_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 4403 #define TIM_SMCR_ETF_1 (0x2U << TIM_SMCR_ETF_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 4404 #define TIM_SMCR_ETF_2 (0x4U << TIM_SMCR_ETF_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4405 #define TIM_SMCR_ETF_3 (0x8U << TIM_SMCR_ETF_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4406
mbed_official 124:6a4a5b7d7324 4407 #define TIM_SMCR_ETPS_Pos (12U)
mbed_official 124:6a4a5b7d7324 4408 #define TIM_SMCR_ETPS_Msk (0x3U << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 4409 #define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */
mbed_official 124:6a4a5b7d7324 4410 #define TIM_SMCR_ETPS_0 (0x1U << TIM_SMCR_ETPS_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4411 #define TIM_SMCR_ETPS_1 (0x2U << TIM_SMCR_ETPS_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4412
mbed_official 124:6a4a5b7d7324 4413 #define TIM_SMCR_ECE_Pos (14U)
mbed_official 124:6a4a5b7d7324 4414 #define TIM_SMCR_ECE_Msk (0x1U << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 4415 #define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */
mbed_official 124:6a4a5b7d7324 4416 #define TIM_SMCR_ETP_Pos (15U)
mbed_official 124:6a4a5b7d7324 4417 #define TIM_SMCR_ETP_Msk (0x1U << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 4418 #define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */
bogdanm 0:9b334a45a8ff 4419
bogdanm 0:9b334a45a8ff 4420 /******************* Bit definition for TIM_DIER register ******************/
mbed_official 124:6a4a5b7d7324 4421 #define TIM_DIER_UIE_Pos (0U)
mbed_official 124:6a4a5b7d7324 4422 #define TIM_DIER_UIE_Msk (0x1U << TIM_DIER_UIE_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4423 #define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */
mbed_official 124:6a4a5b7d7324 4424 #define TIM_DIER_CC1IE_Pos (1U)
mbed_official 124:6a4a5b7d7324 4425 #define TIM_DIER_CC1IE_Msk (0x1U << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4426 #define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */
mbed_official 124:6a4a5b7d7324 4427 #define TIM_DIER_CC2IE_Pos (2U)
mbed_official 124:6a4a5b7d7324 4428 #define TIM_DIER_CC2IE_Msk (0x1U << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4429 #define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */
mbed_official 124:6a4a5b7d7324 4430 #define TIM_DIER_CC3IE_Pos (3U)
mbed_official 124:6a4a5b7d7324 4431 #define TIM_DIER_CC3IE_Msk (0x1U << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4432 #define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */
mbed_official 124:6a4a5b7d7324 4433 #define TIM_DIER_CC4IE_Pos (4U)
mbed_official 124:6a4a5b7d7324 4434 #define TIM_DIER_CC4IE_Msk (0x1U << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4435 #define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */
mbed_official 124:6a4a5b7d7324 4436 #define TIM_DIER_COMIE_Pos (5U)
mbed_official 124:6a4a5b7d7324 4437 #define TIM_DIER_COMIE_Msk (0x1U << TIM_DIER_COMIE_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4438 #define TIM_DIER_COMIE TIM_DIER_COMIE_Msk /*!<COM interrupt enable */
mbed_official 124:6a4a5b7d7324 4439 #define TIM_DIER_TIE_Pos (6U)
mbed_official 124:6a4a5b7d7324 4440 #define TIM_DIER_TIE_Msk (0x1U << TIM_DIER_TIE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4441 #define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */
mbed_official 124:6a4a5b7d7324 4442 #define TIM_DIER_BIE_Pos (7U)
mbed_official 124:6a4a5b7d7324 4443 #define TIM_DIER_BIE_Msk (0x1U << TIM_DIER_BIE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4444 #define TIM_DIER_BIE TIM_DIER_BIE_Msk /*!<Break interrupt enable */
mbed_official 124:6a4a5b7d7324 4445 #define TIM_DIER_UDE_Pos (8U)
mbed_official 124:6a4a5b7d7324 4446 #define TIM_DIER_UDE_Msk (0x1U << TIM_DIER_UDE_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 4447 #define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */
mbed_official 124:6a4a5b7d7324 4448 #define TIM_DIER_CC1DE_Pos (9U)
mbed_official 124:6a4a5b7d7324 4449 #define TIM_DIER_CC1DE_Msk (0x1U << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 4450 #define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */
mbed_official 124:6a4a5b7d7324 4451 #define TIM_DIER_CC2DE_Pos (10U)
mbed_official 124:6a4a5b7d7324 4452 #define TIM_DIER_CC2DE_Msk (0x1U << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4453 #define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */
mbed_official 124:6a4a5b7d7324 4454 #define TIM_DIER_CC3DE_Pos (11U)
mbed_official 124:6a4a5b7d7324 4455 #define TIM_DIER_CC3DE_Msk (0x1U << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4456 #define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */
mbed_official 124:6a4a5b7d7324 4457 #define TIM_DIER_CC4DE_Pos (12U)
mbed_official 124:6a4a5b7d7324 4458 #define TIM_DIER_CC4DE_Msk (0x1U << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4459 #define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */
mbed_official 124:6a4a5b7d7324 4460 #define TIM_DIER_COMDE_Pos (13U)
mbed_official 124:6a4a5b7d7324 4461 #define TIM_DIER_COMDE_Msk (0x1U << TIM_DIER_COMDE_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4462 #define TIM_DIER_COMDE TIM_DIER_COMDE_Msk /*!<COM DMA request enable */
mbed_official 124:6a4a5b7d7324 4463 #define TIM_DIER_TDE_Pos (14U)
mbed_official 124:6a4a5b7d7324 4464 #define TIM_DIER_TDE_Msk (0x1U << TIM_DIER_TDE_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 4465 #define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */
bogdanm 0:9b334a45a8ff 4466
bogdanm 0:9b334a45a8ff 4467 /******************** Bit definition for TIM_SR register *******************/
mbed_official 124:6a4a5b7d7324 4468 #define TIM_SR_UIF_Pos (0U)
mbed_official 124:6a4a5b7d7324 4469 #define TIM_SR_UIF_Msk (0x1U << TIM_SR_UIF_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4470 #define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */
mbed_official 124:6a4a5b7d7324 4471 #define TIM_SR_CC1IF_Pos (1U)
mbed_official 124:6a4a5b7d7324 4472 #define TIM_SR_CC1IF_Msk (0x1U << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4473 #define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */
mbed_official 124:6a4a5b7d7324 4474 #define TIM_SR_CC2IF_Pos (2U)
mbed_official 124:6a4a5b7d7324 4475 #define TIM_SR_CC2IF_Msk (0x1U << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4476 #define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */
mbed_official 124:6a4a5b7d7324 4477 #define TIM_SR_CC3IF_Pos (3U)
mbed_official 124:6a4a5b7d7324 4478 #define TIM_SR_CC3IF_Msk (0x1U << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4479 #define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */
mbed_official 124:6a4a5b7d7324 4480 #define TIM_SR_CC4IF_Pos (4U)
mbed_official 124:6a4a5b7d7324 4481 #define TIM_SR_CC4IF_Msk (0x1U << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4482 #define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */
mbed_official 124:6a4a5b7d7324 4483 #define TIM_SR_COMIF_Pos (5U)
mbed_official 124:6a4a5b7d7324 4484 #define TIM_SR_COMIF_Msk (0x1U << TIM_SR_COMIF_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4485 #define TIM_SR_COMIF TIM_SR_COMIF_Msk /*!<COM interrupt Flag */
mbed_official 124:6a4a5b7d7324 4486 #define TIM_SR_TIF_Pos (6U)
mbed_official 124:6a4a5b7d7324 4487 #define TIM_SR_TIF_Msk (0x1U << TIM_SR_TIF_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4488 #define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */
mbed_official 124:6a4a5b7d7324 4489 #define TIM_SR_BIF_Pos (7U)
mbed_official 124:6a4a5b7d7324 4490 #define TIM_SR_BIF_Msk (0x1U << TIM_SR_BIF_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4491 #define TIM_SR_BIF TIM_SR_BIF_Msk /*!<Break interrupt Flag */
mbed_official 124:6a4a5b7d7324 4492 #define TIM_SR_CC1OF_Pos (9U)
mbed_official 124:6a4a5b7d7324 4493 #define TIM_SR_CC1OF_Msk (0x1U << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 4494 #define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */
mbed_official 124:6a4a5b7d7324 4495 #define TIM_SR_CC2OF_Pos (10U)
mbed_official 124:6a4a5b7d7324 4496 #define TIM_SR_CC2OF_Msk (0x1U << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4497 #define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */
mbed_official 124:6a4a5b7d7324 4498 #define TIM_SR_CC3OF_Pos (11U)
mbed_official 124:6a4a5b7d7324 4499 #define TIM_SR_CC3OF_Msk (0x1U << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4500 #define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */
mbed_official 124:6a4a5b7d7324 4501 #define TIM_SR_CC4OF_Pos (12U)
mbed_official 124:6a4a5b7d7324 4502 #define TIM_SR_CC4OF_Msk (0x1U << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4503 #define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */
bogdanm 0:9b334a45a8ff 4504
bogdanm 0:9b334a45a8ff 4505 /******************* Bit definition for TIM_EGR register *******************/
mbed_official 124:6a4a5b7d7324 4506 #define TIM_EGR_UG_Pos (0U)
mbed_official 124:6a4a5b7d7324 4507 #define TIM_EGR_UG_Msk (0x1U << TIM_EGR_UG_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4508 #define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */
mbed_official 124:6a4a5b7d7324 4509 #define TIM_EGR_CC1G_Pos (1U)
mbed_official 124:6a4a5b7d7324 4510 #define TIM_EGR_CC1G_Msk (0x1U << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4511 #define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */
mbed_official 124:6a4a5b7d7324 4512 #define TIM_EGR_CC2G_Pos (2U)
mbed_official 124:6a4a5b7d7324 4513 #define TIM_EGR_CC2G_Msk (0x1U << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4514 #define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */
mbed_official 124:6a4a5b7d7324 4515 #define TIM_EGR_CC3G_Pos (3U)
mbed_official 124:6a4a5b7d7324 4516 #define TIM_EGR_CC3G_Msk (0x1U << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4517 #define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */
mbed_official 124:6a4a5b7d7324 4518 #define TIM_EGR_CC4G_Pos (4U)
mbed_official 124:6a4a5b7d7324 4519 #define TIM_EGR_CC4G_Msk (0x1U << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4520 #define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */
mbed_official 124:6a4a5b7d7324 4521 #define TIM_EGR_COMG_Pos (5U)
mbed_official 124:6a4a5b7d7324 4522 #define TIM_EGR_COMG_Msk (0x1U << TIM_EGR_COMG_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4523 #define TIM_EGR_COMG TIM_EGR_COMG_Msk /*!<Capture/Compare Control Update Generation */
mbed_official 124:6a4a5b7d7324 4524 #define TIM_EGR_TG_Pos (6U)
mbed_official 124:6a4a5b7d7324 4525 #define TIM_EGR_TG_Msk (0x1U << TIM_EGR_TG_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4526 #define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */
mbed_official 124:6a4a5b7d7324 4527 #define TIM_EGR_BG_Pos (7U)
mbed_official 124:6a4a5b7d7324 4528 #define TIM_EGR_BG_Msk (0x1U << TIM_EGR_BG_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4529 #define TIM_EGR_BG TIM_EGR_BG_Msk /*!<Break Generation */
bogdanm 0:9b334a45a8ff 4530
bogdanm 0:9b334a45a8ff 4531 /****************** Bit definition for TIM_CCMR1 register ******************/
mbed_official 124:6a4a5b7d7324 4532 #define TIM_CCMR1_CC1S_Pos (0U)
mbed_official 124:6a4a5b7d7324 4533 #define TIM_CCMR1_CC1S_Msk (0x3U << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */
mbed_official 124:6a4a5b7d7324 4534 #define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
mbed_official 124:6a4a5b7d7324 4535 #define TIM_CCMR1_CC1S_0 (0x1U << TIM_CCMR1_CC1S_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4536 #define TIM_CCMR1_CC1S_1 (0x2U << TIM_CCMR1_CC1S_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4537
mbed_official 124:6a4a5b7d7324 4538 #define TIM_CCMR1_OC1FE_Pos (2U)
mbed_official 124:6a4a5b7d7324 4539 #define TIM_CCMR1_OC1FE_Msk (0x1U << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4540 #define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */
mbed_official 124:6a4a5b7d7324 4541 #define TIM_CCMR1_OC1PE_Pos (3U)
mbed_official 124:6a4a5b7d7324 4542 #define TIM_CCMR1_OC1PE_Msk (0x1U << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4543 #define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */
mbed_official 124:6a4a5b7d7324 4544
mbed_official 124:6a4a5b7d7324 4545 #define TIM_CCMR1_OC1M_Pos (4U)
mbed_official 124:6a4a5b7d7324 4546 #define TIM_CCMR1_OC1M_Msk (0x7U << TIM_CCMR1_OC1M_Pos) /*!< 0x00000070 */
mbed_official 124:6a4a5b7d7324 4547 #define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
mbed_official 124:6a4a5b7d7324 4548 #define TIM_CCMR1_OC1M_0 (0x1U << TIM_CCMR1_OC1M_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4549 #define TIM_CCMR1_OC1M_1 (0x2U << TIM_CCMR1_OC1M_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4550 #define TIM_CCMR1_OC1M_2 (0x4U << TIM_CCMR1_OC1M_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4551
mbed_official 124:6a4a5b7d7324 4552 #define TIM_CCMR1_OC1CE_Pos (7U)
mbed_official 124:6a4a5b7d7324 4553 #define TIM_CCMR1_OC1CE_Msk (0x1U << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4554 #define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1Clear Enable */
mbed_official 124:6a4a5b7d7324 4555
mbed_official 124:6a4a5b7d7324 4556 #define TIM_CCMR1_CC2S_Pos (8U)
mbed_official 124:6a4a5b7d7324 4557 #define TIM_CCMR1_CC2S_Msk (0x3U << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 4558 #define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
mbed_official 124:6a4a5b7d7324 4559 #define TIM_CCMR1_CC2S_0 (0x1U << TIM_CCMR1_CC2S_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 4560 #define TIM_CCMR1_CC2S_1 (0x2U << TIM_CCMR1_CC2S_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 4561
mbed_official 124:6a4a5b7d7324 4562 #define TIM_CCMR1_OC2FE_Pos (10U)
mbed_official 124:6a4a5b7d7324 4563 #define TIM_CCMR1_OC2FE_Msk (0x1U << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4564 #define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */
mbed_official 124:6a4a5b7d7324 4565 #define TIM_CCMR1_OC2PE_Pos (11U)
mbed_official 124:6a4a5b7d7324 4566 #define TIM_CCMR1_OC2PE_Msk (0x1U << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4567 #define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */
mbed_official 124:6a4a5b7d7324 4568
mbed_official 124:6a4a5b7d7324 4569 #define TIM_CCMR1_OC2M_Pos (12U)
mbed_official 124:6a4a5b7d7324 4570 #define TIM_CCMR1_OC2M_Msk (0x7U << TIM_CCMR1_OC2M_Pos) /*!< 0x00007000 */
mbed_official 124:6a4a5b7d7324 4571 #define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
mbed_official 124:6a4a5b7d7324 4572 #define TIM_CCMR1_OC2M_0 (0x1U << TIM_CCMR1_OC2M_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4573 #define TIM_CCMR1_OC2M_1 (0x2U << TIM_CCMR1_OC2M_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4574 #define TIM_CCMR1_OC2M_2 (0x4U << TIM_CCMR1_OC2M_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 4575
mbed_official 124:6a4a5b7d7324 4576 #define TIM_CCMR1_OC2CE_Pos (15U)
mbed_official 124:6a4a5b7d7324 4577 #define TIM_CCMR1_OC2CE_Msk (0x1U << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 4578 #define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */
bogdanm 0:9b334a45a8ff 4579
bogdanm 0:9b334a45a8ff 4580 /*---------------------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 4581
mbed_official 124:6a4a5b7d7324 4582 #define TIM_CCMR1_IC1PSC_Pos (2U)
mbed_official 124:6a4a5b7d7324 4583 #define TIM_CCMR1_IC1PSC_Msk (0x3U << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */
mbed_official 124:6a4a5b7d7324 4584 #define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
mbed_official 124:6a4a5b7d7324 4585 #define TIM_CCMR1_IC1PSC_0 (0x1U << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4586 #define TIM_CCMR1_IC1PSC_1 (0x2U << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4587
mbed_official 124:6a4a5b7d7324 4588 #define TIM_CCMR1_IC1F_Pos (4U)
mbed_official 124:6a4a5b7d7324 4589 #define TIM_CCMR1_IC1F_Msk (0xFU << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */
mbed_official 124:6a4a5b7d7324 4590 #define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
mbed_official 124:6a4a5b7d7324 4591 #define TIM_CCMR1_IC1F_0 (0x1U << TIM_CCMR1_IC1F_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4592 #define TIM_CCMR1_IC1F_1 (0x2U << TIM_CCMR1_IC1F_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4593 #define TIM_CCMR1_IC1F_2 (0x4U << TIM_CCMR1_IC1F_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4594 #define TIM_CCMR1_IC1F_3 (0x8U << TIM_CCMR1_IC1F_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4595
mbed_official 124:6a4a5b7d7324 4596 #define TIM_CCMR1_IC2PSC_Pos (10U)
mbed_official 124:6a4a5b7d7324 4597 #define TIM_CCMR1_IC2PSC_Msk (0x3U << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */
mbed_official 124:6a4a5b7d7324 4598 #define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
mbed_official 124:6a4a5b7d7324 4599 #define TIM_CCMR1_IC2PSC_0 (0x1U << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4600 #define TIM_CCMR1_IC2PSC_1 (0x2U << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4601
mbed_official 124:6a4a5b7d7324 4602 #define TIM_CCMR1_IC2F_Pos (12U)
mbed_official 124:6a4a5b7d7324 4603 #define TIM_CCMR1_IC2F_Msk (0xFU << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */
mbed_official 124:6a4a5b7d7324 4604 #define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
mbed_official 124:6a4a5b7d7324 4605 #define TIM_CCMR1_IC2F_0 (0x1U << TIM_CCMR1_IC2F_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4606 #define TIM_CCMR1_IC2F_1 (0x2U << TIM_CCMR1_IC2F_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4607 #define TIM_CCMR1_IC2F_2 (0x4U << TIM_CCMR1_IC2F_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 4608 #define TIM_CCMR1_IC2F_3 (0x8U << TIM_CCMR1_IC2F_Pos) /*!< 0x00008000 */
bogdanm 0:9b334a45a8ff 4609
bogdanm 0:9b334a45a8ff 4610 /****************** Bit definition for TIM_CCMR2 register ******************/
mbed_official 124:6a4a5b7d7324 4611 #define TIM_CCMR2_CC3S_Pos (0U)
mbed_official 124:6a4a5b7d7324 4612 #define TIM_CCMR2_CC3S_Msk (0x3U << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */
mbed_official 124:6a4a5b7d7324 4613 #define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
mbed_official 124:6a4a5b7d7324 4614 #define TIM_CCMR2_CC3S_0 (0x1U << TIM_CCMR2_CC3S_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4615 #define TIM_CCMR2_CC3S_1 (0x2U << TIM_CCMR2_CC3S_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4616
mbed_official 124:6a4a5b7d7324 4617 #define TIM_CCMR2_OC3FE_Pos (2U)
mbed_official 124:6a4a5b7d7324 4618 #define TIM_CCMR2_OC3FE_Msk (0x1U << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4619 #define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */
mbed_official 124:6a4a5b7d7324 4620 #define TIM_CCMR2_OC3PE_Pos (3U)
mbed_official 124:6a4a5b7d7324 4621 #define TIM_CCMR2_OC3PE_Msk (0x1U << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4622 #define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */
mbed_official 124:6a4a5b7d7324 4623
mbed_official 124:6a4a5b7d7324 4624 #define TIM_CCMR2_OC3M_Pos (4U)
mbed_official 124:6a4a5b7d7324 4625 #define TIM_CCMR2_OC3M_Msk (0x7U << TIM_CCMR2_OC3M_Pos) /*!< 0x00000070 */
mbed_official 124:6a4a5b7d7324 4626 #define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
mbed_official 124:6a4a5b7d7324 4627 #define TIM_CCMR2_OC3M_0 (0x1U << TIM_CCMR2_OC3M_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4628 #define TIM_CCMR2_OC3M_1 (0x2U << TIM_CCMR2_OC3M_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4629 #define TIM_CCMR2_OC3M_2 (0x4U << TIM_CCMR2_OC3M_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4630
mbed_official 124:6a4a5b7d7324 4631 #define TIM_CCMR2_OC3CE_Pos (7U)
mbed_official 124:6a4a5b7d7324 4632 #define TIM_CCMR2_OC3CE_Msk (0x1U << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4633 #define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */
mbed_official 124:6a4a5b7d7324 4634
mbed_official 124:6a4a5b7d7324 4635 #define TIM_CCMR2_CC4S_Pos (8U)
mbed_official 124:6a4a5b7d7324 4636 #define TIM_CCMR2_CC4S_Msk (0x3U << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 4637 #define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
mbed_official 124:6a4a5b7d7324 4638 #define TIM_CCMR2_CC4S_0 (0x1U << TIM_CCMR2_CC4S_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 4639 #define TIM_CCMR2_CC4S_1 (0x2U << TIM_CCMR2_CC4S_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 4640
mbed_official 124:6a4a5b7d7324 4641 #define TIM_CCMR2_OC4FE_Pos (10U)
mbed_official 124:6a4a5b7d7324 4642 #define TIM_CCMR2_OC4FE_Msk (0x1U << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4643 #define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */
mbed_official 124:6a4a5b7d7324 4644 #define TIM_CCMR2_OC4PE_Pos (11U)
mbed_official 124:6a4a5b7d7324 4645 #define TIM_CCMR2_OC4PE_Msk (0x1U << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4646 #define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */
mbed_official 124:6a4a5b7d7324 4647
mbed_official 124:6a4a5b7d7324 4648 #define TIM_CCMR2_OC4M_Pos (12U)
mbed_official 124:6a4a5b7d7324 4649 #define TIM_CCMR2_OC4M_Msk (0x7U << TIM_CCMR2_OC4M_Pos) /*!< 0x00007000 */
mbed_official 124:6a4a5b7d7324 4650 #define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
mbed_official 124:6a4a5b7d7324 4651 #define TIM_CCMR2_OC4M_0 (0x1U << TIM_CCMR2_OC4M_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4652 #define TIM_CCMR2_OC4M_1 (0x2U << TIM_CCMR2_OC4M_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4653 #define TIM_CCMR2_OC4M_2 (0x4U << TIM_CCMR2_OC4M_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 4654
mbed_official 124:6a4a5b7d7324 4655 #define TIM_CCMR2_OC4CE_Pos (15U)
mbed_official 124:6a4a5b7d7324 4656 #define TIM_CCMR2_OC4CE_Msk (0x1U << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 4657 #define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */
bogdanm 0:9b334a45a8ff 4658
bogdanm 0:9b334a45a8ff 4659 /*---------------------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 4660
mbed_official 124:6a4a5b7d7324 4661 #define TIM_CCMR2_IC3PSC_Pos (2U)
mbed_official 124:6a4a5b7d7324 4662 #define TIM_CCMR2_IC3PSC_Msk (0x3U << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */
mbed_official 124:6a4a5b7d7324 4663 #define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
mbed_official 124:6a4a5b7d7324 4664 #define TIM_CCMR2_IC3PSC_0 (0x1U << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4665 #define TIM_CCMR2_IC3PSC_1 (0x2U << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4666
mbed_official 124:6a4a5b7d7324 4667 #define TIM_CCMR2_IC3F_Pos (4U)
mbed_official 124:6a4a5b7d7324 4668 #define TIM_CCMR2_IC3F_Msk (0xFU << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */
mbed_official 124:6a4a5b7d7324 4669 #define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
mbed_official 124:6a4a5b7d7324 4670 #define TIM_CCMR2_IC3F_0 (0x1U << TIM_CCMR2_IC3F_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4671 #define TIM_CCMR2_IC3F_1 (0x2U << TIM_CCMR2_IC3F_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4672 #define TIM_CCMR2_IC3F_2 (0x4U << TIM_CCMR2_IC3F_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4673 #define TIM_CCMR2_IC3F_3 (0x8U << TIM_CCMR2_IC3F_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4674
mbed_official 124:6a4a5b7d7324 4675 #define TIM_CCMR2_IC4PSC_Pos (10U)
mbed_official 124:6a4a5b7d7324 4676 #define TIM_CCMR2_IC4PSC_Msk (0x3U << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */
mbed_official 124:6a4a5b7d7324 4677 #define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
mbed_official 124:6a4a5b7d7324 4678 #define TIM_CCMR2_IC4PSC_0 (0x1U << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4679 #define TIM_CCMR2_IC4PSC_1 (0x2U << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4680
mbed_official 124:6a4a5b7d7324 4681 #define TIM_CCMR2_IC4F_Pos (12U)
mbed_official 124:6a4a5b7d7324 4682 #define TIM_CCMR2_IC4F_Msk (0xFU << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */
mbed_official 124:6a4a5b7d7324 4683 #define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
mbed_official 124:6a4a5b7d7324 4684 #define TIM_CCMR2_IC4F_0 (0x1U << TIM_CCMR2_IC4F_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4685 #define TIM_CCMR2_IC4F_1 (0x2U << TIM_CCMR2_IC4F_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4686 #define TIM_CCMR2_IC4F_2 (0x4U << TIM_CCMR2_IC4F_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 4687 #define TIM_CCMR2_IC4F_3 (0x8U << TIM_CCMR2_IC4F_Pos) /*!< 0x00008000 */
bogdanm 0:9b334a45a8ff 4688
bogdanm 0:9b334a45a8ff 4689 /******************* Bit definition for TIM_CCER register ******************/
mbed_official 124:6a4a5b7d7324 4690 #define TIM_CCER_CC1E_Pos (0U)
mbed_official 124:6a4a5b7d7324 4691 #define TIM_CCER_CC1E_Msk (0x1U << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4692 #define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */
mbed_official 124:6a4a5b7d7324 4693 #define TIM_CCER_CC1P_Pos (1U)
mbed_official 124:6a4a5b7d7324 4694 #define TIM_CCER_CC1P_Msk (0x1U << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4695 #define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */
mbed_official 124:6a4a5b7d7324 4696 #define TIM_CCER_CC1NE_Pos (2U)
mbed_official 124:6a4a5b7d7324 4697 #define TIM_CCER_CC1NE_Msk (0x1U << TIM_CCER_CC1NE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4698 #define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk /*!<Capture/Compare 1 Complementary output enable */
mbed_official 124:6a4a5b7d7324 4699 #define TIM_CCER_CC1NP_Pos (3U)
mbed_official 124:6a4a5b7d7324 4700 #define TIM_CCER_CC1NP_Msk (0x1U << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4701 #define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */
mbed_official 124:6a4a5b7d7324 4702 #define TIM_CCER_CC2E_Pos (4U)
mbed_official 124:6a4a5b7d7324 4703 #define TIM_CCER_CC2E_Msk (0x1U << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4704 #define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */
mbed_official 124:6a4a5b7d7324 4705 #define TIM_CCER_CC2P_Pos (5U)
mbed_official 124:6a4a5b7d7324 4706 #define TIM_CCER_CC2P_Msk (0x1U << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4707 #define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */
mbed_official 124:6a4a5b7d7324 4708 #define TIM_CCER_CC2NE_Pos (6U)
mbed_official 124:6a4a5b7d7324 4709 #define TIM_CCER_CC2NE_Msk (0x1U << TIM_CCER_CC2NE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4710 #define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk /*!<Capture/Compare 2 Complementary output enable */
mbed_official 124:6a4a5b7d7324 4711 #define TIM_CCER_CC2NP_Pos (7U)
mbed_official 124:6a4a5b7d7324 4712 #define TIM_CCER_CC2NP_Msk (0x1U << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4713 #define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */
mbed_official 124:6a4a5b7d7324 4714 #define TIM_CCER_CC3E_Pos (8U)
mbed_official 124:6a4a5b7d7324 4715 #define TIM_CCER_CC3E_Msk (0x1U << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 4716 #define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */
mbed_official 124:6a4a5b7d7324 4717 #define TIM_CCER_CC3P_Pos (9U)
mbed_official 124:6a4a5b7d7324 4718 #define TIM_CCER_CC3P_Msk (0x1U << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 4719 #define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */
mbed_official 124:6a4a5b7d7324 4720 #define TIM_CCER_CC3NE_Pos (10U)
mbed_official 124:6a4a5b7d7324 4721 #define TIM_CCER_CC3NE_Msk (0x1U << TIM_CCER_CC3NE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4722 #define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk /*!<Capture/Compare 3 Complementary output enable */
mbed_official 124:6a4a5b7d7324 4723 #define TIM_CCER_CC3NP_Pos (11U)
mbed_official 124:6a4a5b7d7324 4724 #define TIM_CCER_CC3NP_Msk (0x1U << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4725 #define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */
mbed_official 124:6a4a5b7d7324 4726 #define TIM_CCER_CC4E_Pos (12U)
mbed_official 124:6a4a5b7d7324 4727 #define TIM_CCER_CC4E_Msk (0x1U << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4728 #define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */
mbed_official 124:6a4a5b7d7324 4729 #define TIM_CCER_CC4P_Pos (13U)
mbed_official 124:6a4a5b7d7324 4730 #define TIM_CCER_CC4P_Msk (0x1U << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4731 #define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */
mbed_official 124:6a4a5b7d7324 4732 #define TIM_CCER_CC4NP_Pos (15U)
mbed_official 124:6a4a5b7d7324 4733 #define TIM_CCER_CC4NP_Msk (0x1U << TIM_CCER_CC4NP_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 4734 #define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk /*!<Capture/Compare 4 Complementary output Polarity */
bogdanm 0:9b334a45a8ff 4735
bogdanm 0:9b334a45a8ff 4736 /******************* Bit definition for TIM_CNT register *******************/
mbed_official 124:6a4a5b7d7324 4737 #define TIM_CNT_CNT_Pos (0U)
mbed_official 124:6a4a5b7d7324 4738 #define TIM_CNT_CNT_Msk (0xFFFFFFFFU << TIM_CNT_CNT_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 4739 #define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */
bogdanm 0:9b334a45a8ff 4740
bogdanm 0:9b334a45a8ff 4741 /******************* Bit definition for TIM_PSC register *******************/
mbed_official 124:6a4a5b7d7324 4742 #define TIM_PSC_PSC_Pos (0U)
mbed_official 124:6a4a5b7d7324 4743 #define TIM_PSC_PSC_Msk (0xFFFFU << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4744 #define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */
bogdanm 0:9b334a45a8ff 4745
bogdanm 0:9b334a45a8ff 4746 /******************* Bit definition for TIM_ARR register *******************/
mbed_official 124:6a4a5b7d7324 4747 #define TIM_ARR_ARR_Pos (0U)
mbed_official 124:6a4a5b7d7324 4748 #define TIM_ARR_ARR_Msk (0xFFFFFFFFU << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 4749 #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-reload Value */
bogdanm 0:9b334a45a8ff 4750
bogdanm 0:9b334a45a8ff 4751 /******************* Bit definition for TIM_RCR register *******************/
mbed_official 124:6a4a5b7d7324 4752 #define TIM_RCR_REP_Pos (0U)
mbed_official 124:6a4a5b7d7324 4753 #define TIM_RCR_REP_Msk (0xFFU << TIM_RCR_REP_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 4754 #define TIM_RCR_REP TIM_RCR_REP_Msk /*!<Repetition Counter Value */
bogdanm 0:9b334a45a8ff 4755
bogdanm 0:9b334a45a8ff 4756 /******************* Bit definition for TIM_CCR1 register ******************/
mbed_official 124:6a4a5b7d7324 4757 #define TIM_CCR1_CCR1_Pos (0U)
mbed_official 124:6a4a5b7d7324 4758 #define TIM_CCR1_CCR1_Msk (0xFFFFU << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4759 #define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */
bogdanm 0:9b334a45a8ff 4760
bogdanm 0:9b334a45a8ff 4761 /******************* Bit definition for TIM_CCR2 register ******************/
mbed_official 124:6a4a5b7d7324 4762 #define TIM_CCR2_CCR2_Pos (0U)
mbed_official 124:6a4a5b7d7324 4763 #define TIM_CCR2_CCR2_Msk (0xFFFFU << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4764 #define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */
bogdanm 0:9b334a45a8ff 4765
bogdanm 0:9b334a45a8ff 4766 /******************* Bit definition for TIM_CCR3 register ******************/
mbed_official 124:6a4a5b7d7324 4767 #define TIM_CCR3_CCR3_Pos (0U)
mbed_official 124:6a4a5b7d7324 4768 #define TIM_CCR3_CCR3_Msk (0xFFFFU << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4769 #define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */
bogdanm 0:9b334a45a8ff 4770
bogdanm 0:9b334a45a8ff 4771 /******************* Bit definition for TIM_CCR4 register ******************/
mbed_official 124:6a4a5b7d7324 4772 #define TIM_CCR4_CCR4_Pos (0U)
mbed_official 124:6a4a5b7d7324 4773 #define TIM_CCR4_CCR4_Msk (0xFFFFU << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4774 #define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */
bogdanm 0:9b334a45a8ff 4775
bogdanm 0:9b334a45a8ff 4776 /******************* Bit definition for TIM_BDTR register ******************/
mbed_official 124:6a4a5b7d7324 4777 #define TIM_BDTR_DTG_Pos (0U)
mbed_official 124:6a4a5b7d7324 4778 #define TIM_BDTR_DTG_Msk (0xFFU << TIM_BDTR_DTG_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 4779 #define TIM_BDTR_DTG TIM_BDTR_DTG_Msk /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
mbed_official 124:6a4a5b7d7324 4780 #define TIM_BDTR_DTG_0 (0x01U << TIM_BDTR_DTG_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4781 #define TIM_BDTR_DTG_1 (0x02U << TIM_BDTR_DTG_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4782 #define TIM_BDTR_DTG_2 (0x04U << TIM_BDTR_DTG_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4783 #define TIM_BDTR_DTG_3 (0x08U << TIM_BDTR_DTG_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4784 #define TIM_BDTR_DTG_4 (0x10U << TIM_BDTR_DTG_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4785 #define TIM_BDTR_DTG_5 (0x20U << TIM_BDTR_DTG_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4786 #define TIM_BDTR_DTG_6 (0x40U << TIM_BDTR_DTG_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4787 #define TIM_BDTR_DTG_7 (0x80U << TIM_BDTR_DTG_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4788
mbed_official 124:6a4a5b7d7324 4789 #define TIM_BDTR_LOCK_Pos (8U)
mbed_official 124:6a4a5b7d7324 4790 #define TIM_BDTR_LOCK_Msk (0x3U << TIM_BDTR_LOCK_Pos) /*!< 0x00000300 */
mbed_official 124:6a4a5b7d7324 4791 #define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk /*!<LOCK[1:0] bits (Lock Configuration) */
mbed_official 124:6a4a5b7d7324 4792 #define TIM_BDTR_LOCK_0 (0x1U << TIM_BDTR_LOCK_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 4793 #define TIM_BDTR_LOCK_1 (0x2U << TIM_BDTR_LOCK_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 4794
mbed_official 124:6a4a5b7d7324 4795 #define TIM_BDTR_OSSI_Pos (10U)
mbed_official 124:6a4a5b7d7324 4796 #define TIM_BDTR_OSSI_Msk (0x1U << TIM_BDTR_OSSI_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4797 #define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk /*!<Off-State Selection for Idle mode */
mbed_official 124:6a4a5b7d7324 4798 #define TIM_BDTR_OSSR_Pos (11U)
mbed_official 124:6a4a5b7d7324 4799 #define TIM_BDTR_OSSR_Msk (0x1U << TIM_BDTR_OSSR_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4800 #define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk /*!<Off-State Selection for Run mode */
mbed_official 124:6a4a5b7d7324 4801 #define TIM_BDTR_BKE_Pos (12U)
mbed_official 124:6a4a5b7d7324 4802 #define TIM_BDTR_BKE_Msk (0x1U << TIM_BDTR_BKE_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 4803 #define TIM_BDTR_BKE TIM_BDTR_BKE_Msk /*!<Break enable */
mbed_official 124:6a4a5b7d7324 4804 #define TIM_BDTR_BKP_Pos (13U)
mbed_official 124:6a4a5b7d7324 4805 #define TIM_BDTR_BKP_Msk (0x1U << TIM_BDTR_BKP_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 4806 #define TIM_BDTR_BKP TIM_BDTR_BKP_Msk /*!<Break Polarity */
mbed_official 124:6a4a5b7d7324 4807 #define TIM_BDTR_AOE_Pos (14U)
mbed_official 124:6a4a5b7d7324 4808 #define TIM_BDTR_AOE_Msk (0x1U << TIM_BDTR_AOE_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 4809 #define TIM_BDTR_AOE TIM_BDTR_AOE_Msk /*!<Automatic Output enable */
mbed_official 124:6a4a5b7d7324 4810 #define TIM_BDTR_MOE_Pos (15U)
mbed_official 124:6a4a5b7d7324 4811 #define TIM_BDTR_MOE_Msk (0x1U << TIM_BDTR_MOE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 4812 #define TIM_BDTR_MOE TIM_BDTR_MOE_Msk /*!<Main Output enable */
bogdanm 0:9b334a45a8ff 4813
bogdanm 0:9b334a45a8ff 4814 /******************* Bit definition for TIM_DCR register *******************/
mbed_official 124:6a4a5b7d7324 4815 #define TIM_DCR_DBA_Pos (0U)
mbed_official 124:6a4a5b7d7324 4816 #define TIM_DCR_DBA_Msk (0x1FU << TIM_DCR_DBA_Pos) /*!< 0x0000001F */
mbed_official 124:6a4a5b7d7324 4817 #define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */
mbed_official 124:6a4a5b7d7324 4818 #define TIM_DCR_DBA_0 (0x01U << TIM_DCR_DBA_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4819 #define TIM_DCR_DBA_1 (0x02U << TIM_DCR_DBA_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4820 #define TIM_DCR_DBA_2 (0x04U << TIM_DCR_DBA_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4821 #define TIM_DCR_DBA_3 (0x08U << TIM_DCR_DBA_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4822 #define TIM_DCR_DBA_4 (0x10U << TIM_DCR_DBA_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4823
mbed_official 124:6a4a5b7d7324 4824 #define TIM_DCR_DBL_Pos (8U)
mbed_official 124:6a4a5b7d7324 4825 #define TIM_DCR_DBL_Msk (0x1FU << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */
mbed_official 124:6a4a5b7d7324 4826 #define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */
mbed_official 124:6a4a5b7d7324 4827 #define TIM_DCR_DBL_0 (0x01U << TIM_DCR_DBL_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 4828 #define TIM_DCR_DBL_1 (0x02U << TIM_DCR_DBL_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 4829 #define TIM_DCR_DBL_2 (0x04U << TIM_DCR_DBL_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 4830 #define TIM_DCR_DBL_3 (0x08U << TIM_DCR_DBL_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 4831 #define TIM_DCR_DBL_4 (0x10U << TIM_DCR_DBL_Pos) /*!< 0x00001000 */
bogdanm 0:9b334a45a8ff 4832
bogdanm 0:9b334a45a8ff 4833 /******************* Bit definition for TIM_DMAR register ******************/
mbed_official 124:6a4a5b7d7324 4834 #define TIM_DMAR_DMAB_Pos (0U)
mbed_official 124:6a4a5b7d7324 4835 #define TIM_DMAR_DMAB_Msk (0xFFFFU << TIM_DMAR_DMAB_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4836 #define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */
bogdanm 0:9b334a45a8ff 4837
bogdanm 0:9b334a45a8ff 4838 /******************* Bit definition for TIM_OR register ********************/
bogdanm 0:9b334a45a8ff 4839
bogdanm 0:9b334a45a8ff 4840 /******************************************************************************/
bogdanm 0:9b334a45a8ff 4841 /* */
bogdanm 0:9b334a45a8ff 4842 /* Real-Time Clock */
bogdanm 0:9b334a45a8ff 4843 /* */
bogdanm 0:9b334a45a8ff 4844 /******************************************************************************/
bogdanm 0:9b334a45a8ff 4845
bogdanm 0:9b334a45a8ff 4846 /******************* Bit definition for RTC_CRH register ********************/
mbed_official 124:6a4a5b7d7324 4847 #define RTC_CRH_SECIE_Pos (0U)
mbed_official 124:6a4a5b7d7324 4848 #define RTC_CRH_SECIE_Msk (0x1U << RTC_CRH_SECIE_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4849 #define RTC_CRH_SECIE RTC_CRH_SECIE_Msk /*!< Second Interrupt Enable */
mbed_official 124:6a4a5b7d7324 4850 #define RTC_CRH_ALRIE_Pos (1U)
mbed_official 124:6a4a5b7d7324 4851 #define RTC_CRH_ALRIE_Msk (0x1U << RTC_CRH_ALRIE_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4852 #define RTC_CRH_ALRIE RTC_CRH_ALRIE_Msk /*!< Alarm Interrupt Enable */
mbed_official 124:6a4a5b7d7324 4853 #define RTC_CRH_OWIE_Pos (2U)
mbed_official 124:6a4a5b7d7324 4854 #define RTC_CRH_OWIE_Msk (0x1U << RTC_CRH_OWIE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4855 #define RTC_CRH_OWIE RTC_CRH_OWIE_Msk /*!< OverfloW Interrupt Enable */
bogdanm 0:9b334a45a8ff 4856
bogdanm 0:9b334a45a8ff 4857 /******************* Bit definition for RTC_CRL register ********************/
mbed_official 124:6a4a5b7d7324 4858 #define RTC_CRL_SECF_Pos (0U)
mbed_official 124:6a4a5b7d7324 4859 #define RTC_CRL_SECF_Msk (0x1U << RTC_CRL_SECF_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4860 #define RTC_CRL_SECF RTC_CRL_SECF_Msk /*!< Second Flag */
mbed_official 124:6a4a5b7d7324 4861 #define RTC_CRL_ALRF_Pos (1U)
mbed_official 124:6a4a5b7d7324 4862 #define RTC_CRL_ALRF_Msk (0x1U << RTC_CRL_ALRF_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4863 #define RTC_CRL_ALRF RTC_CRL_ALRF_Msk /*!< Alarm Flag */
mbed_official 124:6a4a5b7d7324 4864 #define RTC_CRL_OWF_Pos (2U)
mbed_official 124:6a4a5b7d7324 4865 #define RTC_CRL_OWF_Msk (0x1U << RTC_CRL_OWF_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4866 #define RTC_CRL_OWF RTC_CRL_OWF_Msk /*!< OverfloW Flag */
mbed_official 124:6a4a5b7d7324 4867 #define RTC_CRL_RSF_Pos (3U)
mbed_official 124:6a4a5b7d7324 4868 #define RTC_CRL_RSF_Msk (0x1U << RTC_CRL_RSF_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4869 #define RTC_CRL_RSF RTC_CRL_RSF_Msk /*!< Registers Synchronized Flag */
mbed_official 124:6a4a5b7d7324 4870 #define RTC_CRL_CNF_Pos (4U)
mbed_official 124:6a4a5b7d7324 4871 #define RTC_CRL_CNF_Msk (0x1U << RTC_CRL_CNF_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4872 #define RTC_CRL_CNF RTC_CRL_CNF_Msk /*!< Configuration Flag */
mbed_official 124:6a4a5b7d7324 4873 #define RTC_CRL_RTOFF_Pos (5U)
mbed_official 124:6a4a5b7d7324 4874 #define RTC_CRL_RTOFF_Msk (0x1U << RTC_CRL_RTOFF_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4875 #define RTC_CRL_RTOFF RTC_CRL_RTOFF_Msk /*!< RTC operation OFF */
bogdanm 0:9b334a45a8ff 4876
bogdanm 0:9b334a45a8ff 4877 /******************* Bit definition for RTC_PRLH register *******************/
mbed_official 124:6a4a5b7d7324 4878 #define RTC_PRLH_PRL_Pos (0U)
mbed_official 124:6a4a5b7d7324 4879 #define RTC_PRLH_PRL_Msk (0xFU << RTC_PRLH_PRL_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 4880 #define RTC_PRLH_PRL RTC_PRLH_PRL_Msk /*!< RTC Prescaler Reload Value High */
bogdanm 0:9b334a45a8ff 4881
bogdanm 0:9b334a45a8ff 4882 /******************* Bit definition for RTC_PRLL register *******************/
mbed_official 124:6a4a5b7d7324 4883 #define RTC_PRLL_PRL_Pos (0U)
mbed_official 124:6a4a5b7d7324 4884 #define RTC_PRLL_PRL_Msk (0xFFFFU << RTC_PRLL_PRL_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4885 #define RTC_PRLL_PRL RTC_PRLL_PRL_Msk /*!< RTC Prescaler Reload Value Low */
bogdanm 0:9b334a45a8ff 4886
bogdanm 0:9b334a45a8ff 4887 /******************* Bit definition for RTC_DIVH register *******************/
mbed_official 124:6a4a5b7d7324 4888 #define RTC_DIVH_RTC_DIV_Pos (0U)
mbed_official 124:6a4a5b7d7324 4889 #define RTC_DIVH_RTC_DIV_Msk (0xFU << RTC_DIVH_RTC_DIV_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 4890 #define RTC_DIVH_RTC_DIV RTC_DIVH_RTC_DIV_Msk /*!< RTC Clock Divider High */
bogdanm 0:9b334a45a8ff 4891
bogdanm 0:9b334a45a8ff 4892 /******************* Bit definition for RTC_DIVL register *******************/
mbed_official 124:6a4a5b7d7324 4893 #define RTC_DIVL_RTC_DIV_Pos (0U)
mbed_official 124:6a4a5b7d7324 4894 #define RTC_DIVL_RTC_DIV_Msk (0xFFFFU << RTC_DIVL_RTC_DIV_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4895 #define RTC_DIVL_RTC_DIV RTC_DIVL_RTC_DIV_Msk /*!< RTC Clock Divider Low */
bogdanm 0:9b334a45a8ff 4896
bogdanm 0:9b334a45a8ff 4897 /******************* Bit definition for RTC_CNTH register *******************/
mbed_official 124:6a4a5b7d7324 4898 #define RTC_CNTH_RTC_CNT_Pos (0U)
mbed_official 124:6a4a5b7d7324 4899 #define RTC_CNTH_RTC_CNT_Msk (0xFFFFU << RTC_CNTH_RTC_CNT_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4900 #define RTC_CNTH_RTC_CNT RTC_CNTH_RTC_CNT_Msk /*!< RTC Counter High */
bogdanm 0:9b334a45a8ff 4901
bogdanm 0:9b334a45a8ff 4902 /******************* Bit definition for RTC_CNTL register *******************/
mbed_official 124:6a4a5b7d7324 4903 #define RTC_CNTL_RTC_CNT_Pos (0U)
mbed_official 124:6a4a5b7d7324 4904 #define RTC_CNTL_RTC_CNT_Msk (0xFFFFU << RTC_CNTL_RTC_CNT_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4905 #define RTC_CNTL_RTC_CNT RTC_CNTL_RTC_CNT_Msk /*!< RTC Counter Low */
bogdanm 0:9b334a45a8ff 4906
bogdanm 0:9b334a45a8ff 4907 /******************* Bit definition for RTC_ALRH register *******************/
mbed_official 124:6a4a5b7d7324 4908 #define RTC_ALRH_RTC_ALR_Pos (0U)
mbed_official 124:6a4a5b7d7324 4909 #define RTC_ALRH_RTC_ALR_Msk (0xFFFFU << RTC_ALRH_RTC_ALR_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4910 #define RTC_ALRH_RTC_ALR RTC_ALRH_RTC_ALR_Msk /*!< RTC Alarm High */
bogdanm 0:9b334a45a8ff 4911
bogdanm 0:9b334a45a8ff 4912 /******************* Bit definition for RTC_ALRL register *******************/
mbed_official 124:6a4a5b7d7324 4913 #define RTC_ALRL_RTC_ALR_Pos (0U)
mbed_official 124:6a4a5b7d7324 4914 #define RTC_ALRL_RTC_ALR_Msk (0xFFFFU << RTC_ALRL_RTC_ALR_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4915 #define RTC_ALRL_RTC_ALR RTC_ALRL_RTC_ALR_Msk /*!< RTC Alarm Low */
bogdanm 0:9b334a45a8ff 4916
bogdanm 0:9b334a45a8ff 4917 /******************************************************************************/
bogdanm 0:9b334a45a8ff 4918 /* */
bogdanm 0:9b334a45a8ff 4919 /* Independent WATCHDOG (IWDG) */
bogdanm 0:9b334a45a8ff 4920 /* */
bogdanm 0:9b334a45a8ff 4921 /******************************************************************************/
bogdanm 0:9b334a45a8ff 4922
bogdanm 0:9b334a45a8ff 4923 /******************* Bit definition for IWDG_KR register ********************/
mbed_official 124:6a4a5b7d7324 4924 #define IWDG_KR_KEY_Pos (0U)
mbed_official 124:6a4a5b7d7324 4925 #define IWDG_KR_KEY_Msk (0xFFFFU << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 4926 #define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!< Key value (write only, read 0000h) */
bogdanm 0:9b334a45a8ff 4927
bogdanm 0:9b334a45a8ff 4928 /******************* Bit definition for IWDG_PR register ********************/
mbed_official 124:6a4a5b7d7324 4929 #define IWDG_PR_PR_Pos (0U)
mbed_official 124:6a4a5b7d7324 4930 #define IWDG_PR_PR_Msk (0x7U << IWDG_PR_PR_Pos) /*!< 0x00000007 */
mbed_official 124:6a4a5b7d7324 4931 #define IWDG_PR_PR IWDG_PR_PR_Msk /*!< PR[2:0] (Prescaler divider) */
mbed_official 124:6a4a5b7d7324 4932 #define IWDG_PR_PR_0 (0x1U << IWDG_PR_PR_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4933 #define IWDG_PR_PR_1 (0x2U << IWDG_PR_PR_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4934 #define IWDG_PR_PR_2 (0x4U << IWDG_PR_PR_Pos) /*!< 0x00000004 */
bogdanm 0:9b334a45a8ff 4935
bogdanm 0:9b334a45a8ff 4936 /******************* Bit definition for IWDG_RLR register *******************/
mbed_official 124:6a4a5b7d7324 4937 #define IWDG_RLR_RL_Pos (0U)
mbed_official 124:6a4a5b7d7324 4938 #define IWDG_RLR_RL_Msk (0xFFFU << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */
mbed_official 124:6a4a5b7d7324 4939 #define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!< Watchdog counter reload value */
bogdanm 0:9b334a45a8ff 4940
bogdanm 0:9b334a45a8ff 4941 /******************* Bit definition for IWDG_SR register ********************/
mbed_official 124:6a4a5b7d7324 4942 #define IWDG_SR_PVU_Pos (0U)
mbed_official 124:6a4a5b7d7324 4943 #define IWDG_SR_PVU_Msk (0x1U << IWDG_SR_PVU_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4944 #define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!< Watchdog prescaler value update */
mbed_official 124:6a4a5b7d7324 4945 #define IWDG_SR_RVU_Pos (1U)
mbed_official 124:6a4a5b7d7324 4946 #define IWDG_SR_RVU_Msk (0x1U << IWDG_SR_RVU_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4947 #define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!< Watchdog counter reload value update */
bogdanm 0:9b334a45a8ff 4948
bogdanm 0:9b334a45a8ff 4949 /******************************************************************************/
bogdanm 0:9b334a45a8ff 4950 /* */
mbed_official 124:6a4a5b7d7324 4951 /* Window WATCHDOG (WWDG) */
bogdanm 0:9b334a45a8ff 4952 /* */
bogdanm 0:9b334a45a8ff 4953 /******************************************************************************/
bogdanm 0:9b334a45a8ff 4954
bogdanm 0:9b334a45a8ff 4955 /******************* Bit definition for WWDG_CR register ********************/
mbed_official 124:6a4a5b7d7324 4956 #define WWDG_CR_T_Pos (0U)
mbed_official 124:6a4a5b7d7324 4957 #define WWDG_CR_T_Msk (0x7FU << WWDG_CR_T_Pos) /*!< 0x0000007F */
mbed_official 124:6a4a5b7d7324 4958 #define WWDG_CR_T WWDG_CR_T_Msk /*!< T[6:0] bits (7-Bit counter (MSB to LSB)) */
mbed_official 124:6a4a5b7d7324 4959 #define WWDG_CR_T_0 (0x01U << WWDG_CR_T_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4960 #define WWDG_CR_T_1 (0x02U << WWDG_CR_T_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4961 #define WWDG_CR_T_2 (0x04U << WWDG_CR_T_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4962 #define WWDG_CR_T_3 (0x08U << WWDG_CR_T_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4963 #define WWDG_CR_T_4 (0x10U << WWDG_CR_T_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4964 #define WWDG_CR_T_5 (0x20U << WWDG_CR_T_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4965 #define WWDG_CR_T_6 (0x40U << WWDG_CR_T_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4966
mbed_official 124:6a4a5b7d7324 4967 /* Legacy defines */
mbed_official 124:6a4a5b7d7324 4968 #define WWDG_CR_T0 WWDG_CR_T_0
mbed_official 124:6a4a5b7d7324 4969 #define WWDG_CR_T1 WWDG_CR_T_1
mbed_official 124:6a4a5b7d7324 4970 #define WWDG_CR_T2 WWDG_CR_T_2
mbed_official 124:6a4a5b7d7324 4971 #define WWDG_CR_T3 WWDG_CR_T_3
mbed_official 124:6a4a5b7d7324 4972 #define WWDG_CR_T4 WWDG_CR_T_4
mbed_official 124:6a4a5b7d7324 4973 #define WWDG_CR_T5 WWDG_CR_T_5
mbed_official 124:6a4a5b7d7324 4974 #define WWDG_CR_T6 WWDG_CR_T_6
mbed_official 124:6a4a5b7d7324 4975
mbed_official 124:6a4a5b7d7324 4976 #define WWDG_CR_WDGA_Pos (7U)
mbed_official 124:6a4a5b7d7324 4977 #define WWDG_CR_WDGA_Msk (0x1U << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 4978 #define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!< Activation bit */
bogdanm 0:9b334a45a8ff 4979
bogdanm 0:9b334a45a8ff 4980 /******************* Bit definition for WWDG_CFR register *******************/
mbed_official 124:6a4a5b7d7324 4981 #define WWDG_CFR_W_Pos (0U)
mbed_official 124:6a4a5b7d7324 4982 #define WWDG_CFR_W_Msk (0x7FU << WWDG_CFR_W_Pos) /*!< 0x0000007F */
mbed_official 124:6a4a5b7d7324 4983 #define WWDG_CFR_W WWDG_CFR_W_Msk /*!< W[6:0] bits (7-bit window value) */
mbed_official 124:6a4a5b7d7324 4984 #define WWDG_CFR_W_0 (0x01U << WWDG_CFR_W_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 4985 #define WWDG_CFR_W_1 (0x02U << WWDG_CFR_W_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 4986 #define WWDG_CFR_W_2 (0x04U << WWDG_CFR_W_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 4987 #define WWDG_CFR_W_3 (0x08U << WWDG_CFR_W_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 4988 #define WWDG_CFR_W_4 (0x10U << WWDG_CFR_W_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 4989 #define WWDG_CFR_W_5 (0x20U << WWDG_CFR_W_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 4990 #define WWDG_CFR_W_6 (0x40U << WWDG_CFR_W_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 4991
mbed_official 124:6a4a5b7d7324 4992 /* Legacy defines */
mbed_official 124:6a4a5b7d7324 4993 #define WWDG_CFR_W0 WWDG_CFR_W_0
mbed_official 124:6a4a5b7d7324 4994 #define WWDG_CFR_W1 WWDG_CFR_W_1
mbed_official 124:6a4a5b7d7324 4995 #define WWDG_CFR_W2 WWDG_CFR_W_2
mbed_official 124:6a4a5b7d7324 4996 #define WWDG_CFR_W3 WWDG_CFR_W_3
mbed_official 124:6a4a5b7d7324 4997 #define WWDG_CFR_W4 WWDG_CFR_W_4
mbed_official 124:6a4a5b7d7324 4998 #define WWDG_CFR_W5 WWDG_CFR_W_5
mbed_official 124:6a4a5b7d7324 4999 #define WWDG_CFR_W6 WWDG_CFR_W_6
mbed_official 124:6a4a5b7d7324 5000
mbed_official 124:6a4a5b7d7324 5001 #define WWDG_CFR_WDGTB_Pos (7U)
mbed_official 124:6a4a5b7d7324 5002 #define WWDG_CFR_WDGTB_Msk (0x3U << WWDG_CFR_WDGTB_Pos) /*!< 0x00000180 */
mbed_official 124:6a4a5b7d7324 5003 #define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!< WDGTB[1:0] bits (Timer Base) */
mbed_official 124:6a4a5b7d7324 5004 #define WWDG_CFR_WDGTB_0 (0x1U << WWDG_CFR_WDGTB_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5005 #define WWDG_CFR_WDGTB_1 (0x2U << WWDG_CFR_WDGTB_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5006
mbed_official 124:6a4a5b7d7324 5007 /* Legacy defines */
mbed_official 124:6a4a5b7d7324 5008 #define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
mbed_official 124:6a4a5b7d7324 5009 #define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
mbed_official 124:6a4a5b7d7324 5010
mbed_official 124:6a4a5b7d7324 5011 #define WWDG_CFR_EWI_Pos (9U)
mbed_official 124:6a4a5b7d7324 5012 #define WWDG_CFR_EWI_Msk (0x1U << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5013 #define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!< Early Wakeup Interrupt */
bogdanm 0:9b334a45a8ff 5014
bogdanm 0:9b334a45a8ff 5015 /******************* Bit definition for WWDG_SR register ********************/
mbed_official 124:6a4a5b7d7324 5016 #define WWDG_SR_EWIF_Pos (0U)
mbed_official 124:6a4a5b7d7324 5017 #define WWDG_SR_EWIF_Msk (0x1U << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 5018 #define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!< Early Wakeup Interrupt Flag */
bogdanm 0:9b334a45a8ff 5019
bogdanm 0:9b334a45a8ff 5020
bogdanm 0:9b334a45a8ff 5021 /******************************************************************************/
bogdanm 0:9b334a45a8ff 5022 /* */
bogdanm 0:9b334a45a8ff 5023 /* SD host Interface */
bogdanm 0:9b334a45a8ff 5024 /* */
bogdanm 0:9b334a45a8ff 5025 /******************************************************************************/
bogdanm 0:9b334a45a8ff 5026
bogdanm 0:9b334a45a8ff 5027 /****************** Bit definition for SDIO_POWER register ******************/
mbed_official 124:6a4a5b7d7324 5028 #define SDIO_POWER_PWRCTRL_Pos (0U)
mbed_official 124:6a4a5b7d7324 5029 #define SDIO_POWER_PWRCTRL_Msk (0x3U << SDIO_POWER_PWRCTRL_Pos) /*!< 0x00000003 */
mbed_official 124:6a4a5b7d7324 5030 #define SDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk /*!< PWRCTRL[1:0] bits (Power supply control bits) */
mbed_official 124:6a4a5b7d7324 5031 #define SDIO_POWER_PWRCTRL_0 (0x1U << SDIO_POWER_PWRCTRL_Pos) /*!< 0x01 */
mbed_official 124:6a4a5b7d7324 5032 #define SDIO_POWER_PWRCTRL_1 (0x2U << SDIO_POWER_PWRCTRL_Pos) /*!< 0x02 */
bogdanm 0:9b334a45a8ff 5033
bogdanm 0:9b334a45a8ff 5034 /****************** Bit definition for SDIO_CLKCR register ******************/
mbed_official 124:6a4a5b7d7324 5035 #define SDIO_CLKCR_CLKDIV_Pos (0U)
mbed_official 124:6a4a5b7d7324 5036 #define SDIO_CLKCR_CLKDIV_Msk (0xFFU << SDIO_CLKCR_CLKDIV_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 5037 #define SDIO_CLKCR_CLKDIV SDIO_CLKCR_CLKDIV_Msk /*!< Clock divide factor */
mbed_official 124:6a4a5b7d7324 5038 #define SDIO_CLKCR_CLKEN_Pos (8U)
mbed_official 124:6a4a5b7d7324 5039 #define SDIO_CLKCR_CLKEN_Msk (0x1U << SDIO_CLKCR_CLKEN_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5040 #define SDIO_CLKCR_CLKEN SDIO_CLKCR_CLKEN_Msk /*!< Clock enable bit */
mbed_official 124:6a4a5b7d7324 5041 #define SDIO_CLKCR_PWRSAV_Pos (9U)
mbed_official 124:6a4a5b7d7324 5042 #define SDIO_CLKCR_PWRSAV_Msk (0x1U << SDIO_CLKCR_PWRSAV_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5043 #define SDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk /*!< Power saving configuration bit */
mbed_official 124:6a4a5b7d7324 5044 #define SDIO_CLKCR_BYPASS_Pos (10U)
mbed_official 124:6a4a5b7d7324 5045 #define SDIO_CLKCR_BYPASS_Msk (0x1U << SDIO_CLKCR_BYPASS_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5046 #define SDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk /*!< Clock divider bypass enable bit */
mbed_official 124:6a4a5b7d7324 5047
mbed_official 124:6a4a5b7d7324 5048 #define SDIO_CLKCR_WIDBUS_Pos (11U)
mbed_official 124:6a4a5b7d7324 5049 #define SDIO_CLKCR_WIDBUS_Msk (0x3U << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x00001800 */
mbed_official 124:6a4a5b7d7324 5050 #define SDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk /*!< WIDBUS[1:0] bits (Wide bus mode enable bit) */
mbed_official 124:6a4a5b7d7324 5051 #define SDIO_CLKCR_WIDBUS_0 (0x1U << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x0800 */
mbed_official 124:6a4a5b7d7324 5052 #define SDIO_CLKCR_WIDBUS_1 (0x2U << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x1000 */
mbed_official 124:6a4a5b7d7324 5053
mbed_official 124:6a4a5b7d7324 5054 #define SDIO_CLKCR_NEGEDGE_Pos (13U)
mbed_official 124:6a4a5b7d7324 5055 #define SDIO_CLKCR_NEGEDGE_Msk (0x1U << SDIO_CLKCR_NEGEDGE_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5056 #define SDIO_CLKCR_NEGEDGE SDIO_CLKCR_NEGEDGE_Msk /*!< SDIO_CK dephasing selection bit */
mbed_official 124:6a4a5b7d7324 5057 #define SDIO_CLKCR_HWFC_EN_Pos (14U)
mbed_official 124:6a4a5b7d7324 5058 #define SDIO_CLKCR_HWFC_EN_Msk (0x1U << SDIO_CLKCR_HWFC_EN_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5059 #define SDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk /*!< HW Flow Control enable */
bogdanm 0:9b334a45a8ff 5060
bogdanm 0:9b334a45a8ff 5061 /******************* Bit definition for SDIO_ARG register *******************/
mbed_official 124:6a4a5b7d7324 5062 #define SDIO_ARG_CMDARG_Pos (0U)
mbed_official 124:6a4a5b7d7324 5063 #define SDIO_ARG_CMDARG_Msk (0xFFFFFFFFU << SDIO_ARG_CMDARG_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 5064 #define SDIO_ARG_CMDARG SDIO_ARG_CMDARG_Msk /*!< Command argument */
bogdanm 0:9b334a45a8ff 5065
bogdanm 0:9b334a45a8ff 5066 /******************* Bit definition for SDIO_CMD register *******************/
mbed_official 124:6a4a5b7d7324 5067 #define SDIO_CMD_CMDINDEX_Pos (0U)
mbed_official 124:6a4a5b7d7324 5068 #define SDIO_CMD_CMDINDEX_Msk (0x3FU << SDIO_CMD_CMDINDEX_Pos) /*!< 0x0000003F */
mbed_official 124:6a4a5b7d7324 5069 #define SDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk /*!< Command Index */
mbed_official 124:6a4a5b7d7324 5070
mbed_official 124:6a4a5b7d7324 5071 #define SDIO_CMD_WAITRESP_Pos (6U)
mbed_official 124:6a4a5b7d7324 5072 #define SDIO_CMD_WAITRESP_Msk (0x3U << SDIO_CMD_WAITRESP_Pos) /*!< 0x000000C0 */
mbed_official 124:6a4a5b7d7324 5073 #define SDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk /*!< WAITRESP[1:0] bits (Wait for response bits) */
mbed_official 124:6a4a5b7d7324 5074 #define SDIO_CMD_WAITRESP_0 (0x1U << SDIO_CMD_WAITRESP_Pos) /*!< 0x0040 */
mbed_official 124:6a4a5b7d7324 5075 #define SDIO_CMD_WAITRESP_1 (0x2U << SDIO_CMD_WAITRESP_Pos) /*!< 0x0080 */
mbed_official 124:6a4a5b7d7324 5076
mbed_official 124:6a4a5b7d7324 5077 #define SDIO_CMD_WAITINT_Pos (8U)
mbed_official 124:6a4a5b7d7324 5078 #define SDIO_CMD_WAITINT_Msk (0x1U << SDIO_CMD_WAITINT_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5079 #define SDIO_CMD_WAITINT SDIO_CMD_WAITINT_Msk /*!< CPSM Waits for Interrupt Request */
mbed_official 124:6a4a5b7d7324 5080 #define SDIO_CMD_WAITPEND_Pos (9U)
mbed_official 124:6a4a5b7d7324 5081 #define SDIO_CMD_WAITPEND_Msk (0x1U << SDIO_CMD_WAITPEND_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5082 #define SDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk /*!< CPSM Waits for ends of data transfer (CmdPend internal signal) */
mbed_official 124:6a4a5b7d7324 5083 #define SDIO_CMD_CPSMEN_Pos (10U)
mbed_official 124:6a4a5b7d7324 5084 #define SDIO_CMD_CPSMEN_Msk (0x1U << SDIO_CMD_CPSMEN_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5085 #define SDIO_CMD_CPSMEN SDIO_CMD_CPSMEN_Msk /*!< Command path state machine (CPSM) Enable bit */
mbed_official 124:6a4a5b7d7324 5086 #define SDIO_CMD_SDIOSUSPEND_Pos (11U)
mbed_official 124:6a4a5b7d7324 5087 #define SDIO_CMD_SDIOSUSPEND_Msk (0x1U << SDIO_CMD_SDIOSUSPEND_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5088 #define SDIO_CMD_SDIOSUSPEND SDIO_CMD_SDIOSUSPEND_Msk /*!< SD I/O suspend command */
mbed_official 124:6a4a5b7d7324 5089 #define SDIO_CMD_ENCMDCOMPL_Pos (12U)
mbed_official 124:6a4a5b7d7324 5090 #define SDIO_CMD_ENCMDCOMPL_Msk (0x1U << SDIO_CMD_ENCMDCOMPL_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 5091 #define SDIO_CMD_ENCMDCOMPL SDIO_CMD_ENCMDCOMPL_Msk /*!< Enable CMD completion */
mbed_official 124:6a4a5b7d7324 5092 #define SDIO_CMD_NIEN_Pos (13U)
mbed_official 124:6a4a5b7d7324 5093 #define SDIO_CMD_NIEN_Msk (0x1U << SDIO_CMD_NIEN_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5094 #define SDIO_CMD_NIEN SDIO_CMD_NIEN_Msk /*!< Not Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5095 #define SDIO_CMD_CEATACMD_Pos (14U)
mbed_official 124:6a4a5b7d7324 5096 #define SDIO_CMD_CEATACMD_Msk (0x1U << SDIO_CMD_CEATACMD_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5097 #define SDIO_CMD_CEATACMD SDIO_CMD_CEATACMD_Msk /*!< CE-ATA command */
bogdanm 0:9b334a45a8ff 5098
bogdanm 0:9b334a45a8ff 5099 /***************** Bit definition for SDIO_RESPCMD register *****************/
mbed_official 124:6a4a5b7d7324 5100 #define SDIO_RESPCMD_RESPCMD_Pos (0U)
mbed_official 124:6a4a5b7d7324 5101 #define SDIO_RESPCMD_RESPCMD_Msk (0x3FU << SDIO_RESPCMD_RESPCMD_Pos) /*!< 0x0000003F */
mbed_official 124:6a4a5b7d7324 5102 #define SDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk /*!< Response command index */
bogdanm 0:9b334a45a8ff 5103
bogdanm 0:9b334a45a8ff 5104 /****************** Bit definition for SDIO_RESP0 register ******************/
mbed_official 124:6a4a5b7d7324 5105 #define SDIO_RESP0_CARDSTATUS0_Pos (0U)
mbed_official 124:6a4a5b7d7324 5106 #define SDIO_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFU << SDIO_RESP0_CARDSTATUS0_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 5107 #define SDIO_RESP0_CARDSTATUS0 SDIO_RESP0_CARDSTATUS0_Msk /*!< Card Status */
bogdanm 0:9b334a45a8ff 5108
bogdanm 0:9b334a45a8ff 5109 /****************** Bit definition for SDIO_RESP1 register ******************/
mbed_official 124:6a4a5b7d7324 5110 #define SDIO_RESP1_CARDSTATUS1_Pos (0U)
mbed_official 124:6a4a5b7d7324 5111 #define SDIO_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFU << SDIO_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 5112 #define SDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk /*!< Card Status */
bogdanm 0:9b334a45a8ff 5113
bogdanm 0:9b334a45a8ff 5114 /****************** Bit definition for SDIO_RESP2 register ******************/
mbed_official 124:6a4a5b7d7324 5115 #define SDIO_RESP2_CARDSTATUS2_Pos (0U)
mbed_official 124:6a4a5b7d7324 5116 #define SDIO_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFU << SDIO_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 5117 #define SDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk /*!< Card Status */
bogdanm 0:9b334a45a8ff 5118
bogdanm 0:9b334a45a8ff 5119 /****************** Bit definition for SDIO_RESP3 register ******************/
mbed_official 124:6a4a5b7d7324 5120 #define SDIO_RESP3_CARDSTATUS3_Pos (0U)
mbed_official 124:6a4a5b7d7324 5121 #define SDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFU << SDIO_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 5122 #define SDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk /*!< Card Status */
bogdanm 0:9b334a45a8ff 5123
bogdanm 0:9b334a45a8ff 5124 /****************** Bit definition for SDIO_RESP4 register ******************/
mbed_official 124:6a4a5b7d7324 5125 #define SDIO_RESP4_CARDSTATUS4_Pos (0U)
mbed_official 124:6a4a5b7d7324 5126 #define SDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFU << SDIO_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 5127 #define SDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk /*!< Card Status */
bogdanm 0:9b334a45a8ff 5128
bogdanm 0:9b334a45a8ff 5129 /****************** Bit definition for SDIO_DTIMER register *****************/
mbed_official 124:6a4a5b7d7324 5130 #define SDIO_DTIMER_DATATIME_Pos (0U)
mbed_official 124:6a4a5b7d7324 5131 #define SDIO_DTIMER_DATATIME_Msk (0xFFFFFFFFU << SDIO_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 5132 #define SDIO_DTIMER_DATATIME SDIO_DTIMER_DATATIME_Msk /*!< Data timeout period. */
bogdanm 0:9b334a45a8ff 5133
bogdanm 0:9b334a45a8ff 5134 /****************** Bit definition for SDIO_DLEN register *******************/
mbed_official 124:6a4a5b7d7324 5135 #define SDIO_DLEN_DATALENGTH_Pos (0U)
mbed_official 124:6a4a5b7d7324 5136 #define SDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFU << SDIO_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */
mbed_official 124:6a4a5b7d7324 5137 #define SDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk /*!< Data length value */
bogdanm 0:9b334a45a8ff 5138
bogdanm 0:9b334a45a8ff 5139 /****************** Bit definition for SDIO_DCTRL register ******************/
mbed_official 124:6a4a5b7d7324 5140 #define SDIO_DCTRL_DTEN_Pos (0U)
mbed_official 124:6a4a5b7d7324 5141 #define SDIO_DCTRL_DTEN_Msk (0x1U << SDIO_DCTRL_DTEN_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 5142 #define SDIO_DCTRL_DTEN SDIO_DCTRL_DTEN_Msk /*!< Data transfer enabled bit */
mbed_official 124:6a4a5b7d7324 5143 #define SDIO_DCTRL_DTDIR_Pos (1U)
mbed_official 124:6a4a5b7d7324 5144 #define SDIO_DCTRL_DTDIR_Msk (0x1U << SDIO_DCTRL_DTDIR_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 5145 #define SDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk /*!< Data transfer direction selection */
mbed_official 124:6a4a5b7d7324 5146 #define SDIO_DCTRL_DTMODE_Pos (2U)
mbed_official 124:6a4a5b7d7324 5147 #define SDIO_DCTRL_DTMODE_Msk (0x1U << SDIO_DCTRL_DTMODE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 5148 #define SDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk /*!< Data transfer mode selection */
mbed_official 124:6a4a5b7d7324 5149 #define SDIO_DCTRL_DMAEN_Pos (3U)
mbed_official 124:6a4a5b7d7324 5150 #define SDIO_DCTRL_DMAEN_Msk (0x1U << SDIO_DCTRL_DMAEN_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 5151 #define SDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk /*!< DMA enabled bit */
mbed_official 124:6a4a5b7d7324 5152
mbed_official 124:6a4a5b7d7324 5153 #define SDIO_DCTRL_DBLOCKSIZE_Pos (4U)
mbed_official 124:6a4a5b7d7324 5154 #define SDIO_DCTRL_DBLOCKSIZE_Msk (0xFU << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x000000F0 */
mbed_official 124:6a4a5b7d7324 5155 #define SDIO_DCTRL_DBLOCKSIZE SDIO_DCTRL_DBLOCKSIZE_Msk /*!< DBLOCKSIZE[3:0] bits (Data block size) */
mbed_official 124:6a4a5b7d7324 5156 #define SDIO_DCTRL_DBLOCKSIZE_0 (0x1U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0010 */
mbed_official 124:6a4a5b7d7324 5157 #define SDIO_DCTRL_DBLOCKSIZE_1 (0x2U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0020 */
mbed_official 124:6a4a5b7d7324 5158 #define SDIO_DCTRL_DBLOCKSIZE_2 (0x4U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0040 */
mbed_official 124:6a4a5b7d7324 5159 #define SDIO_DCTRL_DBLOCKSIZE_3 (0x8U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0080 */
mbed_official 124:6a4a5b7d7324 5160
mbed_official 124:6a4a5b7d7324 5161 #define SDIO_DCTRL_RWSTART_Pos (8U)
mbed_official 124:6a4a5b7d7324 5162 #define SDIO_DCTRL_RWSTART_Msk (0x1U << SDIO_DCTRL_RWSTART_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5163 #define SDIO_DCTRL_RWSTART SDIO_DCTRL_RWSTART_Msk /*!< Read wait start */
mbed_official 124:6a4a5b7d7324 5164 #define SDIO_DCTRL_RWSTOP_Pos (9U)
mbed_official 124:6a4a5b7d7324 5165 #define SDIO_DCTRL_RWSTOP_Msk (0x1U << SDIO_DCTRL_RWSTOP_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5166 #define SDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk /*!< Read wait stop */
mbed_official 124:6a4a5b7d7324 5167 #define SDIO_DCTRL_RWMOD_Pos (10U)
mbed_official 124:6a4a5b7d7324 5168 #define SDIO_DCTRL_RWMOD_Msk (0x1U << SDIO_DCTRL_RWMOD_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5169 #define SDIO_DCTRL_RWMOD SDIO_DCTRL_RWMOD_Msk /*!< Read wait mode */
mbed_official 124:6a4a5b7d7324 5170 #define SDIO_DCTRL_SDIOEN_Pos (11U)
mbed_official 124:6a4a5b7d7324 5171 #define SDIO_DCTRL_SDIOEN_Msk (0x1U << SDIO_DCTRL_SDIOEN_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5172 #define SDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk /*!< SD I/O enable functions */
bogdanm 0:9b334a45a8ff 5173
bogdanm 0:9b334a45a8ff 5174 /****************** Bit definition for SDIO_DCOUNT register *****************/
mbed_official 124:6a4a5b7d7324 5175 #define SDIO_DCOUNT_DATACOUNT_Pos (0U)
mbed_official 124:6a4a5b7d7324 5176 #define SDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFU << SDIO_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */
mbed_official 124:6a4a5b7d7324 5177 #define SDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk /*!< Data count value */
bogdanm 0:9b334a45a8ff 5178
bogdanm 0:9b334a45a8ff 5179 /****************** Bit definition for SDIO_STA register ********************/
mbed_official 124:6a4a5b7d7324 5180 #define SDIO_STA_CCRCFAIL_Pos (0U)
mbed_official 124:6a4a5b7d7324 5181 #define SDIO_STA_CCRCFAIL_Msk (0x1U << SDIO_STA_CCRCFAIL_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 5182 #define SDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk /*!< Command response received (CRC check failed) */
mbed_official 124:6a4a5b7d7324 5183 #define SDIO_STA_DCRCFAIL_Pos (1U)
mbed_official 124:6a4a5b7d7324 5184 #define SDIO_STA_DCRCFAIL_Msk (0x1U << SDIO_STA_DCRCFAIL_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 5185 #define SDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk /*!< Data block sent/received (CRC check failed) */
mbed_official 124:6a4a5b7d7324 5186 #define SDIO_STA_CTIMEOUT_Pos (2U)
mbed_official 124:6a4a5b7d7324 5187 #define SDIO_STA_CTIMEOUT_Msk (0x1U << SDIO_STA_CTIMEOUT_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 5188 #define SDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk /*!< Command response timeout */
mbed_official 124:6a4a5b7d7324 5189 #define SDIO_STA_DTIMEOUT_Pos (3U)
mbed_official 124:6a4a5b7d7324 5190 #define SDIO_STA_DTIMEOUT_Msk (0x1U << SDIO_STA_DTIMEOUT_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 5191 #define SDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk /*!< Data timeout */
mbed_official 124:6a4a5b7d7324 5192 #define SDIO_STA_TXUNDERR_Pos (4U)
mbed_official 124:6a4a5b7d7324 5193 #define SDIO_STA_TXUNDERR_Msk (0x1U << SDIO_STA_TXUNDERR_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5194 #define SDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk /*!< Transmit FIFO underrun error */
mbed_official 124:6a4a5b7d7324 5195 #define SDIO_STA_RXOVERR_Pos (5U)
mbed_official 124:6a4a5b7d7324 5196 #define SDIO_STA_RXOVERR_Msk (0x1U << SDIO_STA_RXOVERR_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 5197 #define SDIO_STA_RXOVERR SDIO_STA_RXOVERR_Msk /*!< Received FIFO overrun error */
mbed_official 124:6a4a5b7d7324 5198 #define SDIO_STA_CMDREND_Pos (6U)
mbed_official 124:6a4a5b7d7324 5199 #define SDIO_STA_CMDREND_Msk (0x1U << SDIO_STA_CMDREND_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 5200 #define SDIO_STA_CMDREND SDIO_STA_CMDREND_Msk /*!< Command response received (CRC check passed) */
mbed_official 124:6a4a5b7d7324 5201 #define SDIO_STA_CMDSENT_Pos (7U)
mbed_official 124:6a4a5b7d7324 5202 #define SDIO_STA_CMDSENT_Msk (0x1U << SDIO_STA_CMDSENT_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5203 #define SDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk /*!< Command sent (no response required) */
mbed_official 124:6a4a5b7d7324 5204 #define SDIO_STA_DATAEND_Pos (8U)
mbed_official 124:6a4a5b7d7324 5205 #define SDIO_STA_DATAEND_Msk (0x1U << SDIO_STA_DATAEND_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5206 #define SDIO_STA_DATAEND SDIO_STA_DATAEND_Msk /*!< Data end (data counter, SDIDCOUNT, is zero) */
mbed_official 124:6a4a5b7d7324 5207 #define SDIO_STA_STBITERR_Pos (9U)
mbed_official 124:6a4a5b7d7324 5208 #define SDIO_STA_STBITERR_Msk (0x1U << SDIO_STA_STBITERR_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5209 #define SDIO_STA_STBITERR SDIO_STA_STBITERR_Msk /*!< Start bit not detected on all data signals in wide bus mode */
mbed_official 124:6a4a5b7d7324 5210 #define SDIO_STA_DBCKEND_Pos (10U)
mbed_official 124:6a4a5b7d7324 5211 #define SDIO_STA_DBCKEND_Msk (0x1U << SDIO_STA_DBCKEND_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5212 #define SDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk /*!< Data block sent/received (CRC check passed) */
mbed_official 124:6a4a5b7d7324 5213 #define SDIO_STA_CMDACT_Pos (11U)
mbed_official 124:6a4a5b7d7324 5214 #define SDIO_STA_CMDACT_Msk (0x1U << SDIO_STA_CMDACT_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5215 #define SDIO_STA_CMDACT SDIO_STA_CMDACT_Msk /*!< Command transfer in progress */
mbed_official 124:6a4a5b7d7324 5216 #define SDIO_STA_TXACT_Pos (12U)
mbed_official 124:6a4a5b7d7324 5217 #define SDIO_STA_TXACT_Msk (0x1U << SDIO_STA_TXACT_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 5218 #define SDIO_STA_TXACT SDIO_STA_TXACT_Msk /*!< Data transmit in progress */
mbed_official 124:6a4a5b7d7324 5219 #define SDIO_STA_RXACT_Pos (13U)
mbed_official 124:6a4a5b7d7324 5220 #define SDIO_STA_RXACT_Msk (0x1U << SDIO_STA_RXACT_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5221 #define SDIO_STA_RXACT SDIO_STA_RXACT_Msk /*!< Data receive in progress */
mbed_official 124:6a4a5b7d7324 5222 #define SDIO_STA_TXFIFOHE_Pos (14U)
mbed_official 124:6a4a5b7d7324 5223 #define SDIO_STA_TXFIFOHE_Msk (0x1U << SDIO_STA_TXFIFOHE_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5224 #define SDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk /*!< Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
mbed_official 124:6a4a5b7d7324 5225 #define SDIO_STA_RXFIFOHF_Pos (15U)
mbed_official 124:6a4a5b7d7324 5226 #define SDIO_STA_RXFIFOHF_Msk (0x1U << SDIO_STA_RXFIFOHF_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5227 #define SDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk /*!< Receive FIFO Half Full: there are at least 8 words in the FIFO */
mbed_official 124:6a4a5b7d7324 5228 #define SDIO_STA_TXFIFOF_Pos (16U)
mbed_official 124:6a4a5b7d7324 5229 #define SDIO_STA_TXFIFOF_Msk (0x1U << SDIO_STA_TXFIFOF_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 5230 #define SDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk /*!< Transmit FIFO full */
mbed_official 124:6a4a5b7d7324 5231 #define SDIO_STA_RXFIFOF_Pos (17U)
mbed_official 124:6a4a5b7d7324 5232 #define SDIO_STA_RXFIFOF_Msk (0x1U << SDIO_STA_RXFIFOF_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 5233 #define SDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk /*!< Receive FIFO full */
mbed_official 124:6a4a5b7d7324 5234 #define SDIO_STA_TXFIFOE_Pos (18U)
mbed_official 124:6a4a5b7d7324 5235 #define SDIO_STA_TXFIFOE_Msk (0x1U << SDIO_STA_TXFIFOE_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 5236 #define SDIO_STA_TXFIFOE SDIO_STA_TXFIFOE_Msk /*!< Transmit FIFO empty */
mbed_official 124:6a4a5b7d7324 5237 #define SDIO_STA_RXFIFOE_Pos (19U)
mbed_official 124:6a4a5b7d7324 5238 #define SDIO_STA_RXFIFOE_Msk (0x1U << SDIO_STA_RXFIFOE_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 5239 #define SDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk /*!< Receive FIFO empty */
mbed_official 124:6a4a5b7d7324 5240 #define SDIO_STA_TXDAVL_Pos (20U)
mbed_official 124:6a4a5b7d7324 5241 #define SDIO_STA_TXDAVL_Msk (0x1U << SDIO_STA_TXDAVL_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 5242 #define SDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk /*!< Data available in transmit FIFO */
mbed_official 124:6a4a5b7d7324 5243 #define SDIO_STA_RXDAVL_Pos (21U)
mbed_official 124:6a4a5b7d7324 5244 #define SDIO_STA_RXDAVL_Msk (0x1U << SDIO_STA_RXDAVL_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 5245 #define SDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk /*!< Data available in receive FIFO */
mbed_official 124:6a4a5b7d7324 5246 #define SDIO_STA_SDIOIT_Pos (22U)
mbed_official 124:6a4a5b7d7324 5247 #define SDIO_STA_SDIOIT_Msk (0x1U << SDIO_STA_SDIOIT_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 5248 #define SDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk /*!< SDIO interrupt received */
mbed_official 124:6a4a5b7d7324 5249 #define SDIO_STA_CEATAEND_Pos (23U)
mbed_official 124:6a4a5b7d7324 5250 #define SDIO_STA_CEATAEND_Msk (0x1U << SDIO_STA_CEATAEND_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 5251 #define SDIO_STA_CEATAEND SDIO_STA_CEATAEND_Msk /*!< CE-ATA command completion signal received for CMD61 */
bogdanm 0:9b334a45a8ff 5252
bogdanm 0:9b334a45a8ff 5253 /******************* Bit definition for SDIO_ICR register *******************/
mbed_official 124:6a4a5b7d7324 5254 #define SDIO_ICR_CCRCFAILC_Pos (0U)
mbed_official 124:6a4a5b7d7324 5255 #define SDIO_ICR_CCRCFAILC_Msk (0x1U << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 5256 #define SDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk /*!< CCRCFAIL flag clear bit */
mbed_official 124:6a4a5b7d7324 5257 #define SDIO_ICR_DCRCFAILC_Pos (1U)
mbed_official 124:6a4a5b7d7324 5258 #define SDIO_ICR_DCRCFAILC_Msk (0x1U << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 5259 #define SDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk /*!< DCRCFAIL flag clear bit */
mbed_official 124:6a4a5b7d7324 5260 #define SDIO_ICR_CTIMEOUTC_Pos (2U)
mbed_official 124:6a4a5b7d7324 5261 #define SDIO_ICR_CTIMEOUTC_Msk (0x1U << SDIO_ICR_CTIMEOUTC_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 5262 #define SDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk /*!< CTIMEOUT flag clear bit */
mbed_official 124:6a4a5b7d7324 5263 #define SDIO_ICR_DTIMEOUTC_Pos (3U)
mbed_official 124:6a4a5b7d7324 5264 #define SDIO_ICR_DTIMEOUTC_Msk (0x1U << SDIO_ICR_DTIMEOUTC_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 5265 #define SDIO_ICR_DTIMEOUTC SDIO_ICR_DTIMEOUTC_Msk /*!< DTIMEOUT flag clear bit */
mbed_official 124:6a4a5b7d7324 5266 #define SDIO_ICR_TXUNDERRC_Pos (4U)
mbed_official 124:6a4a5b7d7324 5267 #define SDIO_ICR_TXUNDERRC_Msk (0x1U << SDIO_ICR_TXUNDERRC_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5268 #define SDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk /*!< TXUNDERR flag clear bit */
mbed_official 124:6a4a5b7d7324 5269 #define SDIO_ICR_RXOVERRC_Pos (5U)
mbed_official 124:6a4a5b7d7324 5270 #define SDIO_ICR_RXOVERRC_Msk (0x1U << SDIO_ICR_RXOVERRC_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 5271 #define SDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk /*!< RXOVERR flag clear bit */
mbed_official 124:6a4a5b7d7324 5272 #define SDIO_ICR_CMDRENDC_Pos (6U)
mbed_official 124:6a4a5b7d7324 5273 #define SDIO_ICR_CMDRENDC_Msk (0x1U << SDIO_ICR_CMDRENDC_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 5274 #define SDIO_ICR_CMDRENDC SDIO_ICR_CMDRENDC_Msk /*!< CMDREND flag clear bit */
mbed_official 124:6a4a5b7d7324 5275 #define SDIO_ICR_CMDSENTC_Pos (7U)
mbed_official 124:6a4a5b7d7324 5276 #define SDIO_ICR_CMDSENTC_Msk (0x1U << SDIO_ICR_CMDSENTC_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5277 #define SDIO_ICR_CMDSENTC SDIO_ICR_CMDSENTC_Msk /*!< CMDSENT flag clear bit */
mbed_official 124:6a4a5b7d7324 5278 #define SDIO_ICR_DATAENDC_Pos (8U)
mbed_official 124:6a4a5b7d7324 5279 #define SDIO_ICR_DATAENDC_Msk (0x1U << SDIO_ICR_DATAENDC_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5280 #define SDIO_ICR_DATAENDC SDIO_ICR_DATAENDC_Msk /*!< DATAEND flag clear bit */
mbed_official 124:6a4a5b7d7324 5281 #define SDIO_ICR_STBITERRC_Pos (9U)
mbed_official 124:6a4a5b7d7324 5282 #define SDIO_ICR_STBITERRC_Msk (0x1U << SDIO_ICR_STBITERRC_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5283 #define SDIO_ICR_STBITERRC SDIO_ICR_STBITERRC_Msk /*!< STBITERR flag clear bit */
mbed_official 124:6a4a5b7d7324 5284 #define SDIO_ICR_DBCKENDC_Pos (10U)
mbed_official 124:6a4a5b7d7324 5285 #define SDIO_ICR_DBCKENDC_Msk (0x1U << SDIO_ICR_DBCKENDC_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5286 #define SDIO_ICR_DBCKENDC SDIO_ICR_DBCKENDC_Msk /*!< DBCKEND flag clear bit */
mbed_official 124:6a4a5b7d7324 5287 #define SDIO_ICR_SDIOITC_Pos (22U)
mbed_official 124:6a4a5b7d7324 5288 #define SDIO_ICR_SDIOITC_Msk (0x1U << SDIO_ICR_SDIOITC_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 5289 #define SDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk /*!< SDIOIT flag clear bit */
mbed_official 124:6a4a5b7d7324 5290 #define SDIO_ICR_CEATAENDC_Pos (23U)
mbed_official 124:6a4a5b7d7324 5291 #define SDIO_ICR_CEATAENDC_Msk (0x1U << SDIO_ICR_CEATAENDC_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 5292 #define SDIO_ICR_CEATAENDC SDIO_ICR_CEATAENDC_Msk /*!< CEATAEND flag clear bit */
bogdanm 0:9b334a45a8ff 5293
bogdanm 0:9b334a45a8ff 5294 /****************** Bit definition for SDIO_MASK register *******************/
mbed_official 124:6a4a5b7d7324 5295 #define SDIO_MASK_CCRCFAILIE_Pos (0U)
mbed_official 124:6a4a5b7d7324 5296 #define SDIO_MASK_CCRCFAILIE_Msk (0x1U << SDIO_MASK_CCRCFAILIE_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 5297 #define SDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk /*!< Command CRC Fail Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5298 #define SDIO_MASK_DCRCFAILIE_Pos (1U)
mbed_official 124:6a4a5b7d7324 5299 #define SDIO_MASK_DCRCFAILIE_Msk (0x1U << SDIO_MASK_DCRCFAILIE_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 5300 #define SDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk /*!< Data CRC Fail Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5301 #define SDIO_MASK_CTIMEOUTIE_Pos (2U)
mbed_official 124:6a4a5b7d7324 5302 #define SDIO_MASK_CTIMEOUTIE_Msk (0x1U << SDIO_MASK_CTIMEOUTIE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 5303 #define SDIO_MASK_CTIMEOUTIE SDIO_MASK_CTIMEOUTIE_Msk /*!< Command TimeOut Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5304 #define SDIO_MASK_DTIMEOUTIE_Pos (3U)
mbed_official 124:6a4a5b7d7324 5305 #define SDIO_MASK_DTIMEOUTIE_Msk (0x1U << SDIO_MASK_DTIMEOUTIE_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 5306 #define SDIO_MASK_DTIMEOUTIE SDIO_MASK_DTIMEOUTIE_Msk /*!< Data TimeOut Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5307 #define SDIO_MASK_TXUNDERRIE_Pos (4U)
mbed_official 124:6a4a5b7d7324 5308 #define SDIO_MASK_TXUNDERRIE_Msk (0x1U << SDIO_MASK_TXUNDERRIE_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5309 #define SDIO_MASK_TXUNDERRIE SDIO_MASK_TXUNDERRIE_Msk /*!< Tx FIFO UnderRun Error Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5310 #define SDIO_MASK_RXOVERRIE_Pos (5U)
mbed_official 124:6a4a5b7d7324 5311 #define SDIO_MASK_RXOVERRIE_Msk (0x1U << SDIO_MASK_RXOVERRIE_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 5312 #define SDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk /*!< Rx FIFO OverRun Error Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5313 #define SDIO_MASK_CMDRENDIE_Pos (6U)
mbed_official 124:6a4a5b7d7324 5314 #define SDIO_MASK_CMDRENDIE_Msk (0x1U << SDIO_MASK_CMDRENDIE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 5315 #define SDIO_MASK_CMDRENDIE SDIO_MASK_CMDRENDIE_Msk /*!< Command Response Received Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5316 #define SDIO_MASK_CMDSENTIE_Pos (7U)
mbed_official 124:6a4a5b7d7324 5317 #define SDIO_MASK_CMDSENTIE_Msk (0x1U << SDIO_MASK_CMDSENTIE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5318 #define SDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk /*!< Command Sent Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5319 #define SDIO_MASK_DATAENDIE_Pos (8U)
mbed_official 124:6a4a5b7d7324 5320 #define SDIO_MASK_DATAENDIE_Msk (0x1U << SDIO_MASK_DATAENDIE_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5321 #define SDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk /*!< Data End Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5322 #define SDIO_MASK_STBITERRIE_Pos (9U)
mbed_official 124:6a4a5b7d7324 5323 #define SDIO_MASK_STBITERRIE_Msk (0x1U << SDIO_MASK_STBITERRIE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5324 #define SDIO_MASK_STBITERRIE SDIO_MASK_STBITERRIE_Msk /*!< Start Bit Error Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5325 #define SDIO_MASK_DBCKENDIE_Pos (10U)
mbed_official 124:6a4a5b7d7324 5326 #define SDIO_MASK_DBCKENDIE_Msk (0x1U << SDIO_MASK_DBCKENDIE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5327 #define SDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk /*!< Data Block End Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5328 #define SDIO_MASK_CMDACTIE_Pos (11U)
mbed_official 124:6a4a5b7d7324 5329 #define SDIO_MASK_CMDACTIE_Msk (0x1U << SDIO_MASK_CMDACTIE_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5330 #define SDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk /*!< Command Acting Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5331 #define SDIO_MASK_TXACTIE_Pos (12U)
mbed_official 124:6a4a5b7d7324 5332 #define SDIO_MASK_TXACTIE_Msk (0x1U << SDIO_MASK_TXACTIE_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 5333 #define SDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk /*!< Data Transmit Acting Interrupt Enable */
mbed_official 124:6a4a5b7d7324 5334 #define SDIO_MASK_RXACTIE_Pos (13U)
mbed_official 124:6a4a5b7d7324 5335 #define SDIO_MASK_RXACTIE_Msk (0x1U << SDIO_MASK_RXACTIE_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5336 #define SDIO_MASK_RXACTIE SDIO_MASK_RXACTIE_Msk /*!< Data receive acting interrupt enabled */
mbed_official 124:6a4a5b7d7324 5337 #define SDIO_MASK_TXFIFOHEIE_Pos (14U)
mbed_official 124:6a4a5b7d7324 5338 #define SDIO_MASK_TXFIFOHEIE_Msk (0x1U << SDIO_MASK_TXFIFOHEIE_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5339 #define SDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk /*!< Tx FIFO Half Empty interrupt Enable */
mbed_official 124:6a4a5b7d7324 5340 #define SDIO_MASK_RXFIFOHFIE_Pos (15U)
mbed_official 124:6a4a5b7d7324 5341 #define SDIO_MASK_RXFIFOHFIE_Msk (0x1U << SDIO_MASK_RXFIFOHFIE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5342 #define SDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk /*!< Rx FIFO Half Full interrupt Enable */
mbed_official 124:6a4a5b7d7324 5343 #define SDIO_MASK_TXFIFOFIE_Pos (16U)
mbed_official 124:6a4a5b7d7324 5344 #define SDIO_MASK_TXFIFOFIE_Msk (0x1U << SDIO_MASK_TXFIFOFIE_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 5345 #define SDIO_MASK_TXFIFOFIE SDIO_MASK_TXFIFOFIE_Msk /*!< Tx FIFO Full interrupt Enable */
mbed_official 124:6a4a5b7d7324 5346 #define SDIO_MASK_RXFIFOFIE_Pos (17U)
mbed_official 124:6a4a5b7d7324 5347 #define SDIO_MASK_RXFIFOFIE_Msk (0x1U << SDIO_MASK_RXFIFOFIE_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 5348 #define SDIO_MASK_RXFIFOFIE SDIO_MASK_RXFIFOFIE_Msk /*!< Rx FIFO Full interrupt Enable */
mbed_official 124:6a4a5b7d7324 5349 #define SDIO_MASK_TXFIFOEIE_Pos (18U)
mbed_official 124:6a4a5b7d7324 5350 #define SDIO_MASK_TXFIFOEIE_Msk (0x1U << SDIO_MASK_TXFIFOEIE_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 5351 #define SDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk /*!< Tx FIFO Empty interrupt Enable */
mbed_official 124:6a4a5b7d7324 5352 #define SDIO_MASK_RXFIFOEIE_Pos (19U)
mbed_official 124:6a4a5b7d7324 5353 #define SDIO_MASK_RXFIFOEIE_Msk (0x1U << SDIO_MASK_RXFIFOEIE_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 5354 #define SDIO_MASK_RXFIFOEIE SDIO_MASK_RXFIFOEIE_Msk /*!< Rx FIFO Empty interrupt Enable */
mbed_official 124:6a4a5b7d7324 5355 #define SDIO_MASK_TXDAVLIE_Pos (20U)
mbed_official 124:6a4a5b7d7324 5356 #define SDIO_MASK_TXDAVLIE_Msk (0x1U << SDIO_MASK_TXDAVLIE_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 5357 #define SDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk /*!< Data available in Tx FIFO interrupt Enable */
mbed_official 124:6a4a5b7d7324 5358 #define SDIO_MASK_RXDAVLIE_Pos (21U)
mbed_official 124:6a4a5b7d7324 5359 #define SDIO_MASK_RXDAVLIE_Msk (0x1U << SDIO_MASK_RXDAVLIE_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 5360 #define SDIO_MASK_RXDAVLIE SDIO_MASK_RXDAVLIE_Msk /*!< Data available in Rx FIFO interrupt Enable */
mbed_official 124:6a4a5b7d7324 5361 #define SDIO_MASK_SDIOITIE_Pos (22U)
mbed_official 124:6a4a5b7d7324 5362 #define SDIO_MASK_SDIOITIE_Msk (0x1U << SDIO_MASK_SDIOITIE_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 5363 #define SDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk /*!< SDIO Mode Interrupt Received interrupt Enable */
mbed_official 124:6a4a5b7d7324 5364 #define SDIO_MASK_CEATAENDIE_Pos (23U)
mbed_official 124:6a4a5b7d7324 5365 #define SDIO_MASK_CEATAENDIE_Msk (0x1U << SDIO_MASK_CEATAENDIE_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 5366 #define SDIO_MASK_CEATAENDIE SDIO_MASK_CEATAENDIE_Msk /*!< CE-ATA command completion signal received Interrupt Enable */
bogdanm 0:9b334a45a8ff 5367
bogdanm 0:9b334a45a8ff 5368 /***************** Bit definition for SDIO_FIFOCNT register *****************/
mbed_official 124:6a4a5b7d7324 5369 #define SDIO_FIFOCNT_FIFOCOUNT_Pos (0U)
mbed_official 124:6a4a5b7d7324 5370 #define SDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFU << SDIO_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */
mbed_official 124:6a4a5b7d7324 5371 #define SDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk /*!< Remaining number of words to be written to or read from the FIFO */
bogdanm 0:9b334a45a8ff 5372
bogdanm 0:9b334a45a8ff 5373 /****************** Bit definition for SDIO_FIFO register *******************/
mbed_official 124:6a4a5b7d7324 5374 #define SDIO_FIFO_FIFODATA_Pos (0U)
mbed_official 124:6a4a5b7d7324 5375 #define SDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFU << SDIO_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 5376 #define SDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk /*!< Receive and transmit FIFO data */
bogdanm 0:9b334a45a8ff 5377
bogdanm 0:9b334a45a8ff 5378 /******************************************************************************/
bogdanm 0:9b334a45a8ff 5379 /* */
bogdanm 0:9b334a45a8ff 5380 /* USB Device FS */
bogdanm 0:9b334a45a8ff 5381 /* */
bogdanm 0:9b334a45a8ff 5382 /******************************************************************************/
bogdanm 0:9b334a45a8ff 5383
bogdanm 0:9b334a45a8ff 5384 /*!< Endpoint-specific registers */
bogdanm 0:9b334a45a8ff 5385 #define USB_EP0R USB_BASE /*!< Endpoint 0 register address */
bogdanm 0:9b334a45a8ff 5386 #define USB_EP1R (USB_BASE + 0x00000004) /*!< Endpoint 1 register address */
bogdanm 0:9b334a45a8ff 5387 #define USB_EP2R (USB_BASE + 0x00000008) /*!< Endpoint 2 register address */
bogdanm 0:9b334a45a8ff 5388 #define USB_EP3R (USB_BASE + 0x0000000C) /*!< Endpoint 3 register address */
bogdanm 0:9b334a45a8ff 5389 #define USB_EP4R (USB_BASE + 0x00000010) /*!< Endpoint 4 register address */
bogdanm 0:9b334a45a8ff 5390 #define USB_EP5R (USB_BASE + 0x00000014) /*!< Endpoint 5 register address */
bogdanm 0:9b334a45a8ff 5391 #define USB_EP6R (USB_BASE + 0x00000018) /*!< Endpoint 6 register address */
bogdanm 0:9b334a45a8ff 5392 #define USB_EP7R (USB_BASE + 0x0000001C) /*!< Endpoint 7 register address */
bogdanm 0:9b334a45a8ff 5393
bogdanm 0:9b334a45a8ff 5394 /* bit positions */
mbed_official 124:6a4a5b7d7324 5395 #define USB_EP_CTR_RX_Pos (15U)
mbed_official 124:6a4a5b7d7324 5396 #define USB_EP_CTR_RX_Msk (0x1U << USB_EP_CTR_RX_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5397 #define USB_EP_CTR_RX USB_EP_CTR_RX_Msk /*!< EndPoint Correct TRansfer RX */
mbed_official 124:6a4a5b7d7324 5398 #define USB_EP_DTOG_RX_Pos (14U)
mbed_official 124:6a4a5b7d7324 5399 #define USB_EP_DTOG_RX_Msk (0x1U << USB_EP_DTOG_RX_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5400 #define USB_EP_DTOG_RX USB_EP_DTOG_RX_Msk /*!< EndPoint Data TOGGLE RX */
mbed_official 124:6a4a5b7d7324 5401 #define USB_EPRX_STAT_Pos (12U)
mbed_official 124:6a4a5b7d7324 5402 #define USB_EPRX_STAT_Msk (0x3U << USB_EPRX_STAT_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 5403 #define USB_EPRX_STAT USB_EPRX_STAT_Msk /*!< EndPoint RX STATus bit field */
mbed_official 124:6a4a5b7d7324 5404 #define USB_EP_SETUP_Pos (11U)
mbed_official 124:6a4a5b7d7324 5405 #define USB_EP_SETUP_Msk (0x1U << USB_EP_SETUP_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5406 #define USB_EP_SETUP USB_EP_SETUP_Msk /*!< EndPoint SETUP */
mbed_official 124:6a4a5b7d7324 5407 #define USB_EP_T_FIELD_Pos (9U)
mbed_official 124:6a4a5b7d7324 5408 #define USB_EP_T_FIELD_Msk (0x3U << USB_EP_T_FIELD_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 5409 #define USB_EP_T_FIELD USB_EP_T_FIELD_Msk /*!< EndPoint TYPE */
mbed_official 124:6a4a5b7d7324 5410 #define USB_EP_KIND_Pos (8U)
mbed_official 124:6a4a5b7d7324 5411 #define USB_EP_KIND_Msk (0x1U << USB_EP_KIND_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5412 #define USB_EP_KIND USB_EP_KIND_Msk /*!< EndPoint KIND */
mbed_official 124:6a4a5b7d7324 5413 #define USB_EP_CTR_TX_Pos (7U)
mbed_official 124:6a4a5b7d7324 5414 #define USB_EP_CTR_TX_Msk (0x1U << USB_EP_CTR_TX_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5415 #define USB_EP_CTR_TX USB_EP_CTR_TX_Msk /*!< EndPoint Correct TRansfer TX */
mbed_official 124:6a4a5b7d7324 5416 #define USB_EP_DTOG_TX_Pos (6U)
mbed_official 124:6a4a5b7d7324 5417 #define USB_EP_DTOG_TX_Msk (0x1U << USB_EP_DTOG_TX_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 5418 #define USB_EP_DTOG_TX USB_EP_DTOG_TX_Msk /*!< EndPoint Data TOGGLE TX */
mbed_official 124:6a4a5b7d7324 5419 #define USB_EPTX_STAT_Pos (4U)
mbed_official 124:6a4a5b7d7324 5420 #define USB_EPTX_STAT_Msk (0x3U << USB_EPTX_STAT_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 5421 #define USB_EPTX_STAT USB_EPTX_STAT_Msk /*!< EndPoint TX STATus bit field */
mbed_official 124:6a4a5b7d7324 5422 #define USB_EPADDR_FIELD_Pos (0U)
mbed_official 124:6a4a5b7d7324 5423 #define USB_EPADDR_FIELD_Msk (0xFU << USB_EPADDR_FIELD_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 5424 #define USB_EPADDR_FIELD USB_EPADDR_FIELD_Msk /*!< EndPoint ADDRess FIELD */
bogdanm 0:9b334a45a8ff 5425
bogdanm 0:9b334a45a8ff 5426 /* EndPoint REGister MASK (no toggle fields) */
bogdanm 0:9b334a45a8ff 5427 #define USB_EPREG_MASK (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD)
bogdanm 0:9b334a45a8ff 5428 /*!< EP_TYPE[1:0] EndPoint TYPE */
mbed_official 124:6a4a5b7d7324 5429 #define USB_EP_TYPE_MASK_Pos (9U)
mbed_official 124:6a4a5b7d7324 5430 #define USB_EP_TYPE_MASK_Msk (0x3U << USB_EP_TYPE_MASK_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 5431 #define USB_EP_TYPE_MASK USB_EP_TYPE_MASK_Msk /*!< EndPoint TYPE Mask */
mbed_official 124:6a4a5b7d7324 5432 #define USB_EP_BULK ((uint32_t)0x00000000) /*!< EndPoint BULK */
mbed_official 124:6a4a5b7d7324 5433 #define USB_EP_CONTROL ((uint32_t)0x00000200) /*!< EndPoint CONTROL */
mbed_official 124:6a4a5b7d7324 5434 #define USB_EP_ISOCHRONOUS ((uint32_t)0x00000400) /*!< EndPoint ISOCHRONOUS */
mbed_official 124:6a4a5b7d7324 5435 #define USB_EP_INTERRUPT ((uint32_t)0x00000600) /*!< EndPoint INTERRUPT */
bogdanm 0:9b334a45a8ff 5436 #define USB_EP_T_MASK (~USB_EP_T_FIELD & USB_EPREG_MASK)
bogdanm 0:9b334a45a8ff 5437
bogdanm 0:9b334a45a8ff 5438 #define USB_EPKIND_MASK (~USB_EP_KIND & USB_EPREG_MASK) /*!< EP_KIND EndPoint KIND */
bogdanm 0:9b334a45a8ff 5439 /*!< STAT_TX[1:0] STATus for TX transfer */
mbed_official 124:6a4a5b7d7324 5440 #define USB_EP_TX_DIS ((uint32_t)0x00000000) /*!< EndPoint TX DISabled */
mbed_official 124:6a4a5b7d7324 5441 #define USB_EP_TX_STALL ((uint32_t)0x00000010) /*!< EndPoint TX STALLed */
mbed_official 124:6a4a5b7d7324 5442 #define USB_EP_TX_NAK ((uint32_t)0x00000020) /*!< EndPoint TX NAKed */
mbed_official 124:6a4a5b7d7324 5443 #define USB_EP_TX_VALID ((uint32_t)0x00000030) /*!< EndPoint TX VALID */
mbed_official 124:6a4a5b7d7324 5444 #define USB_EPTX_DTOG1 ((uint32_t)0x00000010) /*!< EndPoint TX Data TOGgle bit1 */
mbed_official 124:6a4a5b7d7324 5445 #define USB_EPTX_DTOG2 ((uint32_t)0x00000020) /*!< EndPoint TX Data TOGgle bit2 */
bogdanm 0:9b334a45a8ff 5446 #define USB_EPTX_DTOGMASK (USB_EPTX_STAT|USB_EPREG_MASK)
bogdanm 0:9b334a45a8ff 5447 /*!< STAT_RX[1:0] STATus for RX transfer */
mbed_official 124:6a4a5b7d7324 5448 #define USB_EP_RX_DIS ((uint32_t)0x00000000) /*!< EndPoint RX DISabled */
mbed_official 124:6a4a5b7d7324 5449 #define USB_EP_RX_STALL ((uint32_t)0x00001000) /*!< EndPoint RX STALLed */
mbed_official 124:6a4a5b7d7324 5450 #define USB_EP_RX_NAK ((uint32_t)0x00002000) /*!< EndPoint RX NAKed */
mbed_official 124:6a4a5b7d7324 5451 #define USB_EP_RX_VALID ((uint32_t)0x00003000) /*!< EndPoint RX VALID */
mbed_official 124:6a4a5b7d7324 5452 #define USB_EPRX_DTOG1 ((uint32_t)0x00001000) /*!< EndPoint RX Data TOGgle bit1 */
mbed_official 124:6a4a5b7d7324 5453 #define USB_EPRX_DTOG2 ((uint32_t)0x00002000) /*!< EndPoint RX Data TOGgle bit1 */
bogdanm 0:9b334a45a8ff 5454 #define USB_EPRX_DTOGMASK (USB_EPRX_STAT|USB_EPREG_MASK)
bogdanm 0:9b334a45a8ff 5455
bogdanm 0:9b334a45a8ff 5456 /******************* Bit definition for USB_EP0R register *******************/
mbed_official 124:6a4a5b7d7324 5457 #define USB_EP0R_EA_Pos (0U)
mbed_official 124:6a4a5b7d7324 5458 #define USB_EP0R_EA_Msk (0xFU << USB_EP0R_EA_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 5459 #define USB_EP0R_EA USB_EP0R_EA_Msk /*!< Endpoint Address */
mbed_official 124:6a4a5b7d7324 5460
mbed_official 124:6a4a5b7d7324 5461 #define USB_EP0R_STAT_TX_Pos (4U)
mbed_official 124:6a4a5b7d7324 5462 #define USB_EP0R_STAT_TX_Msk (0x3U << USB_EP0R_STAT_TX_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 5463 #define USB_EP0R_STAT_TX USB_EP0R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
mbed_official 124:6a4a5b7d7324 5464 #define USB_EP0R_STAT_TX_0 (0x1U << USB_EP0R_STAT_TX_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5465 #define USB_EP0R_STAT_TX_1 (0x2U << USB_EP0R_STAT_TX_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 5466
mbed_official 124:6a4a5b7d7324 5467 #define USB_EP0R_DTOG_TX_Pos (6U)
mbed_official 124:6a4a5b7d7324 5468 #define USB_EP0R_DTOG_TX_Msk (0x1U << USB_EP0R_DTOG_TX_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 5469 #define USB_EP0R_DTOG_TX USB_EP0R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
mbed_official 124:6a4a5b7d7324 5470 #define USB_EP0R_CTR_TX_Pos (7U)
mbed_official 124:6a4a5b7d7324 5471 #define USB_EP0R_CTR_TX_Msk (0x1U << USB_EP0R_CTR_TX_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5472 #define USB_EP0R_CTR_TX USB_EP0R_CTR_TX_Msk /*!< Correct Transfer for transmission */
mbed_official 124:6a4a5b7d7324 5473 #define USB_EP0R_EP_KIND_Pos (8U)
mbed_official 124:6a4a5b7d7324 5474 #define USB_EP0R_EP_KIND_Msk (0x1U << USB_EP0R_EP_KIND_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5475 #define USB_EP0R_EP_KIND USB_EP0R_EP_KIND_Msk /*!< Endpoint Kind */
bogdanm 0:9b334a45a8ff 5476
mbed_official 124:6a4a5b7d7324 5477 #define USB_EP0R_EP_TYPE_Pos (9U)
mbed_official 124:6a4a5b7d7324 5478 #define USB_EP0R_EP_TYPE_Msk (0x3U << USB_EP0R_EP_TYPE_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 5479 #define USB_EP0R_EP_TYPE USB_EP0R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
mbed_official 124:6a4a5b7d7324 5480 #define USB_EP0R_EP_TYPE_0 (0x1U << USB_EP0R_EP_TYPE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5481 #define USB_EP0R_EP_TYPE_1 (0x2U << USB_EP0R_EP_TYPE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5482
mbed_official 124:6a4a5b7d7324 5483 #define USB_EP0R_SETUP_Pos (11U)
mbed_official 124:6a4a5b7d7324 5484 #define USB_EP0R_SETUP_Msk (0x1U << USB_EP0R_SETUP_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5485 #define USB_EP0R_SETUP USB_EP0R_SETUP_Msk /*!< Setup transaction completed */
mbed_official 124:6a4a5b7d7324 5486
mbed_official 124:6a4a5b7d7324 5487 #define USB_EP0R_STAT_RX_Pos (12U)
mbed_official 124:6a4a5b7d7324 5488 #define USB_EP0R_STAT_RX_Msk (0x3U << USB_EP0R_STAT_RX_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 5489 #define USB_EP0R_STAT_RX USB_EP0R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
mbed_official 124:6a4a5b7d7324 5490 #define USB_EP0R_STAT_RX_0 (0x1U << USB_EP0R_STAT_RX_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 5491 #define USB_EP0R_STAT_RX_1 (0x2U << USB_EP0R_STAT_RX_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5492
mbed_official 124:6a4a5b7d7324 5493 #define USB_EP0R_DTOG_RX_Pos (14U)
mbed_official 124:6a4a5b7d7324 5494 #define USB_EP0R_DTOG_RX_Msk (0x1U << USB_EP0R_DTOG_RX_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5495 #define USB_EP0R_DTOG_RX USB_EP0R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
mbed_official 124:6a4a5b7d7324 5496 #define USB_EP0R_CTR_RX_Pos (15U)
mbed_official 124:6a4a5b7d7324 5497 #define USB_EP0R_CTR_RX_Msk (0x1U << USB_EP0R_CTR_RX_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5498 #define USB_EP0R_CTR_RX USB_EP0R_CTR_RX_Msk /*!< Correct Transfer for reception */
bogdanm 0:9b334a45a8ff 5499
bogdanm 0:9b334a45a8ff 5500 /******************* Bit definition for USB_EP1R register *******************/
mbed_official 124:6a4a5b7d7324 5501 #define USB_EP1R_EA_Pos (0U)
mbed_official 124:6a4a5b7d7324 5502 #define USB_EP1R_EA_Msk (0xFU << USB_EP1R_EA_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 5503 #define USB_EP1R_EA USB_EP1R_EA_Msk /*!< Endpoint Address */
bogdanm 0:9b334a45a8ff 5504
mbed_official 124:6a4a5b7d7324 5505 #define USB_EP1R_STAT_TX_Pos (4U)
mbed_official 124:6a4a5b7d7324 5506 #define USB_EP1R_STAT_TX_Msk (0x3U << USB_EP1R_STAT_TX_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 5507 #define USB_EP1R_STAT_TX USB_EP1R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
mbed_official 124:6a4a5b7d7324 5508 #define USB_EP1R_STAT_TX_0 (0x1U << USB_EP1R_STAT_TX_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5509 #define USB_EP1R_STAT_TX_1 (0x2U << USB_EP1R_STAT_TX_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 5510
mbed_official 124:6a4a5b7d7324 5511 #define USB_EP1R_DTOG_TX_Pos (6U)
mbed_official 124:6a4a5b7d7324 5512 #define USB_EP1R_DTOG_TX_Msk (0x1U << USB_EP1R_DTOG_TX_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 5513 #define USB_EP1R_DTOG_TX USB_EP1R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
mbed_official 124:6a4a5b7d7324 5514 #define USB_EP1R_CTR_TX_Pos (7U)
mbed_official 124:6a4a5b7d7324 5515 #define USB_EP1R_CTR_TX_Msk (0x1U << USB_EP1R_CTR_TX_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5516 #define USB_EP1R_CTR_TX USB_EP1R_CTR_TX_Msk /*!< Correct Transfer for transmission */
mbed_official 124:6a4a5b7d7324 5517 #define USB_EP1R_EP_KIND_Pos (8U)
mbed_official 124:6a4a5b7d7324 5518 #define USB_EP1R_EP_KIND_Msk (0x1U << USB_EP1R_EP_KIND_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5519 #define USB_EP1R_EP_KIND USB_EP1R_EP_KIND_Msk /*!< Endpoint Kind */
mbed_official 124:6a4a5b7d7324 5520
mbed_official 124:6a4a5b7d7324 5521 #define USB_EP1R_EP_TYPE_Pos (9U)
mbed_official 124:6a4a5b7d7324 5522 #define USB_EP1R_EP_TYPE_Msk (0x3U << USB_EP1R_EP_TYPE_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 5523 #define USB_EP1R_EP_TYPE USB_EP1R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
mbed_official 124:6a4a5b7d7324 5524 #define USB_EP1R_EP_TYPE_0 (0x1U << USB_EP1R_EP_TYPE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5525 #define USB_EP1R_EP_TYPE_1 (0x2U << USB_EP1R_EP_TYPE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5526
mbed_official 124:6a4a5b7d7324 5527 #define USB_EP1R_SETUP_Pos (11U)
mbed_official 124:6a4a5b7d7324 5528 #define USB_EP1R_SETUP_Msk (0x1U << USB_EP1R_SETUP_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5529 #define USB_EP1R_SETUP USB_EP1R_SETUP_Msk /*!< Setup transaction completed */
bogdanm 0:9b334a45a8ff 5530
mbed_official 124:6a4a5b7d7324 5531 #define USB_EP1R_STAT_RX_Pos (12U)
mbed_official 124:6a4a5b7d7324 5532 #define USB_EP1R_STAT_RX_Msk (0x3U << USB_EP1R_STAT_RX_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 5533 #define USB_EP1R_STAT_RX USB_EP1R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
mbed_official 124:6a4a5b7d7324 5534 #define USB_EP1R_STAT_RX_0 (0x1U << USB_EP1R_STAT_RX_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 5535 #define USB_EP1R_STAT_RX_1 (0x2U << USB_EP1R_STAT_RX_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5536
mbed_official 124:6a4a5b7d7324 5537 #define USB_EP1R_DTOG_RX_Pos (14U)
mbed_official 124:6a4a5b7d7324 5538 #define USB_EP1R_DTOG_RX_Msk (0x1U << USB_EP1R_DTOG_RX_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5539 #define USB_EP1R_DTOG_RX USB_EP1R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
mbed_official 124:6a4a5b7d7324 5540 #define USB_EP1R_CTR_RX_Pos (15U)
mbed_official 124:6a4a5b7d7324 5541 #define USB_EP1R_CTR_RX_Msk (0x1U << USB_EP1R_CTR_RX_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5542 #define USB_EP1R_CTR_RX USB_EP1R_CTR_RX_Msk /*!< Correct Transfer for reception */
bogdanm 0:9b334a45a8ff 5543
bogdanm 0:9b334a45a8ff 5544 /******************* Bit definition for USB_EP2R register *******************/
mbed_official 124:6a4a5b7d7324 5545 #define USB_EP2R_EA_Pos (0U)
mbed_official 124:6a4a5b7d7324 5546 #define USB_EP2R_EA_Msk (0xFU << USB_EP2R_EA_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 5547 #define USB_EP2R_EA USB_EP2R_EA_Msk /*!< Endpoint Address */
mbed_official 124:6a4a5b7d7324 5548
mbed_official 124:6a4a5b7d7324 5549 #define USB_EP2R_STAT_TX_Pos (4U)
mbed_official 124:6a4a5b7d7324 5550 #define USB_EP2R_STAT_TX_Msk (0x3U << USB_EP2R_STAT_TX_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 5551 #define USB_EP2R_STAT_TX USB_EP2R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
mbed_official 124:6a4a5b7d7324 5552 #define USB_EP2R_STAT_TX_0 (0x1U << USB_EP2R_STAT_TX_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5553 #define USB_EP2R_STAT_TX_1 (0x2U << USB_EP2R_STAT_TX_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 5554
mbed_official 124:6a4a5b7d7324 5555 #define USB_EP2R_DTOG_TX_Pos (6U)
mbed_official 124:6a4a5b7d7324 5556 #define USB_EP2R_DTOG_TX_Msk (0x1U << USB_EP2R_DTOG_TX_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 5557 #define USB_EP2R_DTOG_TX USB_EP2R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
mbed_official 124:6a4a5b7d7324 5558 #define USB_EP2R_CTR_TX_Pos (7U)
mbed_official 124:6a4a5b7d7324 5559 #define USB_EP2R_CTR_TX_Msk (0x1U << USB_EP2R_CTR_TX_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5560 #define USB_EP2R_CTR_TX USB_EP2R_CTR_TX_Msk /*!< Correct Transfer for transmission */
mbed_official 124:6a4a5b7d7324 5561 #define USB_EP2R_EP_KIND_Pos (8U)
mbed_official 124:6a4a5b7d7324 5562 #define USB_EP2R_EP_KIND_Msk (0x1U << USB_EP2R_EP_KIND_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5563 #define USB_EP2R_EP_KIND USB_EP2R_EP_KIND_Msk /*!< Endpoint Kind */
mbed_official 124:6a4a5b7d7324 5564
mbed_official 124:6a4a5b7d7324 5565 #define USB_EP2R_EP_TYPE_Pos (9U)
mbed_official 124:6a4a5b7d7324 5566 #define USB_EP2R_EP_TYPE_Msk (0x3U << USB_EP2R_EP_TYPE_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 5567 #define USB_EP2R_EP_TYPE USB_EP2R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
mbed_official 124:6a4a5b7d7324 5568 #define USB_EP2R_EP_TYPE_0 (0x1U << USB_EP2R_EP_TYPE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5569 #define USB_EP2R_EP_TYPE_1 (0x2U << USB_EP2R_EP_TYPE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5570
mbed_official 124:6a4a5b7d7324 5571 #define USB_EP2R_SETUP_Pos (11U)
mbed_official 124:6a4a5b7d7324 5572 #define USB_EP2R_SETUP_Msk (0x1U << USB_EP2R_SETUP_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5573 #define USB_EP2R_SETUP USB_EP2R_SETUP_Msk /*!< Setup transaction completed */
mbed_official 124:6a4a5b7d7324 5574
mbed_official 124:6a4a5b7d7324 5575 #define USB_EP2R_STAT_RX_Pos (12U)
mbed_official 124:6a4a5b7d7324 5576 #define USB_EP2R_STAT_RX_Msk (0x3U << USB_EP2R_STAT_RX_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 5577 #define USB_EP2R_STAT_RX USB_EP2R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
mbed_official 124:6a4a5b7d7324 5578 #define USB_EP2R_STAT_RX_0 (0x1U << USB_EP2R_STAT_RX_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 5579 #define USB_EP2R_STAT_RX_1 (0x2U << USB_EP2R_STAT_RX_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5580
mbed_official 124:6a4a5b7d7324 5581 #define USB_EP2R_DTOG_RX_Pos (14U)
mbed_official 124:6a4a5b7d7324 5582 #define USB_EP2R_DTOG_RX_Msk (0x1U << USB_EP2R_DTOG_RX_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5583 #define USB_EP2R_DTOG_RX USB_EP2R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
mbed_official 124:6a4a5b7d7324 5584 #define USB_EP2R_CTR_RX_Pos (15U)
mbed_official 124:6a4a5b7d7324 5585 #define USB_EP2R_CTR_RX_Msk (0x1U << USB_EP2R_CTR_RX_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5586 #define USB_EP2R_CTR_RX USB_EP2R_CTR_RX_Msk /*!< Correct Transfer for reception */
bogdanm 0:9b334a45a8ff 5587
bogdanm 0:9b334a45a8ff 5588 /******************* Bit definition for USB_EP3R register *******************/
mbed_official 124:6a4a5b7d7324 5589 #define USB_EP3R_EA_Pos (0U)
mbed_official 124:6a4a5b7d7324 5590 #define USB_EP3R_EA_Msk (0xFU << USB_EP3R_EA_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 5591 #define USB_EP3R_EA USB_EP3R_EA_Msk /*!< Endpoint Address */
mbed_official 124:6a4a5b7d7324 5592
mbed_official 124:6a4a5b7d7324 5593 #define USB_EP3R_STAT_TX_Pos (4U)
mbed_official 124:6a4a5b7d7324 5594 #define USB_EP3R_STAT_TX_Msk (0x3U << USB_EP3R_STAT_TX_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 5595 #define USB_EP3R_STAT_TX USB_EP3R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
mbed_official 124:6a4a5b7d7324 5596 #define USB_EP3R_STAT_TX_0 (0x1U << USB_EP3R_STAT_TX_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5597 #define USB_EP3R_STAT_TX_1 (0x2U << USB_EP3R_STAT_TX_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 5598
mbed_official 124:6a4a5b7d7324 5599 #define USB_EP3R_DTOG_TX_Pos (6U)
mbed_official 124:6a4a5b7d7324 5600 #define USB_EP3R_DTOG_TX_Msk (0x1U << USB_EP3R_DTOG_TX_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 5601 #define USB_EP3R_DTOG_TX USB_EP3R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
mbed_official 124:6a4a5b7d7324 5602 #define USB_EP3R_CTR_TX_Pos (7U)
mbed_official 124:6a4a5b7d7324 5603 #define USB_EP3R_CTR_TX_Msk (0x1U << USB_EP3R_CTR_TX_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5604 #define USB_EP3R_CTR_TX USB_EP3R_CTR_TX_Msk /*!< Correct Transfer for transmission */
mbed_official 124:6a4a5b7d7324 5605 #define USB_EP3R_EP_KIND_Pos (8U)
mbed_official 124:6a4a5b7d7324 5606 #define USB_EP3R_EP_KIND_Msk (0x1U << USB_EP3R_EP_KIND_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5607 #define USB_EP3R_EP_KIND USB_EP3R_EP_KIND_Msk /*!< Endpoint Kind */
mbed_official 124:6a4a5b7d7324 5608
mbed_official 124:6a4a5b7d7324 5609 #define USB_EP3R_EP_TYPE_Pos (9U)
mbed_official 124:6a4a5b7d7324 5610 #define USB_EP3R_EP_TYPE_Msk (0x3U << USB_EP3R_EP_TYPE_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 5611 #define USB_EP3R_EP_TYPE USB_EP3R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
mbed_official 124:6a4a5b7d7324 5612 #define USB_EP3R_EP_TYPE_0 (0x1U << USB_EP3R_EP_TYPE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5613 #define USB_EP3R_EP_TYPE_1 (0x2U << USB_EP3R_EP_TYPE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5614
mbed_official 124:6a4a5b7d7324 5615 #define USB_EP3R_SETUP_Pos (11U)
mbed_official 124:6a4a5b7d7324 5616 #define USB_EP3R_SETUP_Msk (0x1U << USB_EP3R_SETUP_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5617 #define USB_EP3R_SETUP USB_EP3R_SETUP_Msk /*!< Setup transaction completed */
mbed_official 124:6a4a5b7d7324 5618
mbed_official 124:6a4a5b7d7324 5619 #define USB_EP3R_STAT_RX_Pos (12U)
mbed_official 124:6a4a5b7d7324 5620 #define USB_EP3R_STAT_RX_Msk (0x3U << USB_EP3R_STAT_RX_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 5621 #define USB_EP3R_STAT_RX USB_EP3R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
mbed_official 124:6a4a5b7d7324 5622 #define USB_EP3R_STAT_RX_0 (0x1U << USB_EP3R_STAT_RX_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 5623 #define USB_EP3R_STAT_RX_1 (0x2U << USB_EP3R_STAT_RX_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5624
mbed_official 124:6a4a5b7d7324 5625 #define USB_EP3R_DTOG_RX_Pos (14U)
mbed_official 124:6a4a5b7d7324 5626 #define USB_EP3R_DTOG_RX_Msk (0x1U << USB_EP3R_DTOG_RX_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5627 #define USB_EP3R_DTOG_RX USB_EP3R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
mbed_official 124:6a4a5b7d7324 5628 #define USB_EP3R_CTR_RX_Pos (15U)
mbed_official 124:6a4a5b7d7324 5629 #define USB_EP3R_CTR_RX_Msk (0x1U << USB_EP3R_CTR_RX_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5630 #define USB_EP3R_CTR_RX USB_EP3R_CTR_RX_Msk /*!< Correct Transfer for reception */
bogdanm 0:9b334a45a8ff 5631
bogdanm 0:9b334a45a8ff 5632 /******************* Bit definition for USB_EP4R register *******************/
mbed_official 124:6a4a5b7d7324 5633 #define USB_EP4R_EA_Pos (0U)
mbed_official 124:6a4a5b7d7324 5634 #define USB_EP4R_EA_Msk (0xFU << USB_EP4R_EA_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 5635 #define USB_EP4R_EA USB_EP4R_EA_Msk /*!< Endpoint Address */
mbed_official 124:6a4a5b7d7324 5636
mbed_official 124:6a4a5b7d7324 5637 #define USB_EP4R_STAT_TX_Pos (4U)
mbed_official 124:6a4a5b7d7324 5638 #define USB_EP4R_STAT_TX_Msk (0x3U << USB_EP4R_STAT_TX_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 5639 #define USB_EP4R_STAT_TX USB_EP4R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
mbed_official 124:6a4a5b7d7324 5640 #define USB_EP4R_STAT_TX_0 (0x1U << USB_EP4R_STAT_TX_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5641 #define USB_EP4R_STAT_TX_1 (0x2U << USB_EP4R_STAT_TX_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 5642
mbed_official 124:6a4a5b7d7324 5643 #define USB_EP4R_DTOG_TX_Pos (6U)
mbed_official 124:6a4a5b7d7324 5644 #define USB_EP4R_DTOG_TX_Msk (0x1U << USB_EP4R_DTOG_TX_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 5645 #define USB_EP4R_DTOG_TX USB_EP4R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
mbed_official 124:6a4a5b7d7324 5646 #define USB_EP4R_CTR_TX_Pos (7U)
mbed_official 124:6a4a5b7d7324 5647 #define USB_EP4R_CTR_TX_Msk (0x1U << USB_EP4R_CTR_TX_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5648 #define USB_EP4R_CTR_TX USB_EP4R_CTR_TX_Msk /*!< Correct Transfer for transmission */
mbed_official 124:6a4a5b7d7324 5649 #define USB_EP4R_EP_KIND_Pos (8U)
mbed_official 124:6a4a5b7d7324 5650 #define USB_EP4R_EP_KIND_Msk (0x1U << USB_EP4R_EP_KIND_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5651 #define USB_EP4R_EP_KIND USB_EP4R_EP_KIND_Msk /*!< Endpoint Kind */
mbed_official 124:6a4a5b7d7324 5652
mbed_official 124:6a4a5b7d7324 5653 #define USB_EP4R_EP_TYPE_Pos (9U)
mbed_official 124:6a4a5b7d7324 5654 #define USB_EP4R_EP_TYPE_Msk (0x3U << USB_EP4R_EP_TYPE_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 5655 #define USB_EP4R_EP_TYPE USB_EP4R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
mbed_official 124:6a4a5b7d7324 5656 #define USB_EP4R_EP_TYPE_0 (0x1U << USB_EP4R_EP_TYPE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5657 #define USB_EP4R_EP_TYPE_1 (0x2U << USB_EP4R_EP_TYPE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5658
mbed_official 124:6a4a5b7d7324 5659 #define USB_EP4R_SETUP_Pos (11U)
mbed_official 124:6a4a5b7d7324 5660 #define USB_EP4R_SETUP_Msk (0x1U << USB_EP4R_SETUP_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5661 #define USB_EP4R_SETUP USB_EP4R_SETUP_Msk /*!< Setup transaction completed */
mbed_official 124:6a4a5b7d7324 5662
mbed_official 124:6a4a5b7d7324 5663 #define USB_EP4R_STAT_RX_Pos (12U)
mbed_official 124:6a4a5b7d7324 5664 #define USB_EP4R_STAT_RX_Msk (0x3U << USB_EP4R_STAT_RX_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 5665 #define USB_EP4R_STAT_RX USB_EP4R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
mbed_official 124:6a4a5b7d7324 5666 #define USB_EP4R_STAT_RX_0 (0x1U << USB_EP4R_STAT_RX_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 5667 #define USB_EP4R_STAT_RX_1 (0x2U << USB_EP4R_STAT_RX_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5668
mbed_official 124:6a4a5b7d7324 5669 #define USB_EP4R_DTOG_RX_Pos (14U)
mbed_official 124:6a4a5b7d7324 5670 #define USB_EP4R_DTOG_RX_Msk (0x1U << USB_EP4R_DTOG_RX_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5671 #define USB_EP4R_DTOG_RX USB_EP4R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
mbed_official 124:6a4a5b7d7324 5672 #define USB_EP4R_CTR_RX_Pos (15U)
mbed_official 124:6a4a5b7d7324 5673 #define USB_EP4R_CTR_RX_Msk (0x1U << USB_EP4R_CTR_RX_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5674 #define USB_EP4R_CTR_RX USB_EP4R_CTR_RX_Msk /*!< Correct Transfer for reception */
bogdanm 0:9b334a45a8ff 5675
bogdanm 0:9b334a45a8ff 5676 /******************* Bit definition for USB_EP5R register *******************/
mbed_official 124:6a4a5b7d7324 5677 #define USB_EP5R_EA_Pos (0U)
mbed_official 124:6a4a5b7d7324 5678 #define USB_EP5R_EA_Msk (0xFU << USB_EP5R_EA_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 5679 #define USB_EP5R_EA USB_EP5R_EA_Msk /*!< Endpoint Address */
mbed_official 124:6a4a5b7d7324 5680
mbed_official 124:6a4a5b7d7324 5681 #define USB_EP5R_STAT_TX_Pos (4U)
mbed_official 124:6a4a5b7d7324 5682 #define USB_EP5R_STAT_TX_Msk (0x3U << USB_EP5R_STAT_TX_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 5683 #define USB_EP5R_STAT_TX USB_EP5R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
mbed_official 124:6a4a5b7d7324 5684 #define USB_EP5R_STAT_TX_0 (0x1U << USB_EP5R_STAT_TX_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5685 #define USB_EP5R_STAT_TX_1 (0x2U << USB_EP5R_STAT_TX_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 5686
mbed_official 124:6a4a5b7d7324 5687 #define USB_EP5R_DTOG_TX_Pos (6U)
mbed_official 124:6a4a5b7d7324 5688 #define USB_EP5R_DTOG_TX_Msk (0x1U << USB_EP5R_DTOG_TX_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 5689 #define USB_EP5R_DTOG_TX USB_EP5R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
mbed_official 124:6a4a5b7d7324 5690 #define USB_EP5R_CTR_TX_Pos (7U)
mbed_official 124:6a4a5b7d7324 5691 #define USB_EP5R_CTR_TX_Msk (0x1U << USB_EP5R_CTR_TX_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5692 #define USB_EP5R_CTR_TX USB_EP5R_CTR_TX_Msk /*!< Correct Transfer for transmission */
mbed_official 124:6a4a5b7d7324 5693 #define USB_EP5R_EP_KIND_Pos (8U)
mbed_official 124:6a4a5b7d7324 5694 #define USB_EP5R_EP_KIND_Msk (0x1U << USB_EP5R_EP_KIND_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5695 #define USB_EP5R_EP_KIND USB_EP5R_EP_KIND_Msk /*!< Endpoint Kind */
mbed_official 124:6a4a5b7d7324 5696
mbed_official 124:6a4a5b7d7324 5697 #define USB_EP5R_EP_TYPE_Pos (9U)
mbed_official 124:6a4a5b7d7324 5698 #define USB_EP5R_EP_TYPE_Msk (0x3U << USB_EP5R_EP_TYPE_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 5699 #define USB_EP5R_EP_TYPE USB_EP5R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
mbed_official 124:6a4a5b7d7324 5700 #define USB_EP5R_EP_TYPE_0 (0x1U << USB_EP5R_EP_TYPE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5701 #define USB_EP5R_EP_TYPE_1 (0x2U << USB_EP5R_EP_TYPE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5702
mbed_official 124:6a4a5b7d7324 5703 #define USB_EP5R_SETUP_Pos (11U)
mbed_official 124:6a4a5b7d7324 5704 #define USB_EP5R_SETUP_Msk (0x1U << USB_EP5R_SETUP_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5705 #define USB_EP5R_SETUP USB_EP5R_SETUP_Msk /*!< Setup transaction completed */
mbed_official 124:6a4a5b7d7324 5706
mbed_official 124:6a4a5b7d7324 5707 #define USB_EP5R_STAT_RX_Pos (12U)
mbed_official 124:6a4a5b7d7324 5708 #define USB_EP5R_STAT_RX_Msk (0x3U << USB_EP5R_STAT_RX_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 5709 #define USB_EP5R_STAT_RX USB_EP5R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
mbed_official 124:6a4a5b7d7324 5710 #define USB_EP5R_STAT_RX_0 (0x1U << USB_EP5R_STAT_RX_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 5711 #define USB_EP5R_STAT_RX_1 (0x2U << USB_EP5R_STAT_RX_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5712
mbed_official 124:6a4a5b7d7324 5713 #define USB_EP5R_DTOG_RX_Pos (14U)
mbed_official 124:6a4a5b7d7324 5714 #define USB_EP5R_DTOG_RX_Msk (0x1U << USB_EP5R_DTOG_RX_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5715 #define USB_EP5R_DTOG_RX USB_EP5R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
mbed_official 124:6a4a5b7d7324 5716 #define USB_EP5R_CTR_RX_Pos (15U)
mbed_official 124:6a4a5b7d7324 5717 #define USB_EP5R_CTR_RX_Msk (0x1U << USB_EP5R_CTR_RX_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5718 #define USB_EP5R_CTR_RX USB_EP5R_CTR_RX_Msk /*!< Correct Transfer for reception */
bogdanm 0:9b334a45a8ff 5719
bogdanm 0:9b334a45a8ff 5720 /******************* Bit definition for USB_EP6R register *******************/
mbed_official 124:6a4a5b7d7324 5721 #define USB_EP6R_EA_Pos (0U)
mbed_official 124:6a4a5b7d7324 5722 #define USB_EP6R_EA_Msk (0xFU << USB_EP6R_EA_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 5723 #define USB_EP6R_EA USB_EP6R_EA_Msk /*!< Endpoint Address */
mbed_official 124:6a4a5b7d7324 5724
mbed_official 124:6a4a5b7d7324 5725 #define USB_EP6R_STAT_TX_Pos (4U)
mbed_official 124:6a4a5b7d7324 5726 #define USB_EP6R_STAT_TX_Msk (0x3U << USB_EP6R_STAT_TX_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 5727 #define USB_EP6R_STAT_TX USB_EP6R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
mbed_official 124:6a4a5b7d7324 5728 #define USB_EP6R_STAT_TX_0 (0x1U << USB_EP6R_STAT_TX_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5729 #define USB_EP6R_STAT_TX_1 (0x2U << USB_EP6R_STAT_TX_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 5730
mbed_official 124:6a4a5b7d7324 5731 #define USB_EP6R_DTOG_TX_Pos (6U)
mbed_official 124:6a4a5b7d7324 5732 #define USB_EP6R_DTOG_TX_Msk (0x1U << USB_EP6R_DTOG_TX_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 5733 #define USB_EP6R_DTOG_TX USB_EP6R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
mbed_official 124:6a4a5b7d7324 5734 #define USB_EP6R_CTR_TX_Pos (7U)
mbed_official 124:6a4a5b7d7324 5735 #define USB_EP6R_CTR_TX_Msk (0x1U << USB_EP6R_CTR_TX_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5736 #define USB_EP6R_CTR_TX USB_EP6R_CTR_TX_Msk /*!< Correct Transfer for transmission */
mbed_official 124:6a4a5b7d7324 5737 #define USB_EP6R_EP_KIND_Pos (8U)
mbed_official 124:6a4a5b7d7324 5738 #define USB_EP6R_EP_KIND_Msk (0x1U << USB_EP6R_EP_KIND_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5739 #define USB_EP6R_EP_KIND USB_EP6R_EP_KIND_Msk /*!< Endpoint Kind */
mbed_official 124:6a4a5b7d7324 5740
mbed_official 124:6a4a5b7d7324 5741 #define USB_EP6R_EP_TYPE_Pos (9U)
mbed_official 124:6a4a5b7d7324 5742 #define USB_EP6R_EP_TYPE_Msk (0x3U << USB_EP6R_EP_TYPE_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 5743 #define USB_EP6R_EP_TYPE USB_EP6R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
mbed_official 124:6a4a5b7d7324 5744 #define USB_EP6R_EP_TYPE_0 (0x1U << USB_EP6R_EP_TYPE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5745 #define USB_EP6R_EP_TYPE_1 (0x2U << USB_EP6R_EP_TYPE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5746
mbed_official 124:6a4a5b7d7324 5747 #define USB_EP6R_SETUP_Pos (11U)
mbed_official 124:6a4a5b7d7324 5748 #define USB_EP6R_SETUP_Msk (0x1U << USB_EP6R_SETUP_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5749 #define USB_EP6R_SETUP USB_EP6R_SETUP_Msk /*!< Setup transaction completed */
mbed_official 124:6a4a5b7d7324 5750
mbed_official 124:6a4a5b7d7324 5751 #define USB_EP6R_STAT_RX_Pos (12U)
mbed_official 124:6a4a5b7d7324 5752 #define USB_EP6R_STAT_RX_Msk (0x3U << USB_EP6R_STAT_RX_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 5753 #define USB_EP6R_STAT_RX USB_EP6R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
mbed_official 124:6a4a5b7d7324 5754 #define USB_EP6R_STAT_RX_0 (0x1U << USB_EP6R_STAT_RX_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 5755 #define USB_EP6R_STAT_RX_1 (0x2U << USB_EP6R_STAT_RX_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5756
mbed_official 124:6a4a5b7d7324 5757 #define USB_EP6R_DTOG_RX_Pos (14U)
mbed_official 124:6a4a5b7d7324 5758 #define USB_EP6R_DTOG_RX_Msk (0x1U << USB_EP6R_DTOG_RX_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5759 #define USB_EP6R_DTOG_RX USB_EP6R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
mbed_official 124:6a4a5b7d7324 5760 #define USB_EP6R_CTR_RX_Pos (15U)
mbed_official 124:6a4a5b7d7324 5761 #define USB_EP6R_CTR_RX_Msk (0x1U << USB_EP6R_CTR_RX_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5762 #define USB_EP6R_CTR_RX USB_EP6R_CTR_RX_Msk /*!< Correct Transfer for reception */
bogdanm 0:9b334a45a8ff 5763
bogdanm 0:9b334a45a8ff 5764 /******************* Bit definition for USB_EP7R register *******************/
mbed_official 124:6a4a5b7d7324 5765 #define USB_EP7R_EA_Pos (0U)
mbed_official 124:6a4a5b7d7324 5766 #define USB_EP7R_EA_Msk (0xFU << USB_EP7R_EA_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 5767 #define USB_EP7R_EA USB_EP7R_EA_Msk /*!< Endpoint Address */
mbed_official 124:6a4a5b7d7324 5768
mbed_official 124:6a4a5b7d7324 5769 #define USB_EP7R_STAT_TX_Pos (4U)
mbed_official 124:6a4a5b7d7324 5770 #define USB_EP7R_STAT_TX_Msk (0x3U << USB_EP7R_STAT_TX_Pos) /*!< 0x00000030 */
mbed_official 124:6a4a5b7d7324 5771 #define USB_EP7R_STAT_TX USB_EP7R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
mbed_official 124:6a4a5b7d7324 5772 #define USB_EP7R_STAT_TX_0 (0x1U << USB_EP7R_STAT_TX_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5773 #define USB_EP7R_STAT_TX_1 (0x2U << USB_EP7R_STAT_TX_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 5774
mbed_official 124:6a4a5b7d7324 5775 #define USB_EP7R_DTOG_TX_Pos (6U)
mbed_official 124:6a4a5b7d7324 5776 #define USB_EP7R_DTOG_TX_Msk (0x1U << USB_EP7R_DTOG_TX_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 5777 #define USB_EP7R_DTOG_TX USB_EP7R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
mbed_official 124:6a4a5b7d7324 5778 #define USB_EP7R_CTR_TX_Pos (7U)
mbed_official 124:6a4a5b7d7324 5779 #define USB_EP7R_CTR_TX_Msk (0x1U << USB_EP7R_CTR_TX_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5780 #define USB_EP7R_CTR_TX USB_EP7R_CTR_TX_Msk /*!< Correct Transfer for transmission */
mbed_official 124:6a4a5b7d7324 5781 #define USB_EP7R_EP_KIND_Pos (8U)
mbed_official 124:6a4a5b7d7324 5782 #define USB_EP7R_EP_KIND_Msk (0x1U << USB_EP7R_EP_KIND_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5783 #define USB_EP7R_EP_KIND USB_EP7R_EP_KIND_Msk /*!< Endpoint Kind */
mbed_official 124:6a4a5b7d7324 5784
mbed_official 124:6a4a5b7d7324 5785 #define USB_EP7R_EP_TYPE_Pos (9U)
mbed_official 124:6a4a5b7d7324 5786 #define USB_EP7R_EP_TYPE_Msk (0x3U << USB_EP7R_EP_TYPE_Pos) /*!< 0x00000600 */
mbed_official 124:6a4a5b7d7324 5787 #define USB_EP7R_EP_TYPE USB_EP7R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
mbed_official 124:6a4a5b7d7324 5788 #define USB_EP7R_EP_TYPE_0 (0x1U << USB_EP7R_EP_TYPE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5789 #define USB_EP7R_EP_TYPE_1 (0x2U << USB_EP7R_EP_TYPE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5790
mbed_official 124:6a4a5b7d7324 5791 #define USB_EP7R_SETUP_Pos (11U)
mbed_official 124:6a4a5b7d7324 5792 #define USB_EP7R_SETUP_Msk (0x1U << USB_EP7R_SETUP_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5793 #define USB_EP7R_SETUP USB_EP7R_SETUP_Msk /*!< Setup transaction completed */
mbed_official 124:6a4a5b7d7324 5794
mbed_official 124:6a4a5b7d7324 5795 #define USB_EP7R_STAT_RX_Pos (12U)
mbed_official 124:6a4a5b7d7324 5796 #define USB_EP7R_STAT_RX_Msk (0x3U << USB_EP7R_STAT_RX_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 5797 #define USB_EP7R_STAT_RX USB_EP7R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
mbed_official 124:6a4a5b7d7324 5798 #define USB_EP7R_STAT_RX_0 (0x1U << USB_EP7R_STAT_RX_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 5799 #define USB_EP7R_STAT_RX_1 (0x2U << USB_EP7R_STAT_RX_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5800
mbed_official 124:6a4a5b7d7324 5801 #define USB_EP7R_DTOG_RX_Pos (14U)
mbed_official 124:6a4a5b7d7324 5802 #define USB_EP7R_DTOG_RX_Msk (0x1U << USB_EP7R_DTOG_RX_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5803 #define USB_EP7R_DTOG_RX USB_EP7R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
mbed_official 124:6a4a5b7d7324 5804 #define USB_EP7R_CTR_RX_Pos (15U)
mbed_official 124:6a4a5b7d7324 5805 #define USB_EP7R_CTR_RX_Msk (0x1U << USB_EP7R_CTR_RX_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5806 #define USB_EP7R_CTR_RX USB_EP7R_CTR_RX_Msk /*!< Correct Transfer for reception */
bogdanm 0:9b334a45a8ff 5807
bogdanm 0:9b334a45a8ff 5808 /*!< Common registers */
bogdanm 0:9b334a45a8ff 5809 /******************* Bit definition for USB_CNTR register *******************/
mbed_official 124:6a4a5b7d7324 5810 #define USB_CNTR_FRES_Pos (0U)
mbed_official 124:6a4a5b7d7324 5811 #define USB_CNTR_FRES_Msk (0x1U << USB_CNTR_FRES_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 5812 #define USB_CNTR_FRES USB_CNTR_FRES_Msk /*!< Force USB Reset */
mbed_official 124:6a4a5b7d7324 5813 #define USB_CNTR_PDWN_Pos (1U)
mbed_official 124:6a4a5b7d7324 5814 #define USB_CNTR_PDWN_Msk (0x1U << USB_CNTR_PDWN_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 5815 #define USB_CNTR_PDWN USB_CNTR_PDWN_Msk /*!< Power down */
mbed_official 124:6a4a5b7d7324 5816 #define USB_CNTR_LP_MODE_Pos (2U)
mbed_official 124:6a4a5b7d7324 5817 #define USB_CNTR_LP_MODE_Msk (0x1U << USB_CNTR_LP_MODE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 5818 #define USB_CNTR_LP_MODE USB_CNTR_LP_MODE_Msk /*!< Low-power mode */
mbed_official 124:6a4a5b7d7324 5819 #define USB_CNTR_FSUSP_Pos (3U)
mbed_official 124:6a4a5b7d7324 5820 #define USB_CNTR_FSUSP_Msk (0x1U << USB_CNTR_FSUSP_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 5821 #define USB_CNTR_FSUSP USB_CNTR_FSUSP_Msk /*!< Force suspend */
mbed_official 124:6a4a5b7d7324 5822 #define USB_CNTR_RESUME_Pos (4U)
mbed_official 124:6a4a5b7d7324 5823 #define USB_CNTR_RESUME_Msk (0x1U << USB_CNTR_RESUME_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5824 #define USB_CNTR_RESUME USB_CNTR_RESUME_Msk /*!< Resume request */
mbed_official 124:6a4a5b7d7324 5825 #define USB_CNTR_ESOFM_Pos (8U)
mbed_official 124:6a4a5b7d7324 5826 #define USB_CNTR_ESOFM_Msk (0x1U << USB_CNTR_ESOFM_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5827 #define USB_CNTR_ESOFM USB_CNTR_ESOFM_Msk /*!< Expected Start Of Frame Interrupt Mask */
mbed_official 124:6a4a5b7d7324 5828 #define USB_CNTR_SOFM_Pos (9U)
mbed_official 124:6a4a5b7d7324 5829 #define USB_CNTR_SOFM_Msk (0x1U << USB_CNTR_SOFM_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5830 #define USB_CNTR_SOFM USB_CNTR_SOFM_Msk /*!< Start Of Frame Interrupt Mask */
mbed_official 124:6a4a5b7d7324 5831 #define USB_CNTR_RESETM_Pos (10U)
mbed_official 124:6a4a5b7d7324 5832 #define USB_CNTR_RESETM_Msk (0x1U << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5833 #define USB_CNTR_RESETM USB_CNTR_RESETM_Msk /*!< RESET Interrupt Mask */
mbed_official 124:6a4a5b7d7324 5834 #define USB_CNTR_SUSPM_Pos (11U)
mbed_official 124:6a4a5b7d7324 5835 #define USB_CNTR_SUSPM_Msk (0x1U << USB_CNTR_SUSPM_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5836 #define USB_CNTR_SUSPM USB_CNTR_SUSPM_Msk /*!< Suspend mode Interrupt Mask */
mbed_official 124:6a4a5b7d7324 5837 #define USB_CNTR_WKUPM_Pos (12U)
mbed_official 124:6a4a5b7d7324 5838 #define USB_CNTR_WKUPM_Msk (0x1U << USB_CNTR_WKUPM_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 5839 #define USB_CNTR_WKUPM USB_CNTR_WKUPM_Msk /*!< Wakeup Interrupt Mask */
mbed_official 124:6a4a5b7d7324 5840 #define USB_CNTR_ERRM_Pos (13U)
mbed_official 124:6a4a5b7d7324 5841 #define USB_CNTR_ERRM_Msk (0x1U << USB_CNTR_ERRM_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5842 #define USB_CNTR_ERRM USB_CNTR_ERRM_Msk /*!< Error Interrupt Mask */
mbed_official 124:6a4a5b7d7324 5843 #define USB_CNTR_PMAOVRM_Pos (14U)
mbed_official 124:6a4a5b7d7324 5844 #define USB_CNTR_PMAOVRM_Msk (0x1U << USB_CNTR_PMAOVRM_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5845 #define USB_CNTR_PMAOVRM USB_CNTR_PMAOVRM_Msk /*!< Packet Memory Area Over / Underrun Interrupt Mask */
mbed_official 124:6a4a5b7d7324 5846 #define USB_CNTR_CTRM_Pos (15U)
mbed_official 124:6a4a5b7d7324 5847 #define USB_CNTR_CTRM_Msk (0x1U << USB_CNTR_CTRM_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5848 #define USB_CNTR_CTRM USB_CNTR_CTRM_Msk /*!< Correct Transfer Interrupt Mask */
bogdanm 0:9b334a45a8ff 5849
bogdanm 0:9b334a45a8ff 5850 /******************* Bit definition for USB_ISTR register *******************/
mbed_official 124:6a4a5b7d7324 5851 #define USB_ISTR_EP_ID_Pos (0U)
mbed_official 124:6a4a5b7d7324 5852 #define USB_ISTR_EP_ID_Msk (0xFU << USB_ISTR_EP_ID_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 5853 #define USB_ISTR_EP_ID USB_ISTR_EP_ID_Msk /*!< Endpoint Identifier */
mbed_official 124:6a4a5b7d7324 5854 #define USB_ISTR_DIR_Pos (4U)
mbed_official 124:6a4a5b7d7324 5855 #define USB_ISTR_DIR_Msk (0x1U << USB_ISTR_DIR_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5856 #define USB_ISTR_DIR USB_ISTR_DIR_Msk /*!< Direction of transaction */
mbed_official 124:6a4a5b7d7324 5857 #define USB_ISTR_ESOF_Pos (8U)
mbed_official 124:6a4a5b7d7324 5858 #define USB_ISTR_ESOF_Msk (0x1U << USB_ISTR_ESOF_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 5859 #define USB_ISTR_ESOF USB_ISTR_ESOF_Msk /*!< Expected Start Of Frame */
mbed_official 124:6a4a5b7d7324 5860 #define USB_ISTR_SOF_Pos (9U)
mbed_official 124:6a4a5b7d7324 5861 #define USB_ISTR_SOF_Msk (0x1U << USB_ISTR_SOF_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 5862 #define USB_ISTR_SOF USB_ISTR_SOF_Msk /*!< Start Of Frame */
mbed_official 124:6a4a5b7d7324 5863 #define USB_ISTR_RESET_Pos (10U)
mbed_official 124:6a4a5b7d7324 5864 #define USB_ISTR_RESET_Msk (0x1U << USB_ISTR_RESET_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 5865 #define USB_ISTR_RESET USB_ISTR_RESET_Msk /*!< USB RESET request */
mbed_official 124:6a4a5b7d7324 5866 #define USB_ISTR_SUSP_Pos (11U)
mbed_official 124:6a4a5b7d7324 5867 #define USB_ISTR_SUSP_Msk (0x1U << USB_ISTR_SUSP_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 5868 #define USB_ISTR_SUSP USB_ISTR_SUSP_Msk /*!< Suspend mode request */
mbed_official 124:6a4a5b7d7324 5869 #define USB_ISTR_WKUP_Pos (12U)
mbed_official 124:6a4a5b7d7324 5870 #define USB_ISTR_WKUP_Msk (0x1U << USB_ISTR_WKUP_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 5871 #define USB_ISTR_WKUP USB_ISTR_WKUP_Msk /*!< Wake up */
mbed_official 124:6a4a5b7d7324 5872 #define USB_ISTR_ERR_Pos (13U)
mbed_official 124:6a4a5b7d7324 5873 #define USB_ISTR_ERR_Msk (0x1U << USB_ISTR_ERR_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5874 #define USB_ISTR_ERR USB_ISTR_ERR_Msk /*!< Error */
mbed_official 124:6a4a5b7d7324 5875 #define USB_ISTR_PMAOVR_Pos (14U)
mbed_official 124:6a4a5b7d7324 5876 #define USB_ISTR_PMAOVR_Msk (0x1U << USB_ISTR_PMAOVR_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5877 #define USB_ISTR_PMAOVR USB_ISTR_PMAOVR_Msk /*!< Packet Memory Area Over / Underrun */
mbed_official 124:6a4a5b7d7324 5878 #define USB_ISTR_CTR_Pos (15U)
mbed_official 124:6a4a5b7d7324 5879 #define USB_ISTR_CTR_Msk (0x1U << USB_ISTR_CTR_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5880 #define USB_ISTR_CTR USB_ISTR_CTR_Msk /*!< Correct Transfer */
bogdanm 0:9b334a45a8ff 5881
bogdanm 0:9b334a45a8ff 5882 /******************* Bit definition for USB_FNR register ********************/
mbed_official 124:6a4a5b7d7324 5883 #define USB_FNR_FN_Pos (0U)
mbed_official 124:6a4a5b7d7324 5884 #define USB_FNR_FN_Msk (0x7FFU << USB_FNR_FN_Pos) /*!< 0x000007FF */
mbed_official 124:6a4a5b7d7324 5885 #define USB_FNR_FN USB_FNR_FN_Msk /*!< Frame Number */
mbed_official 124:6a4a5b7d7324 5886 #define USB_FNR_LSOF_Pos (11U)
mbed_official 124:6a4a5b7d7324 5887 #define USB_FNR_LSOF_Msk (0x3U << USB_FNR_LSOF_Pos) /*!< 0x00001800 */
mbed_official 124:6a4a5b7d7324 5888 #define USB_FNR_LSOF USB_FNR_LSOF_Msk /*!< Lost SOF */
mbed_official 124:6a4a5b7d7324 5889 #define USB_FNR_LCK_Pos (13U)
mbed_official 124:6a4a5b7d7324 5890 #define USB_FNR_LCK_Msk (0x1U << USB_FNR_LCK_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 5891 #define USB_FNR_LCK USB_FNR_LCK_Msk /*!< Locked */
mbed_official 124:6a4a5b7d7324 5892 #define USB_FNR_RXDM_Pos (14U)
mbed_official 124:6a4a5b7d7324 5893 #define USB_FNR_RXDM_Msk (0x1U << USB_FNR_RXDM_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 5894 #define USB_FNR_RXDM USB_FNR_RXDM_Msk /*!< Receive Data - Line Status */
mbed_official 124:6a4a5b7d7324 5895 #define USB_FNR_RXDP_Pos (15U)
mbed_official 124:6a4a5b7d7324 5896 #define USB_FNR_RXDP_Msk (0x1U << USB_FNR_RXDP_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 5897 #define USB_FNR_RXDP USB_FNR_RXDP_Msk /*!< Receive Data + Line Status */
bogdanm 0:9b334a45a8ff 5898
bogdanm 0:9b334a45a8ff 5899 /****************** Bit definition for USB_DADDR register *******************/
mbed_official 124:6a4a5b7d7324 5900 #define USB_DADDR_ADD_Pos (0U)
mbed_official 124:6a4a5b7d7324 5901 #define USB_DADDR_ADD_Msk (0x7FU << USB_DADDR_ADD_Pos) /*!< 0x0000007F */
mbed_official 124:6a4a5b7d7324 5902 #define USB_DADDR_ADD USB_DADDR_ADD_Msk /*!< ADD[6:0] bits (Device Address) */
mbed_official 124:6a4a5b7d7324 5903 #define USB_DADDR_ADD0_Pos (0U)
mbed_official 124:6a4a5b7d7324 5904 #define USB_DADDR_ADD0_Msk (0x1U << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 5905 #define USB_DADDR_ADD0 USB_DADDR_ADD0_Msk /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 5906 #define USB_DADDR_ADD1_Pos (1U)
mbed_official 124:6a4a5b7d7324 5907 #define USB_DADDR_ADD1_Msk (0x1U << USB_DADDR_ADD1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 5908 #define USB_DADDR_ADD1 USB_DADDR_ADD1_Msk /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 5909 #define USB_DADDR_ADD2_Pos (2U)
mbed_official 124:6a4a5b7d7324 5910 #define USB_DADDR_ADD2_Msk (0x1U << USB_DADDR_ADD2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 5911 #define USB_DADDR_ADD2 USB_DADDR_ADD2_Msk /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 5912 #define USB_DADDR_ADD3_Pos (3U)
mbed_official 124:6a4a5b7d7324 5913 #define USB_DADDR_ADD3_Msk (0x1U << USB_DADDR_ADD3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 5914 #define USB_DADDR_ADD3 USB_DADDR_ADD3_Msk /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 5915 #define USB_DADDR_ADD4_Pos (4U)
mbed_official 124:6a4a5b7d7324 5916 #define USB_DADDR_ADD4_Msk (0x1U << USB_DADDR_ADD4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 5917 #define USB_DADDR_ADD4 USB_DADDR_ADD4_Msk /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 5918 #define USB_DADDR_ADD5_Pos (5U)
mbed_official 124:6a4a5b7d7324 5919 #define USB_DADDR_ADD5_Msk (0x1U << USB_DADDR_ADD5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 5920 #define USB_DADDR_ADD5 USB_DADDR_ADD5_Msk /*!< Bit 5 */
mbed_official 124:6a4a5b7d7324 5921 #define USB_DADDR_ADD6_Pos (6U)
mbed_official 124:6a4a5b7d7324 5922 #define USB_DADDR_ADD6_Msk (0x1U << USB_DADDR_ADD6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 5923 #define USB_DADDR_ADD6 USB_DADDR_ADD6_Msk /*!< Bit 6 */
mbed_official 124:6a4a5b7d7324 5924
mbed_official 124:6a4a5b7d7324 5925 #define USB_DADDR_EF_Pos (7U)
mbed_official 124:6a4a5b7d7324 5926 #define USB_DADDR_EF_Msk (0x1U << USB_DADDR_EF_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 5927 #define USB_DADDR_EF USB_DADDR_EF_Msk /*!< Enable Function */
bogdanm 0:9b334a45a8ff 5928
bogdanm 0:9b334a45a8ff 5929 /****************** Bit definition for USB_BTABLE register ******************/
mbed_official 124:6a4a5b7d7324 5930 #define USB_BTABLE_BTABLE_Pos (3U)
mbed_official 124:6a4a5b7d7324 5931 #define USB_BTABLE_BTABLE_Msk (0x1FFFU << USB_BTABLE_BTABLE_Pos) /*!< 0x0000FFF8 */
mbed_official 124:6a4a5b7d7324 5932 #define USB_BTABLE_BTABLE USB_BTABLE_BTABLE_Msk /*!< Buffer Table */
bogdanm 0:9b334a45a8ff 5933
bogdanm 0:9b334a45a8ff 5934 /*!< Buffer descriptor table */
bogdanm 0:9b334a45a8ff 5935 /***************** Bit definition for USB_ADDR0_TX register *****************/
mbed_official 124:6a4a5b7d7324 5936 #define USB_ADDR0_TX_ADDR0_TX_Pos (1U)
mbed_official 124:6a4a5b7d7324 5937 #define USB_ADDR0_TX_ADDR0_TX_Msk (0x7FFFU << USB_ADDR0_TX_ADDR0_TX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 5938 #define USB_ADDR0_TX_ADDR0_TX USB_ADDR0_TX_ADDR0_TX_Msk /*!< Transmission Buffer Address 0 */
bogdanm 0:9b334a45a8ff 5939
bogdanm 0:9b334a45a8ff 5940 /***************** Bit definition for USB_ADDR1_TX register *****************/
mbed_official 124:6a4a5b7d7324 5941 #define USB_ADDR1_TX_ADDR1_TX_Pos (1U)
mbed_official 124:6a4a5b7d7324 5942 #define USB_ADDR1_TX_ADDR1_TX_Msk (0x7FFFU << USB_ADDR1_TX_ADDR1_TX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 5943 #define USB_ADDR1_TX_ADDR1_TX USB_ADDR1_TX_ADDR1_TX_Msk /*!< Transmission Buffer Address 1 */
bogdanm 0:9b334a45a8ff 5944
bogdanm 0:9b334a45a8ff 5945 /***************** Bit definition for USB_ADDR2_TX register *****************/
mbed_official 124:6a4a5b7d7324 5946 #define USB_ADDR2_TX_ADDR2_TX_Pos (1U)
mbed_official 124:6a4a5b7d7324 5947 #define USB_ADDR2_TX_ADDR2_TX_Msk (0x7FFFU << USB_ADDR2_TX_ADDR2_TX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 5948 #define USB_ADDR2_TX_ADDR2_TX USB_ADDR2_TX_ADDR2_TX_Msk /*!< Transmission Buffer Address 2 */
bogdanm 0:9b334a45a8ff 5949
bogdanm 0:9b334a45a8ff 5950 /***************** Bit definition for USB_ADDR3_TX register *****************/
mbed_official 124:6a4a5b7d7324 5951 #define USB_ADDR3_TX_ADDR3_TX_Pos (1U)
mbed_official 124:6a4a5b7d7324 5952 #define USB_ADDR3_TX_ADDR3_TX_Msk (0x7FFFU << USB_ADDR3_TX_ADDR3_TX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 5953 #define USB_ADDR3_TX_ADDR3_TX USB_ADDR3_TX_ADDR3_TX_Msk /*!< Transmission Buffer Address 3 */
bogdanm 0:9b334a45a8ff 5954
bogdanm 0:9b334a45a8ff 5955 /***************** Bit definition for USB_ADDR4_TX register *****************/
mbed_official 124:6a4a5b7d7324 5956 #define USB_ADDR4_TX_ADDR4_TX_Pos (1U)
mbed_official 124:6a4a5b7d7324 5957 #define USB_ADDR4_TX_ADDR4_TX_Msk (0x7FFFU << USB_ADDR4_TX_ADDR4_TX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 5958 #define USB_ADDR4_TX_ADDR4_TX USB_ADDR4_TX_ADDR4_TX_Msk /*!< Transmission Buffer Address 4 */
bogdanm 0:9b334a45a8ff 5959
bogdanm 0:9b334a45a8ff 5960 /***************** Bit definition for USB_ADDR5_TX register *****************/
mbed_official 124:6a4a5b7d7324 5961 #define USB_ADDR5_TX_ADDR5_TX_Pos (1U)
mbed_official 124:6a4a5b7d7324 5962 #define USB_ADDR5_TX_ADDR5_TX_Msk (0x7FFFU << USB_ADDR5_TX_ADDR5_TX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 5963 #define USB_ADDR5_TX_ADDR5_TX USB_ADDR5_TX_ADDR5_TX_Msk /*!< Transmission Buffer Address 5 */
bogdanm 0:9b334a45a8ff 5964
bogdanm 0:9b334a45a8ff 5965 /***************** Bit definition for USB_ADDR6_TX register *****************/
mbed_official 124:6a4a5b7d7324 5966 #define USB_ADDR6_TX_ADDR6_TX_Pos (1U)
mbed_official 124:6a4a5b7d7324 5967 #define USB_ADDR6_TX_ADDR6_TX_Msk (0x7FFFU << USB_ADDR6_TX_ADDR6_TX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 5968 #define USB_ADDR6_TX_ADDR6_TX USB_ADDR6_TX_ADDR6_TX_Msk /*!< Transmission Buffer Address 6 */
bogdanm 0:9b334a45a8ff 5969
bogdanm 0:9b334a45a8ff 5970 /***************** Bit definition for USB_ADDR7_TX register *****************/
mbed_official 124:6a4a5b7d7324 5971 #define USB_ADDR7_TX_ADDR7_TX_Pos (1U)
mbed_official 124:6a4a5b7d7324 5972 #define USB_ADDR7_TX_ADDR7_TX_Msk (0x7FFFU << USB_ADDR7_TX_ADDR7_TX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 5973 #define USB_ADDR7_TX_ADDR7_TX USB_ADDR7_TX_ADDR7_TX_Msk /*!< Transmission Buffer Address 7 */
bogdanm 0:9b334a45a8ff 5974
bogdanm 0:9b334a45a8ff 5975 /*----------------------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 5976
bogdanm 0:9b334a45a8ff 5977 /***************** Bit definition for USB_COUNT0_TX register ****************/
mbed_official 124:6a4a5b7d7324 5978 #define USB_COUNT0_TX_COUNT0_TX_Pos (0U)
mbed_official 124:6a4a5b7d7324 5979 #define USB_COUNT0_TX_COUNT0_TX_Msk (0x3FFU << USB_COUNT0_TX_COUNT0_TX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 5980 #define USB_COUNT0_TX_COUNT0_TX USB_COUNT0_TX_COUNT0_TX_Msk /*!< Transmission Byte Count 0 */
bogdanm 0:9b334a45a8ff 5981
bogdanm 0:9b334a45a8ff 5982 /***************** Bit definition for USB_COUNT1_TX register ****************/
mbed_official 124:6a4a5b7d7324 5983 #define USB_COUNT1_TX_COUNT1_TX_Pos (0U)
mbed_official 124:6a4a5b7d7324 5984 #define USB_COUNT1_TX_COUNT1_TX_Msk (0x3FFU << USB_COUNT1_TX_COUNT1_TX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 5985 #define USB_COUNT1_TX_COUNT1_TX USB_COUNT1_TX_COUNT1_TX_Msk /*!< Transmission Byte Count 1 */
bogdanm 0:9b334a45a8ff 5986
bogdanm 0:9b334a45a8ff 5987 /***************** Bit definition for USB_COUNT2_TX register ****************/
mbed_official 124:6a4a5b7d7324 5988 #define USB_COUNT2_TX_COUNT2_TX_Pos (0U)
mbed_official 124:6a4a5b7d7324 5989 #define USB_COUNT2_TX_COUNT2_TX_Msk (0x3FFU << USB_COUNT2_TX_COUNT2_TX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 5990 #define USB_COUNT2_TX_COUNT2_TX USB_COUNT2_TX_COUNT2_TX_Msk /*!< Transmission Byte Count 2 */
bogdanm 0:9b334a45a8ff 5991
bogdanm 0:9b334a45a8ff 5992 /***************** Bit definition for USB_COUNT3_TX register ****************/
mbed_official 124:6a4a5b7d7324 5993 #define USB_COUNT3_TX_COUNT3_TX_Pos (0U)
mbed_official 124:6a4a5b7d7324 5994 #define USB_COUNT3_TX_COUNT3_TX_Msk (0x3FFU << USB_COUNT3_TX_COUNT3_TX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 5995 #define USB_COUNT3_TX_COUNT3_TX USB_COUNT3_TX_COUNT3_TX_Msk /*!< Transmission Byte Count 3 */
bogdanm 0:9b334a45a8ff 5996
bogdanm 0:9b334a45a8ff 5997 /***************** Bit definition for USB_COUNT4_TX register ****************/
mbed_official 124:6a4a5b7d7324 5998 #define USB_COUNT4_TX_COUNT4_TX_Pos (0U)
mbed_official 124:6a4a5b7d7324 5999 #define USB_COUNT4_TX_COUNT4_TX_Msk (0x3FFU << USB_COUNT4_TX_COUNT4_TX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 6000 #define USB_COUNT4_TX_COUNT4_TX USB_COUNT4_TX_COUNT4_TX_Msk /*!< Transmission Byte Count 4 */
bogdanm 0:9b334a45a8ff 6001
bogdanm 0:9b334a45a8ff 6002 /***************** Bit definition for USB_COUNT5_TX register ****************/
mbed_official 124:6a4a5b7d7324 6003 #define USB_COUNT5_TX_COUNT5_TX_Pos (0U)
mbed_official 124:6a4a5b7d7324 6004 #define USB_COUNT5_TX_COUNT5_TX_Msk (0x3FFU << USB_COUNT5_TX_COUNT5_TX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 6005 #define USB_COUNT5_TX_COUNT5_TX USB_COUNT5_TX_COUNT5_TX_Msk /*!< Transmission Byte Count 5 */
bogdanm 0:9b334a45a8ff 6006
bogdanm 0:9b334a45a8ff 6007 /***************** Bit definition for USB_COUNT6_TX register ****************/
mbed_official 124:6a4a5b7d7324 6008 #define USB_COUNT6_TX_COUNT6_TX_Pos (0U)
mbed_official 124:6a4a5b7d7324 6009 #define USB_COUNT6_TX_COUNT6_TX_Msk (0x3FFU << USB_COUNT6_TX_COUNT6_TX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 6010 #define USB_COUNT6_TX_COUNT6_TX USB_COUNT6_TX_COUNT6_TX_Msk /*!< Transmission Byte Count 6 */
bogdanm 0:9b334a45a8ff 6011
bogdanm 0:9b334a45a8ff 6012 /***************** Bit definition for USB_COUNT7_TX register ****************/
mbed_official 124:6a4a5b7d7324 6013 #define USB_COUNT7_TX_COUNT7_TX_Pos (0U)
mbed_official 124:6a4a5b7d7324 6014 #define USB_COUNT7_TX_COUNT7_TX_Msk (0x3FFU << USB_COUNT7_TX_COUNT7_TX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 6015 #define USB_COUNT7_TX_COUNT7_TX USB_COUNT7_TX_COUNT7_TX_Msk /*!< Transmission Byte Count 7 */
bogdanm 0:9b334a45a8ff 6016
bogdanm 0:9b334a45a8ff 6017 /*----------------------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 6018
bogdanm 0:9b334a45a8ff 6019 /**************** Bit definition for USB_COUNT0_TX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6020 #define USB_COUNT0_TX_0_COUNT0_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 0 (low) */
bogdanm 0:9b334a45a8ff 6021
bogdanm 0:9b334a45a8ff 6022 /**************** Bit definition for USB_COUNT0_TX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6023 #define USB_COUNT0_TX_1_COUNT0_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 0 (high) */
bogdanm 0:9b334a45a8ff 6024
bogdanm 0:9b334a45a8ff 6025 /**************** Bit definition for USB_COUNT1_TX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6026 #define USB_COUNT1_TX_0_COUNT1_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 1 (low) */
bogdanm 0:9b334a45a8ff 6027
bogdanm 0:9b334a45a8ff 6028 /**************** Bit definition for USB_COUNT1_TX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6029 #define USB_COUNT1_TX_1_COUNT1_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 1 (high) */
bogdanm 0:9b334a45a8ff 6030
bogdanm 0:9b334a45a8ff 6031 /**************** Bit definition for USB_COUNT2_TX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6032 #define USB_COUNT2_TX_0_COUNT2_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 2 (low) */
bogdanm 0:9b334a45a8ff 6033
bogdanm 0:9b334a45a8ff 6034 /**************** Bit definition for USB_COUNT2_TX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6035 #define USB_COUNT2_TX_1_COUNT2_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 2 (high) */
bogdanm 0:9b334a45a8ff 6036
bogdanm 0:9b334a45a8ff 6037 /**************** Bit definition for USB_COUNT3_TX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6038 #define USB_COUNT3_TX_0_COUNT3_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 3 (low) */
bogdanm 0:9b334a45a8ff 6039
bogdanm 0:9b334a45a8ff 6040 /**************** Bit definition for USB_COUNT3_TX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6041 #define USB_COUNT3_TX_1_COUNT3_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 3 (high) */
bogdanm 0:9b334a45a8ff 6042
bogdanm 0:9b334a45a8ff 6043 /**************** Bit definition for USB_COUNT4_TX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6044 #define USB_COUNT4_TX_0_COUNT4_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 4 (low) */
bogdanm 0:9b334a45a8ff 6045
bogdanm 0:9b334a45a8ff 6046 /**************** Bit definition for USB_COUNT4_TX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6047 #define USB_COUNT4_TX_1_COUNT4_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 4 (high) */
bogdanm 0:9b334a45a8ff 6048
bogdanm 0:9b334a45a8ff 6049 /**************** Bit definition for USB_COUNT5_TX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6050 #define USB_COUNT5_TX_0_COUNT5_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 5 (low) */
bogdanm 0:9b334a45a8ff 6051
bogdanm 0:9b334a45a8ff 6052 /**************** Bit definition for USB_COUNT5_TX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6053 #define USB_COUNT5_TX_1_COUNT5_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 5 (high) */
bogdanm 0:9b334a45a8ff 6054
bogdanm 0:9b334a45a8ff 6055 /**************** Bit definition for USB_COUNT6_TX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6056 #define USB_COUNT6_TX_0_COUNT6_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 6 (low) */
bogdanm 0:9b334a45a8ff 6057
bogdanm 0:9b334a45a8ff 6058 /**************** Bit definition for USB_COUNT6_TX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6059 #define USB_COUNT6_TX_1_COUNT6_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 6 (high) */
bogdanm 0:9b334a45a8ff 6060
bogdanm 0:9b334a45a8ff 6061 /**************** Bit definition for USB_COUNT7_TX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6062 #define USB_COUNT7_TX_0_COUNT7_TX_0 ((uint32_t)0x000003FF) /*!< Transmission Byte Count 7 (low) */
bogdanm 0:9b334a45a8ff 6063
bogdanm 0:9b334a45a8ff 6064 /**************** Bit definition for USB_COUNT7_TX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6065 #define USB_COUNT7_TX_1_COUNT7_TX_1 ((uint32_t)0x03FF0000) /*!< Transmission Byte Count 7 (high) */
bogdanm 0:9b334a45a8ff 6066
bogdanm 0:9b334a45a8ff 6067 /*----------------------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 6068
bogdanm 0:9b334a45a8ff 6069 /***************** Bit definition for USB_ADDR0_RX register *****************/
mbed_official 124:6a4a5b7d7324 6070 #define USB_ADDR0_RX_ADDR0_RX_Pos (1U)
mbed_official 124:6a4a5b7d7324 6071 #define USB_ADDR0_RX_ADDR0_RX_Msk (0x7FFFU << USB_ADDR0_RX_ADDR0_RX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 6072 #define USB_ADDR0_RX_ADDR0_RX USB_ADDR0_RX_ADDR0_RX_Msk /*!< Reception Buffer Address 0 */
bogdanm 0:9b334a45a8ff 6073
bogdanm 0:9b334a45a8ff 6074 /***************** Bit definition for USB_ADDR1_RX register *****************/
mbed_official 124:6a4a5b7d7324 6075 #define USB_ADDR1_RX_ADDR1_RX_Pos (1U)
mbed_official 124:6a4a5b7d7324 6076 #define USB_ADDR1_RX_ADDR1_RX_Msk (0x7FFFU << USB_ADDR1_RX_ADDR1_RX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 6077 #define USB_ADDR1_RX_ADDR1_RX USB_ADDR1_RX_ADDR1_RX_Msk /*!< Reception Buffer Address 1 */
bogdanm 0:9b334a45a8ff 6078
bogdanm 0:9b334a45a8ff 6079 /***************** Bit definition for USB_ADDR2_RX register *****************/
mbed_official 124:6a4a5b7d7324 6080 #define USB_ADDR2_RX_ADDR2_RX_Pos (1U)
mbed_official 124:6a4a5b7d7324 6081 #define USB_ADDR2_RX_ADDR2_RX_Msk (0x7FFFU << USB_ADDR2_RX_ADDR2_RX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 6082 #define USB_ADDR2_RX_ADDR2_RX USB_ADDR2_RX_ADDR2_RX_Msk /*!< Reception Buffer Address 2 */
bogdanm 0:9b334a45a8ff 6083
bogdanm 0:9b334a45a8ff 6084 /***************** Bit definition for USB_ADDR3_RX register *****************/
mbed_official 124:6a4a5b7d7324 6085 #define USB_ADDR3_RX_ADDR3_RX_Pos (1U)
mbed_official 124:6a4a5b7d7324 6086 #define USB_ADDR3_RX_ADDR3_RX_Msk (0x7FFFU << USB_ADDR3_RX_ADDR3_RX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 6087 #define USB_ADDR3_RX_ADDR3_RX USB_ADDR3_RX_ADDR3_RX_Msk /*!< Reception Buffer Address 3 */
bogdanm 0:9b334a45a8ff 6088
bogdanm 0:9b334a45a8ff 6089 /***************** Bit definition for USB_ADDR4_RX register *****************/
mbed_official 124:6a4a5b7d7324 6090 #define USB_ADDR4_RX_ADDR4_RX_Pos (1U)
mbed_official 124:6a4a5b7d7324 6091 #define USB_ADDR4_RX_ADDR4_RX_Msk (0x7FFFU << USB_ADDR4_RX_ADDR4_RX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 6092 #define USB_ADDR4_RX_ADDR4_RX USB_ADDR4_RX_ADDR4_RX_Msk /*!< Reception Buffer Address 4 */
bogdanm 0:9b334a45a8ff 6093
bogdanm 0:9b334a45a8ff 6094 /***************** Bit definition for USB_ADDR5_RX register *****************/
mbed_official 124:6a4a5b7d7324 6095 #define USB_ADDR5_RX_ADDR5_RX_Pos (1U)
mbed_official 124:6a4a5b7d7324 6096 #define USB_ADDR5_RX_ADDR5_RX_Msk (0x7FFFU << USB_ADDR5_RX_ADDR5_RX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 6097 #define USB_ADDR5_RX_ADDR5_RX USB_ADDR5_RX_ADDR5_RX_Msk /*!< Reception Buffer Address 5 */
bogdanm 0:9b334a45a8ff 6098
bogdanm 0:9b334a45a8ff 6099 /***************** Bit definition for USB_ADDR6_RX register *****************/
mbed_official 124:6a4a5b7d7324 6100 #define USB_ADDR6_RX_ADDR6_RX_Pos (1U)
mbed_official 124:6a4a5b7d7324 6101 #define USB_ADDR6_RX_ADDR6_RX_Msk (0x7FFFU << USB_ADDR6_RX_ADDR6_RX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 6102 #define USB_ADDR6_RX_ADDR6_RX USB_ADDR6_RX_ADDR6_RX_Msk /*!< Reception Buffer Address 6 */
bogdanm 0:9b334a45a8ff 6103
bogdanm 0:9b334a45a8ff 6104 /***************** Bit definition for USB_ADDR7_RX register *****************/
mbed_official 124:6a4a5b7d7324 6105 #define USB_ADDR7_RX_ADDR7_RX_Pos (1U)
mbed_official 124:6a4a5b7d7324 6106 #define USB_ADDR7_RX_ADDR7_RX_Msk (0x7FFFU << USB_ADDR7_RX_ADDR7_RX_Pos) /*!< 0x0000FFFE */
mbed_official 124:6a4a5b7d7324 6107 #define USB_ADDR7_RX_ADDR7_RX USB_ADDR7_RX_ADDR7_RX_Msk /*!< Reception Buffer Address 7 */
bogdanm 0:9b334a45a8ff 6108
bogdanm 0:9b334a45a8ff 6109 /*----------------------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 6110
bogdanm 0:9b334a45a8ff 6111 /***************** Bit definition for USB_COUNT0_RX register ****************/
mbed_official 124:6a4a5b7d7324 6112 #define USB_COUNT0_RX_COUNT0_RX_Pos (0U)
mbed_official 124:6a4a5b7d7324 6113 #define USB_COUNT0_RX_COUNT0_RX_Msk (0x3FFU << USB_COUNT0_RX_COUNT0_RX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 6114 #define USB_COUNT0_RX_COUNT0_RX USB_COUNT0_RX_COUNT0_RX_Msk /*!< Reception Byte Count */
mbed_official 124:6a4a5b7d7324 6115
mbed_official 124:6a4a5b7d7324 6116 #define USB_COUNT0_RX_NUM_BLOCK_Pos (10U)
mbed_official 124:6a4a5b7d7324 6117 #define USB_COUNT0_RX_NUM_BLOCK_Msk (0x1FU << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
mbed_official 124:6a4a5b7d7324 6118 #define USB_COUNT0_RX_NUM_BLOCK USB_COUNT0_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
mbed_official 124:6a4a5b7d7324 6119 #define USB_COUNT0_RX_NUM_BLOCK_0 (0x01U << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 6120 #define USB_COUNT0_RX_NUM_BLOCK_1 (0x02U << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 6121 #define USB_COUNT0_RX_NUM_BLOCK_2 (0x04U << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 6122 #define USB_COUNT0_RX_NUM_BLOCK_3 (0x08U << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 6123 #define USB_COUNT0_RX_NUM_BLOCK_4 (0x10U << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 6124
mbed_official 124:6a4a5b7d7324 6125 #define USB_COUNT0_RX_BLSIZE_Pos (15U)
mbed_official 124:6a4a5b7d7324 6126 #define USB_COUNT0_RX_BLSIZE_Msk (0x1U << USB_COUNT0_RX_BLSIZE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 6127 #define USB_COUNT0_RX_BLSIZE USB_COUNT0_RX_BLSIZE_Msk /*!< BLock SIZE */
bogdanm 0:9b334a45a8ff 6128
bogdanm 0:9b334a45a8ff 6129 /***************** Bit definition for USB_COUNT1_RX register ****************/
mbed_official 124:6a4a5b7d7324 6130 #define USB_COUNT1_RX_COUNT1_RX_Pos (0U)
mbed_official 124:6a4a5b7d7324 6131 #define USB_COUNT1_RX_COUNT1_RX_Msk (0x3FFU << USB_COUNT1_RX_COUNT1_RX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 6132 #define USB_COUNT1_RX_COUNT1_RX USB_COUNT1_RX_COUNT1_RX_Msk /*!< Reception Byte Count */
mbed_official 124:6a4a5b7d7324 6133
mbed_official 124:6a4a5b7d7324 6134 #define USB_COUNT1_RX_NUM_BLOCK_Pos (10U)
mbed_official 124:6a4a5b7d7324 6135 #define USB_COUNT1_RX_NUM_BLOCK_Msk (0x1FU << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
mbed_official 124:6a4a5b7d7324 6136 #define USB_COUNT1_RX_NUM_BLOCK USB_COUNT1_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
mbed_official 124:6a4a5b7d7324 6137 #define USB_COUNT1_RX_NUM_BLOCK_0 (0x01U << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 6138 #define USB_COUNT1_RX_NUM_BLOCK_1 (0x02U << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 6139 #define USB_COUNT1_RX_NUM_BLOCK_2 (0x04U << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 6140 #define USB_COUNT1_RX_NUM_BLOCK_3 (0x08U << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 6141 #define USB_COUNT1_RX_NUM_BLOCK_4 (0x10U << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 6142
mbed_official 124:6a4a5b7d7324 6143 #define USB_COUNT1_RX_BLSIZE_Pos (15U)
mbed_official 124:6a4a5b7d7324 6144 #define USB_COUNT1_RX_BLSIZE_Msk (0x1U << USB_COUNT1_RX_BLSIZE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 6145 #define USB_COUNT1_RX_BLSIZE USB_COUNT1_RX_BLSIZE_Msk /*!< BLock SIZE */
bogdanm 0:9b334a45a8ff 6146
bogdanm 0:9b334a45a8ff 6147 /***************** Bit definition for USB_COUNT2_RX register ****************/
mbed_official 124:6a4a5b7d7324 6148 #define USB_COUNT2_RX_COUNT2_RX_Pos (0U)
mbed_official 124:6a4a5b7d7324 6149 #define USB_COUNT2_RX_COUNT2_RX_Msk (0x3FFU << USB_COUNT2_RX_COUNT2_RX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 6150 #define USB_COUNT2_RX_COUNT2_RX USB_COUNT2_RX_COUNT2_RX_Msk /*!< Reception Byte Count */
mbed_official 124:6a4a5b7d7324 6151
mbed_official 124:6a4a5b7d7324 6152 #define USB_COUNT2_RX_NUM_BLOCK_Pos (10U)
mbed_official 124:6a4a5b7d7324 6153 #define USB_COUNT2_RX_NUM_BLOCK_Msk (0x1FU << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
mbed_official 124:6a4a5b7d7324 6154 #define USB_COUNT2_RX_NUM_BLOCK USB_COUNT2_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
mbed_official 124:6a4a5b7d7324 6155 #define USB_COUNT2_RX_NUM_BLOCK_0 (0x01U << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 6156 #define USB_COUNT2_RX_NUM_BLOCK_1 (0x02U << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 6157 #define USB_COUNT2_RX_NUM_BLOCK_2 (0x04U << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 6158 #define USB_COUNT2_RX_NUM_BLOCK_3 (0x08U << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 6159 #define USB_COUNT2_RX_NUM_BLOCK_4 (0x10U << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 6160
mbed_official 124:6a4a5b7d7324 6161 #define USB_COUNT2_RX_BLSIZE_Pos (15U)
mbed_official 124:6a4a5b7d7324 6162 #define USB_COUNT2_RX_BLSIZE_Msk (0x1U << USB_COUNT2_RX_BLSIZE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 6163 #define USB_COUNT2_RX_BLSIZE USB_COUNT2_RX_BLSIZE_Msk /*!< BLock SIZE */
bogdanm 0:9b334a45a8ff 6164
bogdanm 0:9b334a45a8ff 6165 /***************** Bit definition for USB_COUNT3_RX register ****************/
mbed_official 124:6a4a5b7d7324 6166 #define USB_COUNT3_RX_COUNT3_RX_Pos (0U)
mbed_official 124:6a4a5b7d7324 6167 #define USB_COUNT3_RX_COUNT3_RX_Msk (0x3FFU << USB_COUNT3_RX_COUNT3_RX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 6168 #define USB_COUNT3_RX_COUNT3_RX USB_COUNT3_RX_COUNT3_RX_Msk /*!< Reception Byte Count */
mbed_official 124:6a4a5b7d7324 6169
mbed_official 124:6a4a5b7d7324 6170 #define USB_COUNT3_RX_NUM_BLOCK_Pos (10U)
mbed_official 124:6a4a5b7d7324 6171 #define USB_COUNT3_RX_NUM_BLOCK_Msk (0x1FU << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
mbed_official 124:6a4a5b7d7324 6172 #define USB_COUNT3_RX_NUM_BLOCK USB_COUNT3_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
mbed_official 124:6a4a5b7d7324 6173 #define USB_COUNT3_RX_NUM_BLOCK_0 (0x01U << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 6174 #define USB_COUNT3_RX_NUM_BLOCK_1 (0x02U << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 6175 #define USB_COUNT3_RX_NUM_BLOCK_2 (0x04U << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 6176 #define USB_COUNT3_RX_NUM_BLOCK_3 (0x08U << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 6177 #define USB_COUNT3_RX_NUM_BLOCK_4 (0x10U << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 6178
mbed_official 124:6a4a5b7d7324 6179 #define USB_COUNT3_RX_BLSIZE_Pos (15U)
mbed_official 124:6a4a5b7d7324 6180 #define USB_COUNT3_RX_BLSIZE_Msk (0x1U << USB_COUNT3_RX_BLSIZE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 6181 #define USB_COUNT3_RX_BLSIZE USB_COUNT3_RX_BLSIZE_Msk /*!< BLock SIZE */
bogdanm 0:9b334a45a8ff 6182
bogdanm 0:9b334a45a8ff 6183 /***************** Bit definition for USB_COUNT4_RX register ****************/
mbed_official 124:6a4a5b7d7324 6184 #define USB_COUNT4_RX_COUNT4_RX_Pos (0U)
mbed_official 124:6a4a5b7d7324 6185 #define USB_COUNT4_RX_COUNT4_RX_Msk (0x3FFU << USB_COUNT4_RX_COUNT4_RX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 6186 #define USB_COUNT4_RX_COUNT4_RX USB_COUNT4_RX_COUNT4_RX_Msk /*!< Reception Byte Count */
mbed_official 124:6a4a5b7d7324 6187
mbed_official 124:6a4a5b7d7324 6188 #define USB_COUNT4_RX_NUM_BLOCK_Pos (10U)
mbed_official 124:6a4a5b7d7324 6189 #define USB_COUNT4_RX_NUM_BLOCK_Msk (0x1FU << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
mbed_official 124:6a4a5b7d7324 6190 #define USB_COUNT4_RX_NUM_BLOCK USB_COUNT4_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
mbed_official 124:6a4a5b7d7324 6191 #define USB_COUNT4_RX_NUM_BLOCK_0 (0x01U << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 6192 #define USB_COUNT4_RX_NUM_BLOCK_1 (0x02U << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 6193 #define USB_COUNT4_RX_NUM_BLOCK_2 (0x04U << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 6194 #define USB_COUNT4_RX_NUM_BLOCK_3 (0x08U << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 6195 #define USB_COUNT4_RX_NUM_BLOCK_4 (0x10U << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 6196
mbed_official 124:6a4a5b7d7324 6197 #define USB_COUNT4_RX_BLSIZE_Pos (15U)
mbed_official 124:6a4a5b7d7324 6198 #define USB_COUNT4_RX_BLSIZE_Msk (0x1U << USB_COUNT4_RX_BLSIZE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 6199 #define USB_COUNT4_RX_BLSIZE USB_COUNT4_RX_BLSIZE_Msk /*!< BLock SIZE */
bogdanm 0:9b334a45a8ff 6200
bogdanm 0:9b334a45a8ff 6201 /***************** Bit definition for USB_COUNT5_RX register ****************/
mbed_official 124:6a4a5b7d7324 6202 #define USB_COUNT5_RX_COUNT5_RX_Pos (0U)
mbed_official 124:6a4a5b7d7324 6203 #define USB_COUNT5_RX_COUNT5_RX_Msk (0x3FFU << USB_COUNT5_RX_COUNT5_RX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 6204 #define USB_COUNT5_RX_COUNT5_RX USB_COUNT5_RX_COUNT5_RX_Msk /*!< Reception Byte Count */
mbed_official 124:6a4a5b7d7324 6205
mbed_official 124:6a4a5b7d7324 6206 #define USB_COUNT5_RX_NUM_BLOCK_Pos (10U)
mbed_official 124:6a4a5b7d7324 6207 #define USB_COUNT5_RX_NUM_BLOCK_Msk (0x1FU << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
mbed_official 124:6a4a5b7d7324 6208 #define USB_COUNT5_RX_NUM_BLOCK USB_COUNT5_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
mbed_official 124:6a4a5b7d7324 6209 #define USB_COUNT5_RX_NUM_BLOCK_0 (0x01U << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 6210 #define USB_COUNT5_RX_NUM_BLOCK_1 (0x02U << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 6211 #define USB_COUNT5_RX_NUM_BLOCK_2 (0x04U << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 6212 #define USB_COUNT5_RX_NUM_BLOCK_3 (0x08U << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 6213 #define USB_COUNT5_RX_NUM_BLOCK_4 (0x10U << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 6214
mbed_official 124:6a4a5b7d7324 6215 #define USB_COUNT5_RX_BLSIZE_Pos (15U)
mbed_official 124:6a4a5b7d7324 6216 #define USB_COUNT5_RX_BLSIZE_Msk (0x1U << USB_COUNT5_RX_BLSIZE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 6217 #define USB_COUNT5_RX_BLSIZE USB_COUNT5_RX_BLSIZE_Msk /*!< BLock SIZE */
bogdanm 0:9b334a45a8ff 6218
bogdanm 0:9b334a45a8ff 6219 /***************** Bit definition for USB_COUNT6_RX register ****************/
mbed_official 124:6a4a5b7d7324 6220 #define USB_COUNT6_RX_COUNT6_RX_Pos (0U)
mbed_official 124:6a4a5b7d7324 6221 #define USB_COUNT6_RX_COUNT6_RX_Msk (0x3FFU << USB_COUNT6_RX_COUNT6_RX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 6222 #define USB_COUNT6_RX_COUNT6_RX USB_COUNT6_RX_COUNT6_RX_Msk /*!< Reception Byte Count */
mbed_official 124:6a4a5b7d7324 6223
mbed_official 124:6a4a5b7d7324 6224 #define USB_COUNT6_RX_NUM_BLOCK_Pos (10U)
mbed_official 124:6a4a5b7d7324 6225 #define USB_COUNT6_RX_NUM_BLOCK_Msk (0x1FU << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
mbed_official 124:6a4a5b7d7324 6226 #define USB_COUNT6_RX_NUM_BLOCK USB_COUNT6_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
mbed_official 124:6a4a5b7d7324 6227 #define USB_COUNT6_RX_NUM_BLOCK_0 (0x01U << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 6228 #define USB_COUNT6_RX_NUM_BLOCK_1 (0x02U << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 6229 #define USB_COUNT6_RX_NUM_BLOCK_2 (0x04U << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 6230 #define USB_COUNT6_RX_NUM_BLOCK_3 (0x08U << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 6231 #define USB_COUNT6_RX_NUM_BLOCK_4 (0x10U << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 6232
mbed_official 124:6a4a5b7d7324 6233 #define USB_COUNT6_RX_BLSIZE_Pos (15U)
mbed_official 124:6a4a5b7d7324 6234 #define USB_COUNT6_RX_BLSIZE_Msk (0x1U << USB_COUNT6_RX_BLSIZE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 6235 #define USB_COUNT6_RX_BLSIZE USB_COUNT6_RX_BLSIZE_Msk /*!< BLock SIZE */
bogdanm 0:9b334a45a8ff 6236
bogdanm 0:9b334a45a8ff 6237 /***************** Bit definition for USB_COUNT7_RX register ****************/
mbed_official 124:6a4a5b7d7324 6238 #define USB_COUNT7_RX_COUNT7_RX_Pos (0U)
mbed_official 124:6a4a5b7d7324 6239 #define USB_COUNT7_RX_COUNT7_RX_Msk (0x3FFU << USB_COUNT7_RX_COUNT7_RX_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 6240 #define USB_COUNT7_RX_COUNT7_RX USB_COUNT7_RX_COUNT7_RX_Msk /*!< Reception Byte Count */
mbed_official 124:6a4a5b7d7324 6241
mbed_official 124:6a4a5b7d7324 6242 #define USB_COUNT7_RX_NUM_BLOCK_Pos (10U)
mbed_official 124:6a4a5b7d7324 6243 #define USB_COUNT7_RX_NUM_BLOCK_Msk (0x1FU << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
mbed_official 124:6a4a5b7d7324 6244 #define USB_COUNT7_RX_NUM_BLOCK USB_COUNT7_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
mbed_official 124:6a4a5b7d7324 6245 #define USB_COUNT7_RX_NUM_BLOCK_0 (0x01U << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 6246 #define USB_COUNT7_RX_NUM_BLOCK_1 (0x02U << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 6247 #define USB_COUNT7_RX_NUM_BLOCK_2 (0x04U << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 6248 #define USB_COUNT7_RX_NUM_BLOCK_3 (0x08U << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 6249 #define USB_COUNT7_RX_NUM_BLOCK_4 (0x10U << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 6250
mbed_official 124:6a4a5b7d7324 6251 #define USB_COUNT7_RX_BLSIZE_Pos (15U)
mbed_official 124:6a4a5b7d7324 6252 #define USB_COUNT7_RX_BLSIZE_Msk (0x1U << USB_COUNT7_RX_BLSIZE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 6253 #define USB_COUNT7_RX_BLSIZE USB_COUNT7_RX_BLSIZE_Msk /*!< BLock SIZE */
bogdanm 0:9b334a45a8ff 6254
bogdanm 0:9b334a45a8ff 6255 /*----------------------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 6256
bogdanm 0:9b334a45a8ff 6257 /**************** Bit definition for USB_COUNT0_RX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6258 #define USB_COUNT0_RX_0_COUNT0_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */
mbed_official 124:6a4a5b7d7324 6259
mbed_official 124:6a4a5b7d7324 6260 #define USB_COUNT0_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
mbed_official 124:6a4a5b7d7324 6261 #define USB_COUNT0_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6262 #define USB_COUNT0_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6263 #define USB_COUNT0_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6264 #define USB_COUNT0_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6265 #define USB_COUNT0_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6266
mbed_official 124:6a4a5b7d7324 6267 #define USB_COUNT0_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */
bogdanm 0:9b334a45a8ff 6268
bogdanm 0:9b334a45a8ff 6269 /**************** Bit definition for USB_COUNT0_RX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6270 #define USB_COUNT0_RX_1_COUNT0_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */
mbed_official 124:6a4a5b7d7324 6271
mbed_official 124:6a4a5b7d7324 6272 #define USB_COUNT0_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
mbed_official 124:6a4a5b7d7324 6273 #define USB_COUNT0_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6274 #define USB_COUNT0_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6275 #define USB_COUNT0_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6276 #define USB_COUNT0_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6277 #define USB_COUNT0_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6278
mbed_official 124:6a4a5b7d7324 6279 #define USB_COUNT0_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */
bogdanm 0:9b334a45a8ff 6280
bogdanm 0:9b334a45a8ff 6281 /**************** Bit definition for USB_COUNT1_RX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6282 #define USB_COUNT1_RX_0_COUNT1_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */
mbed_official 124:6a4a5b7d7324 6283
mbed_official 124:6a4a5b7d7324 6284 #define USB_COUNT1_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
mbed_official 124:6a4a5b7d7324 6285 #define USB_COUNT1_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6286 #define USB_COUNT1_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6287 #define USB_COUNT1_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6288 #define USB_COUNT1_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6289 #define USB_COUNT1_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6290
mbed_official 124:6a4a5b7d7324 6291 #define USB_COUNT1_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */
bogdanm 0:9b334a45a8ff 6292
bogdanm 0:9b334a45a8ff 6293 /**************** Bit definition for USB_COUNT1_RX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6294 #define USB_COUNT1_RX_1_COUNT1_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */
mbed_official 124:6a4a5b7d7324 6295
mbed_official 124:6a4a5b7d7324 6296 #define USB_COUNT1_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
mbed_official 124:6a4a5b7d7324 6297 #define USB_COUNT1_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6298 #define USB_COUNT1_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6299 #define USB_COUNT1_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6300 #define USB_COUNT1_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6301 #define USB_COUNT1_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6302
mbed_official 124:6a4a5b7d7324 6303 #define USB_COUNT1_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */
bogdanm 0:9b334a45a8ff 6304
bogdanm 0:9b334a45a8ff 6305 /**************** Bit definition for USB_COUNT2_RX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6306 #define USB_COUNT2_RX_0_COUNT2_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */
mbed_official 124:6a4a5b7d7324 6307
mbed_official 124:6a4a5b7d7324 6308 #define USB_COUNT2_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
mbed_official 124:6a4a5b7d7324 6309 #define USB_COUNT2_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6310 #define USB_COUNT2_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6311 #define USB_COUNT2_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6312 #define USB_COUNT2_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6313 #define USB_COUNT2_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6314
mbed_official 124:6a4a5b7d7324 6315 #define USB_COUNT2_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */
bogdanm 0:9b334a45a8ff 6316
bogdanm 0:9b334a45a8ff 6317 /**************** Bit definition for USB_COUNT2_RX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6318 #define USB_COUNT2_RX_1_COUNT2_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */
mbed_official 124:6a4a5b7d7324 6319
mbed_official 124:6a4a5b7d7324 6320 #define USB_COUNT2_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
mbed_official 124:6a4a5b7d7324 6321 #define USB_COUNT2_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6322 #define USB_COUNT2_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6323 #define USB_COUNT2_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6324 #define USB_COUNT2_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6325 #define USB_COUNT2_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6326
mbed_official 124:6a4a5b7d7324 6327 #define USB_COUNT2_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */
bogdanm 0:9b334a45a8ff 6328
bogdanm 0:9b334a45a8ff 6329 /**************** Bit definition for USB_COUNT3_RX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6330 #define USB_COUNT3_RX_0_COUNT3_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */
mbed_official 124:6a4a5b7d7324 6331
mbed_official 124:6a4a5b7d7324 6332 #define USB_COUNT3_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
mbed_official 124:6a4a5b7d7324 6333 #define USB_COUNT3_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6334 #define USB_COUNT3_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6335 #define USB_COUNT3_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6336 #define USB_COUNT3_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6337 #define USB_COUNT3_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6338
mbed_official 124:6a4a5b7d7324 6339 #define USB_COUNT3_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */
bogdanm 0:9b334a45a8ff 6340
bogdanm 0:9b334a45a8ff 6341 /**************** Bit definition for USB_COUNT3_RX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6342 #define USB_COUNT3_RX_1_COUNT3_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */
mbed_official 124:6a4a5b7d7324 6343
mbed_official 124:6a4a5b7d7324 6344 #define USB_COUNT3_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
mbed_official 124:6a4a5b7d7324 6345 #define USB_COUNT3_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6346 #define USB_COUNT3_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6347 #define USB_COUNT3_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6348 #define USB_COUNT3_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6349 #define USB_COUNT3_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6350
mbed_official 124:6a4a5b7d7324 6351 #define USB_COUNT3_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */
bogdanm 0:9b334a45a8ff 6352
bogdanm 0:9b334a45a8ff 6353 /**************** Bit definition for USB_COUNT4_RX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6354 #define USB_COUNT4_RX_0_COUNT4_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */
mbed_official 124:6a4a5b7d7324 6355
mbed_official 124:6a4a5b7d7324 6356 #define USB_COUNT4_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
mbed_official 124:6a4a5b7d7324 6357 #define USB_COUNT4_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6358 #define USB_COUNT4_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6359 #define USB_COUNT4_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6360 #define USB_COUNT4_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6361 #define USB_COUNT4_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6362
mbed_official 124:6a4a5b7d7324 6363 #define USB_COUNT4_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */
bogdanm 0:9b334a45a8ff 6364
bogdanm 0:9b334a45a8ff 6365 /**************** Bit definition for USB_COUNT4_RX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6366 #define USB_COUNT4_RX_1_COUNT4_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */
mbed_official 124:6a4a5b7d7324 6367
mbed_official 124:6a4a5b7d7324 6368 #define USB_COUNT4_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
mbed_official 124:6a4a5b7d7324 6369 #define USB_COUNT4_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6370 #define USB_COUNT4_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6371 #define USB_COUNT4_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6372 #define USB_COUNT4_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6373 #define USB_COUNT4_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6374
mbed_official 124:6a4a5b7d7324 6375 #define USB_COUNT4_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */
bogdanm 0:9b334a45a8ff 6376
bogdanm 0:9b334a45a8ff 6377 /**************** Bit definition for USB_COUNT5_RX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6378 #define USB_COUNT5_RX_0_COUNT5_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */
mbed_official 124:6a4a5b7d7324 6379
mbed_official 124:6a4a5b7d7324 6380 #define USB_COUNT5_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
mbed_official 124:6a4a5b7d7324 6381 #define USB_COUNT5_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6382 #define USB_COUNT5_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6383 #define USB_COUNT5_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6384 #define USB_COUNT5_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6385 #define USB_COUNT5_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6386
mbed_official 124:6a4a5b7d7324 6387 #define USB_COUNT5_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */
bogdanm 0:9b334a45a8ff 6388
bogdanm 0:9b334a45a8ff 6389 /**************** Bit definition for USB_COUNT5_RX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6390 #define USB_COUNT5_RX_1_COUNT5_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */
mbed_official 124:6a4a5b7d7324 6391
mbed_official 124:6a4a5b7d7324 6392 #define USB_COUNT5_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
mbed_official 124:6a4a5b7d7324 6393 #define USB_COUNT5_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6394 #define USB_COUNT5_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6395 #define USB_COUNT5_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6396 #define USB_COUNT5_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6397 #define USB_COUNT5_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6398
mbed_official 124:6a4a5b7d7324 6399 #define USB_COUNT5_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */
bogdanm 0:9b334a45a8ff 6400
bogdanm 0:9b334a45a8ff 6401 /*************** Bit definition for USB_COUNT6_RX_0 register ***************/
mbed_official 124:6a4a5b7d7324 6402 #define USB_COUNT6_RX_0_COUNT6_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */
mbed_official 124:6a4a5b7d7324 6403
mbed_official 124:6a4a5b7d7324 6404 #define USB_COUNT6_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
mbed_official 124:6a4a5b7d7324 6405 #define USB_COUNT6_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6406 #define USB_COUNT6_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6407 #define USB_COUNT6_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6408 #define USB_COUNT6_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6409 #define USB_COUNT6_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6410
mbed_official 124:6a4a5b7d7324 6411 #define USB_COUNT6_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */
bogdanm 0:9b334a45a8ff 6412
bogdanm 0:9b334a45a8ff 6413 /**************** Bit definition for USB_COUNT6_RX_1 register ***************/
mbed_official 124:6a4a5b7d7324 6414 #define USB_COUNT6_RX_1_COUNT6_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */
mbed_official 124:6a4a5b7d7324 6415
mbed_official 124:6a4a5b7d7324 6416 #define USB_COUNT6_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
mbed_official 124:6a4a5b7d7324 6417 #define USB_COUNT6_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6418 #define USB_COUNT6_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6419 #define USB_COUNT6_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6420 #define USB_COUNT6_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6421 #define USB_COUNT6_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6422
mbed_official 124:6a4a5b7d7324 6423 #define USB_COUNT6_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */
bogdanm 0:9b334a45a8ff 6424
bogdanm 0:9b334a45a8ff 6425 /*************** Bit definition for USB_COUNT7_RX_0 register ****************/
mbed_official 124:6a4a5b7d7324 6426 #define USB_COUNT7_RX_0_COUNT7_RX_0 ((uint32_t)0x000003FF) /*!< Reception Byte Count (low) */
mbed_official 124:6a4a5b7d7324 6427
mbed_official 124:6a4a5b7d7324 6428 #define USB_COUNT7_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
mbed_official 124:6a4a5b7d7324 6429 #define USB_COUNT7_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6430 #define USB_COUNT7_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6431 #define USB_COUNT7_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6432 #define USB_COUNT7_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6433 #define USB_COUNT7_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6434
mbed_official 124:6a4a5b7d7324 6435 #define USB_COUNT7_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!< BLock SIZE (low) */
bogdanm 0:9b334a45a8ff 6436
bogdanm 0:9b334a45a8ff 6437 /*************** Bit definition for USB_COUNT7_RX_1 register ****************/
mbed_official 124:6a4a5b7d7324 6438 #define USB_COUNT7_RX_1_COUNT7_RX_1 ((uint32_t)0x03FF0000) /*!< Reception Byte Count (high) */
mbed_official 124:6a4a5b7d7324 6439
mbed_official 124:6a4a5b7d7324 6440 #define USB_COUNT7_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
mbed_official 124:6a4a5b7d7324 6441 #define USB_COUNT7_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 6442 #define USB_COUNT7_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 6443 #define USB_COUNT7_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 6444 #define USB_COUNT7_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 6445 #define USB_COUNT7_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 6446
mbed_official 124:6a4a5b7d7324 6447 #define USB_COUNT7_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!< BLock SIZE (high) */
bogdanm 0:9b334a45a8ff 6448
bogdanm 0:9b334a45a8ff 6449 /******************************************************************************/
bogdanm 0:9b334a45a8ff 6450 /* */
bogdanm 0:9b334a45a8ff 6451 /* Controller Area Network */
bogdanm 0:9b334a45a8ff 6452 /* */
bogdanm 0:9b334a45a8ff 6453 /******************************************************************************/
bogdanm 0:9b334a45a8ff 6454
bogdanm 0:9b334a45a8ff 6455 /*!< CAN control and status registers */
bogdanm 0:9b334a45a8ff 6456 /******************* Bit definition for CAN_MCR register ********************/
mbed_official 124:6a4a5b7d7324 6457 #define CAN_MCR_INRQ_Pos (0U)
mbed_official 124:6a4a5b7d7324 6458 #define CAN_MCR_INRQ_Msk (0x1U << CAN_MCR_INRQ_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 6459 #define CAN_MCR_INRQ CAN_MCR_INRQ_Msk /*!< Initialization Request */
mbed_official 124:6a4a5b7d7324 6460 #define CAN_MCR_SLEEP_Pos (1U)
mbed_official 124:6a4a5b7d7324 6461 #define CAN_MCR_SLEEP_Msk (0x1U << CAN_MCR_SLEEP_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 6462 #define CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk /*!< Sleep Mode Request */
mbed_official 124:6a4a5b7d7324 6463 #define CAN_MCR_TXFP_Pos (2U)
mbed_official 124:6a4a5b7d7324 6464 #define CAN_MCR_TXFP_Msk (0x1U << CAN_MCR_TXFP_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 6465 #define CAN_MCR_TXFP CAN_MCR_TXFP_Msk /*!< Transmit FIFO Priority */
mbed_official 124:6a4a5b7d7324 6466 #define CAN_MCR_RFLM_Pos (3U)
mbed_official 124:6a4a5b7d7324 6467 #define CAN_MCR_RFLM_Msk (0x1U << CAN_MCR_RFLM_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 6468 #define CAN_MCR_RFLM CAN_MCR_RFLM_Msk /*!< Receive FIFO Locked Mode */
mbed_official 124:6a4a5b7d7324 6469 #define CAN_MCR_NART_Pos (4U)
mbed_official 124:6a4a5b7d7324 6470 #define CAN_MCR_NART_Msk (0x1U << CAN_MCR_NART_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 6471 #define CAN_MCR_NART CAN_MCR_NART_Msk /*!< No Automatic Retransmission */
mbed_official 124:6a4a5b7d7324 6472 #define CAN_MCR_AWUM_Pos (5U)
mbed_official 124:6a4a5b7d7324 6473 #define CAN_MCR_AWUM_Msk (0x1U << CAN_MCR_AWUM_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 6474 #define CAN_MCR_AWUM CAN_MCR_AWUM_Msk /*!< Automatic Wakeup Mode */
mbed_official 124:6a4a5b7d7324 6475 #define CAN_MCR_ABOM_Pos (6U)
mbed_official 124:6a4a5b7d7324 6476 #define CAN_MCR_ABOM_Msk (0x1U << CAN_MCR_ABOM_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 6477 #define CAN_MCR_ABOM CAN_MCR_ABOM_Msk /*!< Automatic Bus-Off Management */
mbed_official 124:6a4a5b7d7324 6478 #define CAN_MCR_TTCM_Pos (7U)
mbed_official 124:6a4a5b7d7324 6479 #define CAN_MCR_TTCM_Msk (0x1U << CAN_MCR_TTCM_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 6480 #define CAN_MCR_TTCM CAN_MCR_TTCM_Msk /*!< Time Triggered Communication Mode */
mbed_official 124:6a4a5b7d7324 6481 #define CAN_MCR_RESET_Pos (15U)
mbed_official 124:6a4a5b7d7324 6482 #define CAN_MCR_RESET_Msk (0x1U << CAN_MCR_RESET_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 6483 #define CAN_MCR_RESET CAN_MCR_RESET_Msk /*!< CAN software master reset */
mbed_official 124:6a4a5b7d7324 6484 #define CAN_MCR_DBF_Pos (16U)
mbed_official 124:6a4a5b7d7324 6485 #define CAN_MCR_DBF_Msk (0x1U << CAN_MCR_DBF_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 6486 #define CAN_MCR_DBF CAN_MCR_DBF_Msk /*!< CAN Debug freeze */
bogdanm 0:9b334a45a8ff 6487
bogdanm 0:9b334a45a8ff 6488 /******************* Bit definition for CAN_MSR register ********************/
mbed_official 124:6a4a5b7d7324 6489 #define CAN_MSR_INAK_Pos (0U)
mbed_official 124:6a4a5b7d7324 6490 #define CAN_MSR_INAK_Msk (0x1U << CAN_MSR_INAK_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 6491 #define CAN_MSR_INAK CAN_MSR_INAK_Msk /*!< Initialization Acknowledge */
mbed_official 124:6a4a5b7d7324 6492 #define CAN_MSR_SLAK_Pos (1U)
mbed_official 124:6a4a5b7d7324 6493 #define CAN_MSR_SLAK_Msk (0x1U << CAN_MSR_SLAK_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 6494 #define CAN_MSR_SLAK CAN_MSR_SLAK_Msk /*!< Sleep Acknowledge */
mbed_official 124:6a4a5b7d7324 6495 #define CAN_MSR_ERRI_Pos (2U)
mbed_official 124:6a4a5b7d7324 6496 #define CAN_MSR_ERRI_Msk (0x1U << CAN_MSR_ERRI_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 6497 #define CAN_MSR_ERRI CAN_MSR_ERRI_Msk /*!< Error Interrupt */
mbed_official 124:6a4a5b7d7324 6498 #define CAN_MSR_WKUI_Pos (3U)
mbed_official 124:6a4a5b7d7324 6499 #define CAN_MSR_WKUI_Msk (0x1U << CAN_MSR_WKUI_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 6500 #define CAN_MSR_WKUI CAN_MSR_WKUI_Msk /*!< Wakeup Interrupt */
mbed_official 124:6a4a5b7d7324 6501 #define CAN_MSR_SLAKI_Pos (4U)
mbed_official 124:6a4a5b7d7324 6502 #define CAN_MSR_SLAKI_Msk (0x1U << CAN_MSR_SLAKI_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 6503 #define CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk /*!< Sleep Acknowledge Interrupt */
mbed_official 124:6a4a5b7d7324 6504 #define CAN_MSR_TXM_Pos (8U)
mbed_official 124:6a4a5b7d7324 6505 #define CAN_MSR_TXM_Msk (0x1U << CAN_MSR_TXM_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 6506 #define CAN_MSR_TXM CAN_MSR_TXM_Msk /*!< Transmit Mode */
mbed_official 124:6a4a5b7d7324 6507 #define CAN_MSR_RXM_Pos (9U)
mbed_official 124:6a4a5b7d7324 6508 #define CAN_MSR_RXM_Msk (0x1U << CAN_MSR_RXM_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 6509 #define CAN_MSR_RXM CAN_MSR_RXM_Msk /*!< Receive Mode */
mbed_official 124:6a4a5b7d7324 6510 #define CAN_MSR_SAMP_Pos (10U)
mbed_official 124:6a4a5b7d7324 6511 #define CAN_MSR_SAMP_Msk (0x1U << CAN_MSR_SAMP_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 6512 #define CAN_MSR_SAMP CAN_MSR_SAMP_Msk /*!< Last Sample Point */
mbed_official 124:6a4a5b7d7324 6513 #define CAN_MSR_RX_Pos (11U)
mbed_official 124:6a4a5b7d7324 6514 #define CAN_MSR_RX_Msk (0x1U << CAN_MSR_RX_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 6515 #define CAN_MSR_RX CAN_MSR_RX_Msk /*!< CAN Rx Signal */
bogdanm 0:9b334a45a8ff 6516
bogdanm 0:9b334a45a8ff 6517 /******************* Bit definition for CAN_TSR register ********************/
mbed_official 124:6a4a5b7d7324 6518 #define CAN_TSR_RQCP0_Pos (0U)
mbed_official 124:6a4a5b7d7324 6519 #define CAN_TSR_RQCP0_Msk (0x1U << CAN_TSR_RQCP0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 6520 #define CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk /*!< Request Completed Mailbox0 */
mbed_official 124:6a4a5b7d7324 6521 #define CAN_TSR_TXOK0_Pos (1U)
mbed_official 124:6a4a5b7d7324 6522 #define CAN_TSR_TXOK0_Msk (0x1U << CAN_TSR_TXOK0_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 6523 #define CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk /*!< Transmission OK of Mailbox0 */
mbed_official 124:6a4a5b7d7324 6524 #define CAN_TSR_ALST0_Pos (2U)
mbed_official 124:6a4a5b7d7324 6525 #define CAN_TSR_ALST0_Msk (0x1U << CAN_TSR_ALST0_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 6526 #define CAN_TSR_ALST0 CAN_TSR_ALST0_Msk /*!< Arbitration Lost for Mailbox0 */
mbed_official 124:6a4a5b7d7324 6527 #define CAN_TSR_TERR0_Pos (3U)
mbed_official 124:6a4a5b7d7324 6528 #define CAN_TSR_TERR0_Msk (0x1U << CAN_TSR_TERR0_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 6529 #define CAN_TSR_TERR0 CAN_TSR_TERR0_Msk /*!< Transmission Error of Mailbox0 */
mbed_official 124:6a4a5b7d7324 6530 #define CAN_TSR_ABRQ0_Pos (7U)
mbed_official 124:6a4a5b7d7324 6531 #define CAN_TSR_ABRQ0_Msk (0x1U << CAN_TSR_ABRQ0_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 6532 #define CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk /*!< Abort Request for Mailbox0 */
mbed_official 124:6a4a5b7d7324 6533 #define CAN_TSR_RQCP1_Pos (8U)
mbed_official 124:6a4a5b7d7324 6534 #define CAN_TSR_RQCP1_Msk (0x1U << CAN_TSR_RQCP1_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 6535 #define CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk /*!< Request Completed Mailbox1 */
mbed_official 124:6a4a5b7d7324 6536 #define CAN_TSR_TXOK1_Pos (9U)
mbed_official 124:6a4a5b7d7324 6537 #define CAN_TSR_TXOK1_Msk (0x1U << CAN_TSR_TXOK1_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 6538 #define CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk /*!< Transmission OK of Mailbox1 */
mbed_official 124:6a4a5b7d7324 6539 #define CAN_TSR_ALST1_Pos (10U)
mbed_official 124:6a4a5b7d7324 6540 #define CAN_TSR_ALST1_Msk (0x1U << CAN_TSR_ALST1_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 6541 #define CAN_TSR_ALST1 CAN_TSR_ALST1_Msk /*!< Arbitration Lost for Mailbox1 */
mbed_official 124:6a4a5b7d7324 6542 #define CAN_TSR_TERR1_Pos (11U)
mbed_official 124:6a4a5b7d7324 6543 #define CAN_TSR_TERR1_Msk (0x1U << CAN_TSR_TERR1_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 6544 #define CAN_TSR_TERR1 CAN_TSR_TERR1_Msk /*!< Transmission Error of Mailbox1 */
mbed_official 124:6a4a5b7d7324 6545 #define CAN_TSR_ABRQ1_Pos (15U)
mbed_official 124:6a4a5b7d7324 6546 #define CAN_TSR_ABRQ1_Msk (0x1U << CAN_TSR_ABRQ1_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 6547 #define CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk /*!< Abort Request for Mailbox 1 */
mbed_official 124:6a4a5b7d7324 6548 #define CAN_TSR_RQCP2_Pos (16U)
mbed_official 124:6a4a5b7d7324 6549 #define CAN_TSR_RQCP2_Msk (0x1U << CAN_TSR_RQCP2_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 6550 #define CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk /*!< Request Completed Mailbox2 */
mbed_official 124:6a4a5b7d7324 6551 #define CAN_TSR_TXOK2_Pos (17U)
mbed_official 124:6a4a5b7d7324 6552 #define CAN_TSR_TXOK2_Msk (0x1U << CAN_TSR_TXOK2_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 6553 #define CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk /*!< Transmission OK of Mailbox 2 */
mbed_official 124:6a4a5b7d7324 6554 #define CAN_TSR_ALST2_Pos (18U)
mbed_official 124:6a4a5b7d7324 6555 #define CAN_TSR_ALST2_Msk (0x1U << CAN_TSR_ALST2_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 6556 #define CAN_TSR_ALST2 CAN_TSR_ALST2_Msk /*!< Arbitration Lost for mailbox 2 */
mbed_official 124:6a4a5b7d7324 6557 #define CAN_TSR_TERR2_Pos (19U)
mbed_official 124:6a4a5b7d7324 6558 #define CAN_TSR_TERR2_Msk (0x1U << CAN_TSR_TERR2_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 6559 #define CAN_TSR_TERR2 CAN_TSR_TERR2_Msk /*!< Transmission Error of Mailbox 2 */
mbed_official 124:6a4a5b7d7324 6560 #define CAN_TSR_ABRQ2_Pos (23U)
mbed_official 124:6a4a5b7d7324 6561 #define CAN_TSR_ABRQ2_Msk (0x1U << CAN_TSR_ABRQ2_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 6562 #define CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk /*!< Abort Request for Mailbox 2 */
mbed_official 124:6a4a5b7d7324 6563 #define CAN_TSR_CODE_Pos (24U)
mbed_official 124:6a4a5b7d7324 6564 #define CAN_TSR_CODE_Msk (0x3U << CAN_TSR_CODE_Pos) /*!< 0x03000000 */
mbed_official 124:6a4a5b7d7324 6565 #define CAN_TSR_CODE CAN_TSR_CODE_Msk /*!< Mailbox Code */
mbed_official 124:6a4a5b7d7324 6566
mbed_official 124:6a4a5b7d7324 6567 #define CAN_TSR_TME_Pos (26U)
mbed_official 124:6a4a5b7d7324 6568 #define CAN_TSR_TME_Msk (0x7U << CAN_TSR_TME_Pos) /*!< 0x1C000000 */
mbed_official 124:6a4a5b7d7324 6569 #define CAN_TSR_TME CAN_TSR_TME_Msk /*!< TME[2:0] bits */
mbed_official 124:6a4a5b7d7324 6570 #define CAN_TSR_TME0_Pos (26U)
mbed_official 124:6a4a5b7d7324 6571 #define CAN_TSR_TME0_Msk (0x1U << CAN_TSR_TME0_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 6572 #define CAN_TSR_TME0 CAN_TSR_TME0_Msk /*!< Transmit Mailbox 0 Empty */
mbed_official 124:6a4a5b7d7324 6573 #define CAN_TSR_TME1_Pos (27U)
mbed_official 124:6a4a5b7d7324 6574 #define CAN_TSR_TME1_Msk (0x1U << CAN_TSR_TME1_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 6575 #define CAN_TSR_TME1 CAN_TSR_TME1_Msk /*!< Transmit Mailbox 1 Empty */
mbed_official 124:6a4a5b7d7324 6576 #define CAN_TSR_TME2_Pos (28U)
mbed_official 124:6a4a5b7d7324 6577 #define CAN_TSR_TME2_Msk (0x1U << CAN_TSR_TME2_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 6578 #define CAN_TSR_TME2 CAN_TSR_TME2_Msk /*!< Transmit Mailbox 2 Empty */
mbed_official 124:6a4a5b7d7324 6579
mbed_official 124:6a4a5b7d7324 6580 #define CAN_TSR_LOW_Pos (29U)
mbed_official 124:6a4a5b7d7324 6581 #define CAN_TSR_LOW_Msk (0x7U << CAN_TSR_LOW_Pos) /*!< 0xE0000000 */
mbed_official 124:6a4a5b7d7324 6582 #define CAN_TSR_LOW CAN_TSR_LOW_Msk /*!< LOW[2:0] bits */
mbed_official 124:6a4a5b7d7324 6583 #define CAN_TSR_LOW0_Pos (29U)
mbed_official 124:6a4a5b7d7324 6584 #define CAN_TSR_LOW0_Msk (0x1U << CAN_TSR_LOW0_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 6585 #define CAN_TSR_LOW0 CAN_TSR_LOW0_Msk /*!< Lowest Priority Flag for Mailbox 0 */
mbed_official 124:6a4a5b7d7324 6586 #define CAN_TSR_LOW1_Pos (30U)
mbed_official 124:6a4a5b7d7324 6587 #define CAN_TSR_LOW1_Msk (0x1U << CAN_TSR_LOW1_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 6588 #define CAN_TSR_LOW1 CAN_TSR_LOW1_Msk /*!< Lowest Priority Flag for Mailbox 1 */
mbed_official 124:6a4a5b7d7324 6589 #define CAN_TSR_LOW2_Pos (31U)
mbed_official 124:6a4a5b7d7324 6590 #define CAN_TSR_LOW2_Msk (0x1U << CAN_TSR_LOW2_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 6591 #define CAN_TSR_LOW2 CAN_TSR_LOW2_Msk /*!< Lowest Priority Flag for Mailbox 2 */
bogdanm 0:9b334a45a8ff 6592
bogdanm 0:9b334a45a8ff 6593 /******************* Bit definition for CAN_RF0R register *******************/
mbed_official 124:6a4a5b7d7324 6594 #define CAN_RF0R_FMP0_Pos (0U)
mbed_official 124:6a4a5b7d7324 6595 #define CAN_RF0R_FMP0_Msk (0x3U << CAN_RF0R_FMP0_Pos) /*!< 0x00000003 */
mbed_official 124:6a4a5b7d7324 6596 #define CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk /*!< FIFO 0 Message Pending */
mbed_official 124:6a4a5b7d7324 6597 #define CAN_RF0R_FULL0_Pos (3U)
mbed_official 124:6a4a5b7d7324 6598 #define CAN_RF0R_FULL0_Msk (0x1U << CAN_RF0R_FULL0_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 6599 #define CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk /*!< FIFO 0 Full */
mbed_official 124:6a4a5b7d7324 6600 #define CAN_RF0R_FOVR0_Pos (4U)
mbed_official 124:6a4a5b7d7324 6601 #define CAN_RF0R_FOVR0_Msk (0x1U << CAN_RF0R_FOVR0_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 6602 #define CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk /*!< FIFO 0 Overrun */
mbed_official 124:6a4a5b7d7324 6603 #define CAN_RF0R_RFOM0_Pos (5U)
mbed_official 124:6a4a5b7d7324 6604 #define CAN_RF0R_RFOM0_Msk (0x1U << CAN_RF0R_RFOM0_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 6605 #define CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk /*!< Release FIFO 0 Output Mailbox */
bogdanm 0:9b334a45a8ff 6606
bogdanm 0:9b334a45a8ff 6607 /******************* Bit definition for CAN_RF1R register *******************/
mbed_official 124:6a4a5b7d7324 6608 #define CAN_RF1R_FMP1_Pos (0U)
mbed_official 124:6a4a5b7d7324 6609 #define CAN_RF1R_FMP1_Msk (0x3U << CAN_RF1R_FMP1_Pos) /*!< 0x00000003 */
mbed_official 124:6a4a5b7d7324 6610 #define CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk /*!< FIFO 1 Message Pending */
mbed_official 124:6a4a5b7d7324 6611 #define CAN_RF1R_FULL1_Pos (3U)
mbed_official 124:6a4a5b7d7324 6612 #define CAN_RF1R_FULL1_Msk (0x1U << CAN_RF1R_FULL1_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 6613 #define CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk /*!< FIFO 1 Full */
mbed_official 124:6a4a5b7d7324 6614 #define CAN_RF1R_FOVR1_Pos (4U)
mbed_official 124:6a4a5b7d7324 6615 #define CAN_RF1R_FOVR1_Msk (0x1U << CAN_RF1R_FOVR1_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 6616 #define CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk /*!< FIFO 1 Overrun */
mbed_official 124:6a4a5b7d7324 6617 #define CAN_RF1R_RFOM1_Pos (5U)
mbed_official 124:6a4a5b7d7324 6618 #define CAN_RF1R_RFOM1_Msk (0x1U << CAN_RF1R_RFOM1_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 6619 #define CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk /*!< Release FIFO 1 Output Mailbox */
bogdanm 0:9b334a45a8ff 6620
bogdanm 0:9b334a45a8ff 6621 /******************** Bit definition for CAN_IER register *******************/
mbed_official 124:6a4a5b7d7324 6622 #define CAN_IER_TMEIE_Pos (0U)
mbed_official 124:6a4a5b7d7324 6623 #define CAN_IER_TMEIE_Msk (0x1U << CAN_IER_TMEIE_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 6624 #define CAN_IER_TMEIE CAN_IER_TMEIE_Msk /*!< Transmit Mailbox Empty Interrupt Enable */
mbed_official 124:6a4a5b7d7324 6625 #define CAN_IER_FMPIE0_Pos (1U)
mbed_official 124:6a4a5b7d7324 6626 #define CAN_IER_FMPIE0_Msk (0x1U << CAN_IER_FMPIE0_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 6627 #define CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk /*!< FIFO Message Pending Interrupt Enable */
mbed_official 124:6a4a5b7d7324 6628 #define CAN_IER_FFIE0_Pos (2U)
mbed_official 124:6a4a5b7d7324 6629 #define CAN_IER_FFIE0_Msk (0x1U << CAN_IER_FFIE0_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 6630 #define CAN_IER_FFIE0 CAN_IER_FFIE0_Msk /*!< FIFO Full Interrupt Enable */
mbed_official 124:6a4a5b7d7324 6631 #define CAN_IER_FOVIE0_Pos (3U)
mbed_official 124:6a4a5b7d7324 6632 #define CAN_IER_FOVIE0_Msk (0x1U << CAN_IER_FOVIE0_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 6633 #define CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk /*!< FIFO Overrun Interrupt Enable */
mbed_official 124:6a4a5b7d7324 6634 #define CAN_IER_FMPIE1_Pos (4U)
mbed_official 124:6a4a5b7d7324 6635 #define CAN_IER_FMPIE1_Msk (0x1U << CAN_IER_FMPIE1_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 6636 #define CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk /*!< FIFO Message Pending Interrupt Enable */
mbed_official 124:6a4a5b7d7324 6637 #define CAN_IER_FFIE1_Pos (5U)
mbed_official 124:6a4a5b7d7324 6638 #define CAN_IER_FFIE1_Msk (0x1U << CAN_IER_FFIE1_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 6639 #define CAN_IER_FFIE1 CAN_IER_FFIE1_Msk /*!< FIFO Full Interrupt Enable */
mbed_official 124:6a4a5b7d7324 6640 #define CAN_IER_FOVIE1_Pos (6U)
mbed_official 124:6a4a5b7d7324 6641 #define CAN_IER_FOVIE1_Msk (0x1U << CAN_IER_FOVIE1_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 6642 #define CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk /*!< FIFO Overrun Interrupt Enable */
mbed_official 124:6a4a5b7d7324 6643 #define CAN_IER_EWGIE_Pos (8U)
mbed_official 124:6a4a5b7d7324 6644 #define CAN_IER_EWGIE_Msk (0x1U << CAN_IER_EWGIE_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 6645 #define CAN_IER_EWGIE CAN_IER_EWGIE_Msk /*!< Error Warning Interrupt Enable */
mbed_official 124:6a4a5b7d7324 6646 #define CAN_IER_EPVIE_Pos (9U)
mbed_official 124:6a4a5b7d7324 6647 #define CAN_IER_EPVIE_Msk (0x1U << CAN_IER_EPVIE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 6648 #define CAN_IER_EPVIE CAN_IER_EPVIE_Msk /*!< Error Passive Interrupt Enable */
mbed_official 124:6a4a5b7d7324 6649 #define CAN_IER_BOFIE_Pos (10U)
mbed_official 124:6a4a5b7d7324 6650 #define CAN_IER_BOFIE_Msk (0x1U << CAN_IER_BOFIE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 6651 #define CAN_IER_BOFIE CAN_IER_BOFIE_Msk /*!< Bus-Off Interrupt Enable */
mbed_official 124:6a4a5b7d7324 6652 #define CAN_IER_LECIE_Pos (11U)
mbed_official 124:6a4a5b7d7324 6653 #define CAN_IER_LECIE_Msk (0x1U << CAN_IER_LECIE_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 6654 #define CAN_IER_LECIE CAN_IER_LECIE_Msk /*!< Last Error Code Interrupt Enable */
mbed_official 124:6a4a5b7d7324 6655 #define CAN_IER_ERRIE_Pos (15U)
mbed_official 124:6a4a5b7d7324 6656 #define CAN_IER_ERRIE_Msk (0x1U << CAN_IER_ERRIE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 6657 #define CAN_IER_ERRIE CAN_IER_ERRIE_Msk /*!< Error Interrupt Enable */
mbed_official 124:6a4a5b7d7324 6658 #define CAN_IER_WKUIE_Pos (16U)
mbed_official 124:6a4a5b7d7324 6659 #define CAN_IER_WKUIE_Msk (0x1U << CAN_IER_WKUIE_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 6660 #define CAN_IER_WKUIE CAN_IER_WKUIE_Msk /*!< Wakeup Interrupt Enable */
mbed_official 124:6a4a5b7d7324 6661 #define CAN_IER_SLKIE_Pos (17U)
mbed_official 124:6a4a5b7d7324 6662 #define CAN_IER_SLKIE_Msk (0x1U << CAN_IER_SLKIE_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 6663 #define CAN_IER_SLKIE CAN_IER_SLKIE_Msk /*!< Sleep Interrupt Enable */
bogdanm 0:9b334a45a8ff 6664
bogdanm 0:9b334a45a8ff 6665 /******************** Bit definition for CAN_ESR register *******************/
mbed_official 124:6a4a5b7d7324 6666 #define CAN_ESR_EWGF_Pos (0U)
mbed_official 124:6a4a5b7d7324 6667 #define CAN_ESR_EWGF_Msk (0x1U << CAN_ESR_EWGF_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 6668 #define CAN_ESR_EWGF CAN_ESR_EWGF_Msk /*!< Error Warning Flag */
mbed_official 124:6a4a5b7d7324 6669 #define CAN_ESR_EPVF_Pos (1U)
mbed_official 124:6a4a5b7d7324 6670 #define CAN_ESR_EPVF_Msk (0x1U << CAN_ESR_EPVF_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 6671 #define CAN_ESR_EPVF CAN_ESR_EPVF_Msk /*!< Error Passive Flag */
mbed_official 124:6a4a5b7d7324 6672 #define CAN_ESR_BOFF_Pos (2U)
mbed_official 124:6a4a5b7d7324 6673 #define CAN_ESR_BOFF_Msk (0x1U << CAN_ESR_BOFF_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 6674 #define CAN_ESR_BOFF CAN_ESR_BOFF_Msk /*!< Bus-Off Flag */
mbed_official 124:6a4a5b7d7324 6675
mbed_official 124:6a4a5b7d7324 6676 #define CAN_ESR_LEC_Pos (4U)
mbed_official 124:6a4a5b7d7324 6677 #define CAN_ESR_LEC_Msk (0x7U << CAN_ESR_LEC_Pos) /*!< 0x00000070 */
mbed_official 124:6a4a5b7d7324 6678 #define CAN_ESR_LEC CAN_ESR_LEC_Msk /*!< LEC[2:0] bits (Last Error Code) */
mbed_official 124:6a4a5b7d7324 6679 #define CAN_ESR_LEC_0 (0x1U << CAN_ESR_LEC_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 6680 #define CAN_ESR_LEC_1 (0x2U << CAN_ESR_LEC_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 6681 #define CAN_ESR_LEC_2 (0x4U << CAN_ESR_LEC_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 6682
mbed_official 124:6a4a5b7d7324 6683 #define CAN_ESR_TEC_Pos (16U)
mbed_official 124:6a4a5b7d7324 6684 #define CAN_ESR_TEC_Msk (0xFFU << CAN_ESR_TEC_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 6685 #define CAN_ESR_TEC CAN_ESR_TEC_Msk /*!< Least significant byte of the 9-bit Transmit Error Counter */
mbed_official 124:6a4a5b7d7324 6686 #define CAN_ESR_REC_Pos (24U)
mbed_official 124:6a4a5b7d7324 6687 #define CAN_ESR_REC_Msk (0xFFU << CAN_ESR_REC_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 6688 #define CAN_ESR_REC CAN_ESR_REC_Msk /*!< Receive Error Counter */
bogdanm 0:9b334a45a8ff 6689
bogdanm 0:9b334a45a8ff 6690 /******************* Bit definition for CAN_BTR register ********************/
mbed_official 124:6a4a5b7d7324 6691 #define CAN_BTR_BRP_Pos (0U)
mbed_official 124:6a4a5b7d7324 6692 #define CAN_BTR_BRP_Msk (0x3FFU << CAN_BTR_BRP_Pos) /*!< 0x000003FF */
mbed_official 124:6a4a5b7d7324 6693 #define CAN_BTR_BRP CAN_BTR_BRP_Msk /*!<Baud Rate Prescaler */
mbed_official 124:6a4a5b7d7324 6694 #define CAN_BTR_TS1_Pos (16U)
mbed_official 124:6a4a5b7d7324 6695 #define CAN_BTR_TS1_Msk (0xFU << CAN_BTR_TS1_Pos) /*!< 0x000F0000 */
mbed_official 124:6a4a5b7d7324 6696 #define CAN_BTR_TS1 CAN_BTR_TS1_Msk /*!<Time Segment 1 */
mbed_official 124:6a4a5b7d7324 6697 #define CAN_BTR_TS1_0 (0x1U << CAN_BTR_TS1_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 6698 #define CAN_BTR_TS1_1 (0x2U << CAN_BTR_TS1_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 6699 #define CAN_BTR_TS1_2 (0x4U << CAN_BTR_TS1_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 6700 #define CAN_BTR_TS1_3 (0x8U << CAN_BTR_TS1_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 6701 #define CAN_BTR_TS2_Pos (20U)
mbed_official 124:6a4a5b7d7324 6702 #define CAN_BTR_TS2_Msk (0x7U << CAN_BTR_TS2_Pos) /*!< 0x00700000 */
mbed_official 124:6a4a5b7d7324 6703 #define CAN_BTR_TS2 CAN_BTR_TS2_Msk /*!<Time Segment 2 */
mbed_official 124:6a4a5b7d7324 6704 #define CAN_BTR_TS2_0 (0x1U << CAN_BTR_TS2_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 6705 #define CAN_BTR_TS2_1 (0x2U << CAN_BTR_TS2_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 6706 #define CAN_BTR_TS2_2 (0x4U << CAN_BTR_TS2_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 6707 #define CAN_BTR_SJW_Pos (24U)
mbed_official 124:6a4a5b7d7324 6708 #define CAN_BTR_SJW_Msk (0x3U << CAN_BTR_SJW_Pos) /*!< 0x03000000 */
mbed_official 124:6a4a5b7d7324 6709 #define CAN_BTR_SJW CAN_BTR_SJW_Msk /*!<Resynchronization Jump Width */
mbed_official 124:6a4a5b7d7324 6710 #define CAN_BTR_SJW_0 (0x1U << CAN_BTR_SJW_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 6711 #define CAN_BTR_SJW_1 (0x2U << CAN_BTR_SJW_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 6712 #define CAN_BTR_LBKM_Pos (30U)
mbed_official 124:6a4a5b7d7324 6713 #define CAN_BTR_LBKM_Msk (0x1U << CAN_BTR_LBKM_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 6714 #define CAN_BTR_LBKM CAN_BTR_LBKM_Msk /*!<Loop Back Mode (Debug) */
mbed_official 124:6a4a5b7d7324 6715 #define CAN_BTR_SILM_Pos (31U)
mbed_official 124:6a4a5b7d7324 6716 #define CAN_BTR_SILM_Msk (0x1U << CAN_BTR_SILM_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 6717 #define CAN_BTR_SILM CAN_BTR_SILM_Msk /*!<Silent Mode */
bogdanm 0:9b334a45a8ff 6718
bogdanm 0:9b334a45a8ff 6719 /*!< Mailbox registers */
bogdanm 0:9b334a45a8ff 6720 /****************** Bit definition for CAN_TI0R register ********************/
mbed_official 124:6a4a5b7d7324 6721 #define CAN_TI0R_TXRQ_Pos (0U)
mbed_official 124:6a4a5b7d7324 6722 #define CAN_TI0R_TXRQ_Msk (0x1U << CAN_TI0R_TXRQ_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 6723 #define CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk /*!< Transmit Mailbox Request */
mbed_official 124:6a4a5b7d7324 6724 #define CAN_TI0R_RTR_Pos (1U)
mbed_official 124:6a4a5b7d7324 6725 #define CAN_TI0R_RTR_Msk (0x1U << CAN_TI0R_RTR_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 6726 #define CAN_TI0R_RTR CAN_TI0R_RTR_Msk /*!< Remote Transmission Request */
mbed_official 124:6a4a5b7d7324 6727 #define CAN_TI0R_IDE_Pos (2U)
mbed_official 124:6a4a5b7d7324 6728 #define CAN_TI0R_IDE_Msk (0x1U << CAN_TI0R_IDE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 6729 #define CAN_TI0R_IDE CAN_TI0R_IDE_Msk /*!< Identifier Extension */
mbed_official 124:6a4a5b7d7324 6730 #define CAN_TI0R_EXID_Pos (3U)
mbed_official 124:6a4a5b7d7324 6731 #define CAN_TI0R_EXID_Msk (0x3FFFFU << CAN_TI0R_EXID_Pos) /*!< 0x001FFFF8 */
mbed_official 124:6a4a5b7d7324 6732 #define CAN_TI0R_EXID CAN_TI0R_EXID_Msk /*!< Extended Identifier */
mbed_official 124:6a4a5b7d7324 6733 #define CAN_TI0R_STID_Pos (21U)
mbed_official 124:6a4a5b7d7324 6734 #define CAN_TI0R_STID_Msk (0x7FFU << CAN_TI0R_STID_Pos) /*!< 0xFFE00000 */
mbed_official 124:6a4a5b7d7324 6735 #define CAN_TI0R_STID CAN_TI0R_STID_Msk /*!< Standard Identifier or Extended Identifier */
bogdanm 0:9b334a45a8ff 6736
bogdanm 0:9b334a45a8ff 6737 /****************** Bit definition for CAN_TDT0R register *******************/
mbed_official 124:6a4a5b7d7324 6738 #define CAN_TDT0R_DLC_Pos (0U)
mbed_official 124:6a4a5b7d7324 6739 #define CAN_TDT0R_DLC_Msk (0xFU << CAN_TDT0R_DLC_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 6740 #define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk /*!< Data Length Code */
mbed_official 124:6a4a5b7d7324 6741 #define CAN_TDT0R_TGT_Pos (8U)
mbed_official 124:6a4a5b7d7324 6742 #define CAN_TDT0R_TGT_Msk (0x1U << CAN_TDT0R_TGT_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 6743 #define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk /*!< Transmit Global Time */
mbed_official 124:6a4a5b7d7324 6744 #define CAN_TDT0R_TIME_Pos (16U)
mbed_official 124:6a4a5b7d7324 6745 #define CAN_TDT0R_TIME_Msk (0xFFFFU << CAN_TDT0R_TIME_Pos) /*!< 0xFFFF0000 */
mbed_official 124:6a4a5b7d7324 6746 #define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk /*!< Message Time Stamp */
bogdanm 0:9b334a45a8ff 6747
bogdanm 0:9b334a45a8ff 6748 /****************** Bit definition for CAN_TDL0R register *******************/
mbed_official 124:6a4a5b7d7324 6749 #define CAN_TDL0R_DATA0_Pos (0U)
mbed_official 124:6a4a5b7d7324 6750 #define CAN_TDL0R_DATA0_Msk (0xFFU << CAN_TDL0R_DATA0_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 6751 #define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk /*!< Data byte 0 */
mbed_official 124:6a4a5b7d7324 6752 #define CAN_TDL0R_DATA1_Pos (8U)
mbed_official 124:6a4a5b7d7324 6753 #define CAN_TDL0R_DATA1_Msk (0xFFU << CAN_TDL0R_DATA1_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 6754 #define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk /*!< Data byte 1 */
mbed_official 124:6a4a5b7d7324 6755 #define CAN_TDL0R_DATA2_Pos (16U)
mbed_official 124:6a4a5b7d7324 6756 #define CAN_TDL0R_DATA2_Msk (0xFFU << CAN_TDL0R_DATA2_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 6757 #define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk /*!< Data byte 2 */
mbed_official 124:6a4a5b7d7324 6758 #define CAN_TDL0R_DATA3_Pos (24U)
mbed_official 124:6a4a5b7d7324 6759 #define CAN_TDL0R_DATA3_Msk (0xFFU << CAN_TDL0R_DATA3_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 6760 #define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk /*!< Data byte 3 */
bogdanm 0:9b334a45a8ff 6761
bogdanm 0:9b334a45a8ff 6762 /****************** Bit definition for CAN_TDH0R register *******************/
mbed_official 124:6a4a5b7d7324 6763 #define CAN_TDH0R_DATA4_Pos (0U)
mbed_official 124:6a4a5b7d7324 6764 #define CAN_TDH0R_DATA4_Msk (0xFFU << CAN_TDH0R_DATA4_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 6765 #define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk /*!< Data byte 4 */
mbed_official 124:6a4a5b7d7324 6766 #define CAN_TDH0R_DATA5_Pos (8U)
mbed_official 124:6a4a5b7d7324 6767 #define CAN_TDH0R_DATA5_Msk (0xFFU << CAN_TDH0R_DATA5_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 6768 #define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk /*!< Data byte 5 */
mbed_official 124:6a4a5b7d7324 6769 #define CAN_TDH0R_DATA6_Pos (16U)
mbed_official 124:6a4a5b7d7324 6770 #define CAN_TDH0R_DATA6_Msk (0xFFU << CAN_TDH0R_DATA6_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 6771 #define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk /*!< Data byte 6 */
mbed_official 124:6a4a5b7d7324 6772 #define CAN_TDH0R_DATA7_Pos (24U)
mbed_official 124:6a4a5b7d7324 6773 #define CAN_TDH0R_DATA7_Msk (0xFFU << CAN_TDH0R_DATA7_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 6774 #define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk /*!< Data byte 7 */
bogdanm 0:9b334a45a8ff 6775
bogdanm 0:9b334a45a8ff 6776 /******************* Bit definition for CAN_TI1R register *******************/
mbed_official 124:6a4a5b7d7324 6777 #define CAN_TI1R_TXRQ_Pos (0U)
mbed_official 124:6a4a5b7d7324 6778 #define CAN_TI1R_TXRQ_Msk (0x1U << CAN_TI1R_TXRQ_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 6779 #define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk /*!< Transmit Mailbox Request */
mbed_official 124:6a4a5b7d7324 6780 #define CAN_TI1R_RTR_Pos (1U)
mbed_official 124:6a4a5b7d7324 6781 #define CAN_TI1R_RTR_Msk (0x1U << CAN_TI1R_RTR_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 6782 #define CAN_TI1R_RTR CAN_TI1R_RTR_Msk /*!< Remote Transmission Request */
mbed_official 124:6a4a5b7d7324 6783 #define CAN_TI1R_IDE_Pos (2U)
mbed_official 124:6a4a5b7d7324 6784 #define CAN_TI1R_IDE_Msk (0x1U << CAN_TI1R_IDE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 6785 #define CAN_TI1R_IDE CAN_TI1R_IDE_Msk /*!< Identifier Extension */
mbed_official 124:6a4a5b7d7324 6786 #define CAN_TI1R_EXID_Pos (3U)
mbed_official 124:6a4a5b7d7324 6787 #define CAN_TI1R_EXID_Msk (0x3FFFFU << CAN_TI1R_EXID_Pos) /*!< 0x001FFFF8 */
mbed_official 124:6a4a5b7d7324 6788 #define CAN_TI1R_EXID CAN_TI1R_EXID_Msk /*!< Extended Identifier */
mbed_official 124:6a4a5b7d7324 6789 #define CAN_TI1R_STID_Pos (21U)
mbed_official 124:6a4a5b7d7324 6790 #define CAN_TI1R_STID_Msk (0x7FFU << CAN_TI1R_STID_Pos) /*!< 0xFFE00000 */
mbed_official 124:6a4a5b7d7324 6791 #define CAN_TI1R_STID CAN_TI1R_STID_Msk /*!< Standard Identifier or Extended Identifier */
bogdanm 0:9b334a45a8ff 6792
bogdanm 0:9b334a45a8ff 6793 /******************* Bit definition for CAN_TDT1R register ******************/
mbed_official 124:6a4a5b7d7324 6794 #define CAN_TDT1R_DLC_Pos (0U)
mbed_official 124:6a4a5b7d7324 6795 #define CAN_TDT1R_DLC_Msk (0xFU << CAN_TDT1R_DLC_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 6796 #define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk /*!< Data Length Code */
mbed_official 124:6a4a5b7d7324 6797 #define CAN_TDT1R_TGT_Pos (8U)
mbed_official 124:6a4a5b7d7324 6798 #define CAN_TDT1R_TGT_Msk (0x1U << CAN_TDT1R_TGT_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 6799 #define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk /*!< Transmit Global Time */
mbed_official 124:6a4a5b7d7324 6800 #define CAN_TDT1R_TIME_Pos (16U)
mbed_official 124:6a4a5b7d7324 6801 #define CAN_TDT1R_TIME_Msk (0xFFFFU << CAN_TDT1R_TIME_Pos) /*!< 0xFFFF0000 */
mbed_official 124:6a4a5b7d7324 6802 #define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk /*!< Message Time Stamp */
bogdanm 0:9b334a45a8ff 6803
bogdanm 0:9b334a45a8ff 6804 /******************* Bit definition for CAN_TDL1R register ******************/
mbed_official 124:6a4a5b7d7324 6805 #define CAN_TDL1R_DATA0_Pos (0U)
mbed_official 124:6a4a5b7d7324 6806 #define CAN_TDL1R_DATA0_Msk (0xFFU << CAN_TDL1R_DATA0_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 6807 #define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk /*!< Data byte 0 */
mbed_official 124:6a4a5b7d7324 6808 #define CAN_TDL1R_DATA1_Pos (8U)
mbed_official 124:6a4a5b7d7324 6809 #define CAN_TDL1R_DATA1_Msk (0xFFU << CAN_TDL1R_DATA1_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 6810 #define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk /*!< Data byte 1 */
mbed_official 124:6a4a5b7d7324 6811 #define CAN_TDL1R_DATA2_Pos (16U)
mbed_official 124:6a4a5b7d7324 6812 #define CAN_TDL1R_DATA2_Msk (0xFFU << CAN_TDL1R_DATA2_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 6813 #define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk /*!< Data byte 2 */
mbed_official 124:6a4a5b7d7324 6814 #define CAN_TDL1R_DATA3_Pos (24U)
mbed_official 124:6a4a5b7d7324 6815 #define CAN_TDL1R_DATA3_Msk (0xFFU << CAN_TDL1R_DATA3_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 6816 #define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk /*!< Data byte 3 */
bogdanm 0:9b334a45a8ff 6817
bogdanm 0:9b334a45a8ff 6818 /******************* Bit definition for CAN_TDH1R register ******************/
mbed_official 124:6a4a5b7d7324 6819 #define CAN_TDH1R_DATA4_Pos (0U)
mbed_official 124:6a4a5b7d7324 6820 #define CAN_TDH1R_DATA4_Msk (0xFFU << CAN_TDH1R_DATA4_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 6821 #define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk /*!< Data byte 4 */
mbed_official 124:6a4a5b7d7324 6822 #define CAN_TDH1R_DATA5_Pos (8U)
mbed_official 124:6a4a5b7d7324 6823 #define CAN_TDH1R_DATA5_Msk (0xFFU << CAN_TDH1R_DATA5_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 6824 #define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk /*!< Data byte 5 */
mbed_official 124:6a4a5b7d7324 6825 #define CAN_TDH1R_DATA6_Pos (16U)
mbed_official 124:6a4a5b7d7324 6826 #define CAN_TDH1R_DATA6_Msk (0xFFU << CAN_TDH1R_DATA6_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 6827 #define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk /*!< Data byte 6 */
mbed_official 124:6a4a5b7d7324 6828 #define CAN_TDH1R_DATA7_Pos (24U)
mbed_official 124:6a4a5b7d7324 6829 #define CAN_TDH1R_DATA7_Msk (0xFFU << CAN_TDH1R_DATA7_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 6830 #define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk /*!< Data byte 7 */
bogdanm 0:9b334a45a8ff 6831
bogdanm 0:9b334a45a8ff 6832 /******************* Bit definition for CAN_TI2R register *******************/
mbed_official 124:6a4a5b7d7324 6833 #define CAN_TI2R_TXRQ_Pos (0U)
mbed_official 124:6a4a5b7d7324 6834 #define CAN_TI2R_TXRQ_Msk (0x1U << CAN_TI2R_TXRQ_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 6835 #define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk /*!< Transmit Mailbox Request */
mbed_official 124:6a4a5b7d7324 6836 #define CAN_TI2R_RTR_Pos (1U)
mbed_official 124:6a4a5b7d7324 6837 #define CAN_TI2R_RTR_Msk (0x1U << CAN_TI2R_RTR_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 6838 #define CAN_TI2R_RTR CAN_TI2R_RTR_Msk /*!< Remote Transmission Request */
mbed_official 124:6a4a5b7d7324 6839 #define CAN_TI2R_IDE_Pos (2U)
mbed_official 124:6a4a5b7d7324 6840 #define CAN_TI2R_IDE_Msk (0x1U << CAN_TI2R_IDE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 6841 #define CAN_TI2R_IDE CAN_TI2R_IDE_Msk /*!< Identifier Extension */
mbed_official 124:6a4a5b7d7324 6842 #define CAN_TI2R_EXID_Pos (3U)
mbed_official 124:6a4a5b7d7324 6843 #define CAN_TI2R_EXID_Msk (0x3FFFFU << CAN_TI2R_EXID_Pos) /*!< 0x001FFFF8 */
mbed_official 124:6a4a5b7d7324 6844 #define CAN_TI2R_EXID CAN_TI2R_EXID_Msk /*!< Extended identifier */
mbed_official 124:6a4a5b7d7324 6845 #define CAN_TI2R_STID_Pos (21U)
mbed_official 124:6a4a5b7d7324 6846 #define CAN_TI2R_STID_Msk (0x7FFU << CAN_TI2R_STID_Pos) /*!< 0xFFE00000 */
mbed_official 124:6a4a5b7d7324 6847 #define CAN_TI2R_STID CAN_TI2R_STID_Msk /*!< Standard Identifier or Extended Identifier */
bogdanm 0:9b334a45a8ff 6848
bogdanm 0:9b334a45a8ff 6849 /******************* Bit definition for CAN_TDT2R register ******************/
mbed_official 124:6a4a5b7d7324 6850 #define CAN_TDT2R_DLC_Pos (0U)
mbed_official 124:6a4a5b7d7324 6851 #define CAN_TDT2R_DLC_Msk (0xFU << CAN_TDT2R_DLC_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 6852 #define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk /*!< Data Length Code */
mbed_official 124:6a4a5b7d7324 6853 #define CAN_TDT2R_TGT_Pos (8U)
mbed_official 124:6a4a5b7d7324 6854 #define CAN_TDT2R_TGT_Msk (0x1U << CAN_TDT2R_TGT_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 6855 #define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk /*!< Transmit Global Time */
mbed_official 124:6a4a5b7d7324 6856 #define CAN_TDT2R_TIME_Pos (16U)
mbed_official 124:6a4a5b7d7324 6857 #define CAN_TDT2R_TIME_Msk (0xFFFFU << CAN_TDT2R_TIME_Pos) /*!< 0xFFFF0000 */
mbed_official 124:6a4a5b7d7324 6858 #define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk /*!< Message Time Stamp */
bogdanm 0:9b334a45a8ff 6859
bogdanm 0:9b334a45a8ff 6860 /******************* Bit definition for CAN_TDL2R register ******************/
mbed_official 124:6a4a5b7d7324 6861 #define CAN_TDL2R_DATA0_Pos (0U)
mbed_official 124:6a4a5b7d7324 6862 #define CAN_TDL2R_DATA0_Msk (0xFFU << CAN_TDL2R_DATA0_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 6863 #define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk /*!< Data byte 0 */
mbed_official 124:6a4a5b7d7324 6864 #define CAN_TDL2R_DATA1_Pos (8U)
mbed_official 124:6a4a5b7d7324 6865 #define CAN_TDL2R_DATA1_Msk (0xFFU << CAN_TDL2R_DATA1_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 6866 #define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk /*!< Data byte 1 */
mbed_official 124:6a4a5b7d7324 6867 #define CAN_TDL2R_DATA2_Pos (16U)
mbed_official 124:6a4a5b7d7324 6868 #define CAN_TDL2R_DATA2_Msk (0xFFU << CAN_TDL2R_DATA2_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 6869 #define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk /*!< Data byte 2 */
mbed_official 124:6a4a5b7d7324 6870 #define CAN_TDL2R_DATA3_Pos (24U)
mbed_official 124:6a4a5b7d7324 6871 #define CAN_TDL2R_DATA3_Msk (0xFFU << CAN_TDL2R_DATA3_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 6872 #define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk /*!< Data byte 3 */
bogdanm 0:9b334a45a8ff 6873
bogdanm 0:9b334a45a8ff 6874 /******************* Bit definition for CAN_TDH2R register ******************/
mbed_official 124:6a4a5b7d7324 6875 #define CAN_TDH2R_DATA4_Pos (0U)
mbed_official 124:6a4a5b7d7324 6876 #define CAN_TDH2R_DATA4_Msk (0xFFU << CAN_TDH2R_DATA4_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 6877 #define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk /*!< Data byte 4 */
mbed_official 124:6a4a5b7d7324 6878 #define CAN_TDH2R_DATA5_Pos (8U)
mbed_official 124:6a4a5b7d7324 6879 #define CAN_TDH2R_DATA5_Msk (0xFFU << CAN_TDH2R_DATA5_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 6880 #define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk /*!< Data byte 5 */
mbed_official 124:6a4a5b7d7324 6881 #define CAN_TDH2R_DATA6_Pos (16U)
mbed_official 124:6a4a5b7d7324 6882 #define CAN_TDH2R_DATA6_Msk (0xFFU << CAN_TDH2R_DATA6_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 6883 #define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk /*!< Data byte 6 */
mbed_official 124:6a4a5b7d7324 6884 #define CAN_TDH2R_DATA7_Pos (24U)
mbed_official 124:6a4a5b7d7324 6885 #define CAN_TDH2R_DATA7_Msk (0xFFU << CAN_TDH2R_DATA7_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 6886 #define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk /*!< Data byte 7 */
bogdanm 0:9b334a45a8ff 6887
bogdanm 0:9b334a45a8ff 6888 /******************* Bit definition for CAN_RI0R register *******************/
mbed_official 124:6a4a5b7d7324 6889 #define CAN_RI0R_RTR_Pos (1U)
mbed_official 124:6a4a5b7d7324 6890 #define CAN_RI0R_RTR_Msk (0x1U << CAN_RI0R_RTR_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 6891 #define CAN_RI0R_RTR CAN_RI0R_RTR_Msk /*!< Remote Transmission Request */
mbed_official 124:6a4a5b7d7324 6892 #define CAN_RI0R_IDE_Pos (2U)
mbed_official 124:6a4a5b7d7324 6893 #define CAN_RI0R_IDE_Msk (0x1U << CAN_RI0R_IDE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 6894 #define CAN_RI0R_IDE CAN_RI0R_IDE_Msk /*!< Identifier Extension */
mbed_official 124:6a4a5b7d7324 6895 #define CAN_RI0R_EXID_Pos (3U)
mbed_official 124:6a4a5b7d7324 6896 #define CAN_RI0R_EXID_Msk (0x3FFFFU << CAN_RI0R_EXID_Pos) /*!< 0x001FFFF8 */
mbed_official 124:6a4a5b7d7324 6897 #define CAN_RI0R_EXID CAN_RI0R_EXID_Msk /*!< Extended Identifier */
mbed_official 124:6a4a5b7d7324 6898 #define CAN_RI0R_STID_Pos (21U)
mbed_official 124:6a4a5b7d7324 6899 #define CAN_RI0R_STID_Msk (0x7FFU << CAN_RI0R_STID_Pos) /*!< 0xFFE00000 */
mbed_official 124:6a4a5b7d7324 6900 #define CAN_RI0R_STID CAN_RI0R_STID_Msk /*!< Standard Identifier or Extended Identifier */
bogdanm 0:9b334a45a8ff 6901
bogdanm 0:9b334a45a8ff 6902 /******************* Bit definition for CAN_RDT0R register ******************/
mbed_official 124:6a4a5b7d7324 6903 #define CAN_RDT0R_DLC_Pos (0U)
mbed_official 124:6a4a5b7d7324 6904 #define CAN_RDT0R_DLC_Msk (0xFU << CAN_RDT0R_DLC_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 6905 #define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk /*!< Data Length Code */
mbed_official 124:6a4a5b7d7324 6906 #define CAN_RDT0R_FMI_Pos (8U)
mbed_official 124:6a4a5b7d7324 6907 #define CAN_RDT0R_FMI_Msk (0xFFU << CAN_RDT0R_FMI_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 6908 #define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk /*!< Filter Match Index */
mbed_official 124:6a4a5b7d7324 6909 #define CAN_RDT0R_TIME_Pos (16U)
mbed_official 124:6a4a5b7d7324 6910 #define CAN_RDT0R_TIME_Msk (0xFFFFU << CAN_RDT0R_TIME_Pos) /*!< 0xFFFF0000 */
mbed_official 124:6a4a5b7d7324 6911 #define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk /*!< Message Time Stamp */
bogdanm 0:9b334a45a8ff 6912
bogdanm 0:9b334a45a8ff 6913 /******************* Bit definition for CAN_RDL0R register ******************/
mbed_official 124:6a4a5b7d7324 6914 #define CAN_RDL0R_DATA0_Pos (0U)
mbed_official 124:6a4a5b7d7324 6915 #define CAN_RDL0R_DATA0_Msk (0xFFU << CAN_RDL0R_DATA0_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 6916 #define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk /*!< Data byte 0 */
mbed_official 124:6a4a5b7d7324 6917 #define CAN_RDL0R_DATA1_Pos (8U)
mbed_official 124:6a4a5b7d7324 6918 #define CAN_RDL0R_DATA1_Msk (0xFFU << CAN_RDL0R_DATA1_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 6919 #define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk /*!< Data byte 1 */
mbed_official 124:6a4a5b7d7324 6920 #define CAN_RDL0R_DATA2_Pos (16U)
mbed_official 124:6a4a5b7d7324 6921 #define CAN_RDL0R_DATA2_Msk (0xFFU << CAN_RDL0R_DATA2_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 6922 #define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk /*!< Data byte 2 */
mbed_official 124:6a4a5b7d7324 6923 #define CAN_RDL0R_DATA3_Pos (24U)
mbed_official 124:6a4a5b7d7324 6924 #define CAN_RDL0R_DATA3_Msk (0xFFU << CAN_RDL0R_DATA3_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 6925 #define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk /*!< Data byte 3 */
bogdanm 0:9b334a45a8ff 6926
bogdanm 0:9b334a45a8ff 6927 /******************* Bit definition for CAN_RDH0R register ******************/
mbed_official 124:6a4a5b7d7324 6928 #define CAN_RDH0R_DATA4_Pos (0U)
mbed_official 124:6a4a5b7d7324 6929 #define CAN_RDH0R_DATA4_Msk (0xFFU << CAN_RDH0R_DATA4_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 6930 #define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk /*!< Data byte 4 */
mbed_official 124:6a4a5b7d7324 6931 #define CAN_RDH0R_DATA5_Pos (8U)
mbed_official 124:6a4a5b7d7324 6932 #define CAN_RDH0R_DATA5_Msk (0xFFU << CAN_RDH0R_DATA5_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 6933 #define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk /*!< Data byte 5 */
mbed_official 124:6a4a5b7d7324 6934 #define CAN_RDH0R_DATA6_Pos (16U)
mbed_official 124:6a4a5b7d7324 6935 #define CAN_RDH0R_DATA6_Msk (0xFFU << CAN_RDH0R_DATA6_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 6936 #define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk /*!< Data byte 6 */
mbed_official 124:6a4a5b7d7324 6937 #define CAN_RDH0R_DATA7_Pos (24U)
mbed_official 124:6a4a5b7d7324 6938 #define CAN_RDH0R_DATA7_Msk (0xFFU << CAN_RDH0R_DATA7_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 6939 #define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk /*!< Data byte 7 */
bogdanm 0:9b334a45a8ff 6940
bogdanm 0:9b334a45a8ff 6941 /******************* Bit definition for CAN_RI1R register *******************/
mbed_official 124:6a4a5b7d7324 6942 #define CAN_RI1R_RTR_Pos (1U)
mbed_official 124:6a4a5b7d7324 6943 #define CAN_RI1R_RTR_Msk (0x1U << CAN_RI1R_RTR_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 6944 #define CAN_RI1R_RTR CAN_RI1R_RTR_Msk /*!< Remote Transmission Request */
mbed_official 124:6a4a5b7d7324 6945 #define CAN_RI1R_IDE_Pos (2U)
mbed_official 124:6a4a5b7d7324 6946 #define CAN_RI1R_IDE_Msk (0x1U << CAN_RI1R_IDE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 6947 #define CAN_RI1R_IDE CAN_RI1R_IDE_Msk /*!< Identifier Extension */
mbed_official 124:6a4a5b7d7324 6948 #define CAN_RI1R_EXID_Pos (3U)
mbed_official 124:6a4a5b7d7324 6949 #define CAN_RI1R_EXID_Msk (0x3FFFFU << CAN_RI1R_EXID_Pos) /*!< 0x001FFFF8 */
mbed_official 124:6a4a5b7d7324 6950 #define CAN_RI1R_EXID CAN_RI1R_EXID_Msk /*!< Extended identifier */
mbed_official 124:6a4a5b7d7324 6951 #define CAN_RI1R_STID_Pos (21U)
mbed_official 124:6a4a5b7d7324 6952 #define CAN_RI1R_STID_Msk (0x7FFU << CAN_RI1R_STID_Pos) /*!< 0xFFE00000 */
mbed_official 124:6a4a5b7d7324 6953 #define CAN_RI1R_STID CAN_RI1R_STID_Msk /*!< Standard Identifier or Extended Identifier */
bogdanm 0:9b334a45a8ff 6954
bogdanm 0:9b334a45a8ff 6955 /******************* Bit definition for CAN_RDT1R register ******************/
mbed_official 124:6a4a5b7d7324 6956 #define CAN_RDT1R_DLC_Pos (0U)
mbed_official 124:6a4a5b7d7324 6957 #define CAN_RDT1R_DLC_Msk (0xFU << CAN_RDT1R_DLC_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 6958 #define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk /*!< Data Length Code */
mbed_official 124:6a4a5b7d7324 6959 #define CAN_RDT1R_FMI_Pos (8U)
mbed_official 124:6a4a5b7d7324 6960 #define CAN_RDT1R_FMI_Msk (0xFFU << CAN_RDT1R_FMI_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 6961 #define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk /*!< Filter Match Index */
mbed_official 124:6a4a5b7d7324 6962 #define CAN_RDT1R_TIME_Pos (16U)
mbed_official 124:6a4a5b7d7324 6963 #define CAN_RDT1R_TIME_Msk (0xFFFFU << CAN_RDT1R_TIME_Pos) /*!< 0xFFFF0000 */
mbed_official 124:6a4a5b7d7324 6964 #define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk /*!< Message Time Stamp */
bogdanm 0:9b334a45a8ff 6965
bogdanm 0:9b334a45a8ff 6966 /******************* Bit definition for CAN_RDL1R register ******************/
mbed_official 124:6a4a5b7d7324 6967 #define CAN_RDL1R_DATA0_Pos (0U)
mbed_official 124:6a4a5b7d7324 6968 #define CAN_RDL1R_DATA0_Msk (0xFFU << CAN_RDL1R_DATA0_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 6969 #define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk /*!< Data byte 0 */
mbed_official 124:6a4a5b7d7324 6970 #define CAN_RDL1R_DATA1_Pos (8U)
mbed_official 124:6a4a5b7d7324 6971 #define CAN_RDL1R_DATA1_Msk (0xFFU << CAN_RDL1R_DATA1_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 6972 #define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk /*!< Data byte 1 */
mbed_official 124:6a4a5b7d7324 6973 #define CAN_RDL1R_DATA2_Pos (16U)
mbed_official 124:6a4a5b7d7324 6974 #define CAN_RDL1R_DATA2_Msk (0xFFU << CAN_RDL1R_DATA2_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 6975 #define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk /*!< Data byte 2 */
mbed_official 124:6a4a5b7d7324 6976 #define CAN_RDL1R_DATA3_Pos (24U)
mbed_official 124:6a4a5b7d7324 6977 #define CAN_RDL1R_DATA3_Msk (0xFFU << CAN_RDL1R_DATA3_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 6978 #define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk /*!< Data byte 3 */
bogdanm 0:9b334a45a8ff 6979
bogdanm 0:9b334a45a8ff 6980 /******************* Bit definition for CAN_RDH1R register ******************/
mbed_official 124:6a4a5b7d7324 6981 #define CAN_RDH1R_DATA4_Pos (0U)
mbed_official 124:6a4a5b7d7324 6982 #define CAN_RDH1R_DATA4_Msk (0xFFU << CAN_RDH1R_DATA4_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 6983 #define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk /*!< Data byte 4 */
mbed_official 124:6a4a5b7d7324 6984 #define CAN_RDH1R_DATA5_Pos (8U)
mbed_official 124:6a4a5b7d7324 6985 #define CAN_RDH1R_DATA5_Msk (0xFFU << CAN_RDH1R_DATA5_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 6986 #define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk /*!< Data byte 5 */
mbed_official 124:6a4a5b7d7324 6987 #define CAN_RDH1R_DATA6_Pos (16U)
mbed_official 124:6a4a5b7d7324 6988 #define CAN_RDH1R_DATA6_Msk (0xFFU << CAN_RDH1R_DATA6_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 6989 #define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk /*!< Data byte 6 */
mbed_official 124:6a4a5b7d7324 6990 #define CAN_RDH1R_DATA7_Pos (24U)
mbed_official 124:6a4a5b7d7324 6991 #define CAN_RDH1R_DATA7_Msk (0xFFU << CAN_RDH1R_DATA7_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 6992 #define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk /*!< Data byte 7 */
bogdanm 0:9b334a45a8ff 6993
bogdanm 0:9b334a45a8ff 6994 /*!< CAN filter registers */
bogdanm 0:9b334a45a8ff 6995 /******************* Bit definition for CAN_FMR register ********************/
mbed_official 124:6a4a5b7d7324 6996 #define CAN_FMR_FINIT_Pos (0U)
mbed_official 124:6a4a5b7d7324 6997 #define CAN_FMR_FINIT_Msk (0x1U << CAN_FMR_FINIT_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 6998 #define CAN_FMR_FINIT CAN_FMR_FINIT_Msk /*!< Filter Init Mode */
mbed_official 124:6a4a5b7d7324 6999 #define CAN_FMR_CAN2SB_Pos (8U)
mbed_official 124:6a4a5b7d7324 7000 #define CAN_FMR_CAN2SB_Msk (0x3FU << CAN_FMR_CAN2SB_Pos) /*!< 0x00003F00 */
mbed_official 124:6a4a5b7d7324 7001 #define CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk /*!< CAN2 start bank */
bogdanm 0:9b334a45a8ff 7002
bogdanm 0:9b334a45a8ff 7003 /******************* Bit definition for CAN_FM1R register *******************/
mbed_official 124:6a4a5b7d7324 7004 #define CAN_FM1R_FBM_Pos (0U)
mbed_official 124:6a4a5b7d7324 7005 #define CAN_FM1R_FBM_Msk (0x3FFFU << CAN_FM1R_FBM_Pos) /*!< 0x00003FFF */
mbed_official 124:6a4a5b7d7324 7006 #define CAN_FM1R_FBM CAN_FM1R_FBM_Msk /*!< Filter Mode */
mbed_official 124:6a4a5b7d7324 7007 #define CAN_FM1R_FBM0_Pos (0U)
mbed_official 124:6a4a5b7d7324 7008 #define CAN_FM1R_FBM0_Msk (0x1U << CAN_FM1R_FBM0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 7009 #define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk /*!< Filter Init Mode for filter 0 */
mbed_official 124:6a4a5b7d7324 7010 #define CAN_FM1R_FBM1_Pos (1U)
mbed_official 124:6a4a5b7d7324 7011 #define CAN_FM1R_FBM1_Msk (0x1U << CAN_FM1R_FBM1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 7012 #define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk /*!< Filter Init Mode for filter 1 */
mbed_official 124:6a4a5b7d7324 7013 #define CAN_FM1R_FBM2_Pos (2U)
mbed_official 124:6a4a5b7d7324 7014 #define CAN_FM1R_FBM2_Msk (0x1U << CAN_FM1R_FBM2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 7015 #define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk /*!< Filter Init Mode for filter 2 */
mbed_official 124:6a4a5b7d7324 7016 #define CAN_FM1R_FBM3_Pos (3U)
mbed_official 124:6a4a5b7d7324 7017 #define CAN_FM1R_FBM3_Msk (0x1U << CAN_FM1R_FBM3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 7018 #define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk /*!< Filter Init Mode for filter 3 */
mbed_official 124:6a4a5b7d7324 7019 #define CAN_FM1R_FBM4_Pos (4U)
mbed_official 124:6a4a5b7d7324 7020 #define CAN_FM1R_FBM4_Msk (0x1U << CAN_FM1R_FBM4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 7021 #define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk /*!< Filter Init Mode for filter 4 */
mbed_official 124:6a4a5b7d7324 7022 #define CAN_FM1R_FBM5_Pos (5U)
mbed_official 124:6a4a5b7d7324 7023 #define CAN_FM1R_FBM5_Msk (0x1U << CAN_FM1R_FBM5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 7024 #define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk /*!< Filter Init Mode for filter 5 */
mbed_official 124:6a4a5b7d7324 7025 #define CAN_FM1R_FBM6_Pos (6U)
mbed_official 124:6a4a5b7d7324 7026 #define CAN_FM1R_FBM6_Msk (0x1U << CAN_FM1R_FBM6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 7027 #define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk /*!< Filter Init Mode for filter 6 */
mbed_official 124:6a4a5b7d7324 7028 #define CAN_FM1R_FBM7_Pos (7U)
mbed_official 124:6a4a5b7d7324 7029 #define CAN_FM1R_FBM7_Msk (0x1U << CAN_FM1R_FBM7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 7030 #define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk /*!< Filter Init Mode for filter 7 */
mbed_official 124:6a4a5b7d7324 7031 #define CAN_FM1R_FBM8_Pos (8U)
mbed_official 124:6a4a5b7d7324 7032 #define CAN_FM1R_FBM8_Msk (0x1U << CAN_FM1R_FBM8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 7033 #define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk /*!< Filter Init Mode for filter 8 */
mbed_official 124:6a4a5b7d7324 7034 #define CAN_FM1R_FBM9_Pos (9U)
mbed_official 124:6a4a5b7d7324 7035 #define CAN_FM1R_FBM9_Msk (0x1U << CAN_FM1R_FBM9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 7036 #define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk /*!< Filter Init Mode for filter 9 */
mbed_official 124:6a4a5b7d7324 7037 #define CAN_FM1R_FBM10_Pos (10U)
mbed_official 124:6a4a5b7d7324 7038 #define CAN_FM1R_FBM10_Msk (0x1U << CAN_FM1R_FBM10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 7039 #define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk /*!< Filter Init Mode for filter 10 */
mbed_official 124:6a4a5b7d7324 7040 #define CAN_FM1R_FBM11_Pos (11U)
mbed_official 124:6a4a5b7d7324 7041 #define CAN_FM1R_FBM11_Msk (0x1U << CAN_FM1R_FBM11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 7042 #define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk /*!< Filter Init Mode for filter 11 */
mbed_official 124:6a4a5b7d7324 7043 #define CAN_FM1R_FBM12_Pos (12U)
mbed_official 124:6a4a5b7d7324 7044 #define CAN_FM1R_FBM12_Msk (0x1U << CAN_FM1R_FBM12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 7045 #define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk /*!< Filter Init Mode for filter 12 */
mbed_official 124:6a4a5b7d7324 7046 #define CAN_FM1R_FBM13_Pos (13U)
mbed_official 124:6a4a5b7d7324 7047 #define CAN_FM1R_FBM13_Msk (0x1U << CAN_FM1R_FBM13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 7048 #define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk /*!< Filter Init Mode for filter 13 */
bogdanm 0:9b334a45a8ff 7049
bogdanm 0:9b334a45a8ff 7050 /******************* Bit definition for CAN_FS1R register *******************/
mbed_official 124:6a4a5b7d7324 7051 #define CAN_FS1R_FSC_Pos (0U)
mbed_official 124:6a4a5b7d7324 7052 #define CAN_FS1R_FSC_Msk (0x3FFFU << CAN_FS1R_FSC_Pos) /*!< 0x00003FFF */
mbed_official 124:6a4a5b7d7324 7053 #define CAN_FS1R_FSC CAN_FS1R_FSC_Msk /*!< Filter Scale Configuration */
mbed_official 124:6a4a5b7d7324 7054 #define CAN_FS1R_FSC0_Pos (0U)
mbed_official 124:6a4a5b7d7324 7055 #define CAN_FS1R_FSC0_Msk (0x1U << CAN_FS1R_FSC0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 7056 #define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk /*!< Filter Scale Configuration for filter 0 */
mbed_official 124:6a4a5b7d7324 7057 #define CAN_FS1R_FSC1_Pos (1U)
mbed_official 124:6a4a5b7d7324 7058 #define CAN_FS1R_FSC1_Msk (0x1U << CAN_FS1R_FSC1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 7059 #define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk /*!< Filter Scale Configuration for filter 1 */
mbed_official 124:6a4a5b7d7324 7060 #define CAN_FS1R_FSC2_Pos (2U)
mbed_official 124:6a4a5b7d7324 7061 #define CAN_FS1R_FSC2_Msk (0x1U << CAN_FS1R_FSC2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 7062 #define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk /*!< Filter Scale Configuration for filter 2 */
mbed_official 124:6a4a5b7d7324 7063 #define CAN_FS1R_FSC3_Pos (3U)
mbed_official 124:6a4a5b7d7324 7064 #define CAN_FS1R_FSC3_Msk (0x1U << CAN_FS1R_FSC3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 7065 #define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk /*!< Filter Scale Configuration for filter 3 */
mbed_official 124:6a4a5b7d7324 7066 #define CAN_FS1R_FSC4_Pos (4U)
mbed_official 124:6a4a5b7d7324 7067 #define CAN_FS1R_FSC4_Msk (0x1U << CAN_FS1R_FSC4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 7068 #define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk /*!< Filter Scale Configuration for filter 4 */
mbed_official 124:6a4a5b7d7324 7069 #define CAN_FS1R_FSC5_Pos (5U)
mbed_official 124:6a4a5b7d7324 7070 #define CAN_FS1R_FSC5_Msk (0x1U << CAN_FS1R_FSC5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 7071 #define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk /*!< Filter Scale Configuration for filter 5 */
mbed_official 124:6a4a5b7d7324 7072 #define CAN_FS1R_FSC6_Pos (6U)
mbed_official 124:6a4a5b7d7324 7073 #define CAN_FS1R_FSC6_Msk (0x1U << CAN_FS1R_FSC6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 7074 #define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk /*!< Filter Scale Configuration for filter 6 */
mbed_official 124:6a4a5b7d7324 7075 #define CAN_FS1R_FSC7_Pos (7U)
mbed_official 124:6a4a5b7d7324 7076 #define CAN_FS1R_FSC7_Msk (0x1U << CAN_FS1R_FSC7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 7077 #define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk /*!< Filter Scale Configuration for filter 7 */
mbed_official 124:6a4a5b7d7324 7078 #define CAN_FS1R_FSC8_Pos (8U)
mbed_official 124:6a4a5b7d7324 7079 #define CAN_FS1R_FSC8_Msk (0x1U << CAN_FS1R_FSC8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 7080 #define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk /*!< Filter Scale Configuration for filter 8 */
mbed_official 124:6a4a5b7d7324 7081 #define CAN_FS1R_FSC9_Pos (9U)
mbed_official 124:6a4a5b7d7324 7082 #define CAN_FS1R_FSC9_Msk (0x1U << CAN_FS1R_FSC9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 7083 #define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk /*!< Filter Scale Configuration for filter 9 */
mbed_official 124:6a4a5b7d7324 7084 #define CAN_FS1R_FSC10_Pos (10U)
mbed_official 124:6a4a5b7d7324 7085 #define CAN_FS1R_FSC10_Msk (0x1U << CAN_FS1R_FSC10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 7086 #define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk /*!< Filter Scale Configuration for filter 10 */
mbed_official 124:6a4a5b7d7324 7087 #define CAN_FS1R_FSC11_Pos (11U)
mbed_official 124:6a4a5b7d7324 7088 #define CAN_FS1R_FSC11_Msk (0x1U << CAN_FS1R_FSC11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 7089 #define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk /*!< Filter Scale Configuration for filter 11 */
mbed_official 124:6a4a5b7d7324 7090 #define CAN_FS1R_FSC12_Pos (12U)
mbed_official 124:6a4a5b7d7324 7091 #define CAN_FS1R_FSC12_Msk (0x1U << CAN_FS1R_FSC12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 7092 #define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk /*!< Filter Scale Configuration for filter 12 */
mbed_official 124:6a4a5b7d7324 7093 #define CAN_FS1R_FSC13_Pos (13U)
mbed_official 124:6a4a5b7d7324 7094 #define CAN_FS1R_FSC13_Msk (0x1U << CAN_FS1R_FSC13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 7095 #define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk /*!< Filter Scale Configuration for filter 13 */
bogdanm 0:9b334a45a8ff 7096
bogdanm 0:9b334a45a8ff 7097 /****************** Bit definition for CAN_FFA1R register *******************/
mbed_official 124:6a4a5b7d7324 7098 #define CAN_FFA1R_FFA_Pos (0U)
mbed_official 124:6a4a5b7d7324 7099 #define CAN_FFA1R_FFA_Msk (0x3FFFU << CAN_FFA1R_FFA_Pos) /*!< 0x00003FFF */
mbed_official 124:6a4a5b7d7324 7100 #define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk /*!< Filter FIFO Assignment */
mbed_official 124:6a4a5b7d7324 7101 #define CAN_FFA1R_FFA0_Pos (0U)
mbed_official 124:6a4a5b7d7324 7102 #define CAN_FFA1R_FFA0_Msk (0x1U << CAN_FFA1R_FFA0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 7103 #define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk /*!< Filter FIFO Assignment for filter 0 */
mbed_official 124:6a4a5b7d7324 7104 #define CAN_FFA1R_FFA1_Pos (1U)
mbed_official 124:6a4a5b7d7324 7105 #define CAN_FFA1R_FFA1_Msk (0x1U << CAN_FFA1R_FFA1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 7106 #define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk /*!< Filter FIFO Assignment for filter 1 */
mbed_official 124:6a4a5b7d7324 7107 #define CAN_FFA1R_FFA2_Pos (2U)
mbed_official 124:6a4a5b7d7324 7108 #define CAN_FFA1R_FFA2_Msk (0x1U << CAN_FFA1R_FFA2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 7109 #define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk /*!< Filter FIFO Assignment for filter 2 */
mbed_official 124:6a4a5b7d7324 7110 #define CAN_FFA1R_FFA3_Pos (3U)
mbed_official 124:6a4a5b7d7324 7111 #define CAN_FFA1R_FFA3_Msk (0x1U << CAN_FFA1R_FFA3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 7112 #define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk /*!< Filter FIFO Assignment for filter 3 */
mbed_official 124:6a4a5b7d7324 7113 #define CAN_FFA1R_FFA4_Pos (4U)
mbed_official 124:6a4a5b7d7324 7114 #define CAN_FFA1R_FFA4_Msk (0x1U << CAN_FFA1R_FFA4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 7115 #define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk /*!< Filter FIFO Assignment for filter 4 */
mbed_official 124:6a4a5b7d7324 7116 #define CAN_FFA1R_FFA5_Pos (5U)
mbed_official 124:6a4a5b7d7324 7117 #define CAN_FFA1R_FFA5_Msk (0x1U << CAN_FFA1R_FFA5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 7118 #define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk /*!< Filter FIFO Assignment for filter 5 */
mbed_official 124:6a4a5b7d7324 7119 #define CAN_FFA1R_FFA6_Pos (6U)
mbed_official 124:6a4a5b7d7324 7120 #define CAN_FFA1R_FFA6_Msk (0x1U << CAN_FFA1R_FFA6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 7121 #define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk /*!< Filter FIFO Assignment for filter 6 */
mbed_official 124:6a4a5b7d7324 7122 #define CAN_FFA1R_FFA7_Pos (7U)
mbed_official 124:6a4a5b7d7324 7123 #define CAN_FFA1R_FFA7_Msk (0x1U << CAN_FFA1R_FFA7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 7124 #define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk /*!< Filter FIFO Assignment for filter 7 */
mbed_official 124:6a4a5b7d7324 7125 #define CAN_FFA1R_FFA8_Pos (8U)
mbed_official 124:6a4a5b7d7324 7126 #define CAN_FFA1R_FFA8_Msk (0x1U << CAN_FFA1R_FFA8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 7127 #define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk /*!< Filter FIFO Assignment for filter 8 */
mbed_official 124:6a4a5b7d7324 7128 #define CAN_FFA1R_FFA9_Pos (9U)
mbed_official 124:6a4a5b7d7324 7129 #define CAN_FFA1R_FFA9_Msk (0x1U << CAN_FFA1R_FFA9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 7130 #define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk /*!< Filter FIFO Assignment for filter 9 */
mbed_official 124:6a4a5b7d7324 7131 #define CAN_FFA1R_FFA10_Pos (10U)
mbed_official 124:6a4a5b7d7324 7132 #define CAN_FFA1R_FFA10_Msk (0x1U << CAN_FFA1R_FFA10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 7133 #define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk /*!< Filter FIFO Assignment for filter 10 */
mbed_official 124:6a4a5b7d7324 7134 #define CAN_FFA1R_FFA11_Pos (11U)
mbed_official 124:6a4a5b7d7324 7135 #define CAN_FFA1R_FFA11_Msk (0x1U << CAN_FFA1R_FFA11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 7136 #define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk /*!< Filter FIFO Assignment for filter 11 */
mbed_official 124:6a4a5b7d7324 7137 #define CAN_FFA1R_FFA12_Pos (12U)
mbed_official 124:6a4a5b7d7324 7138 #define CAN_FFA1R_FFA12_Msk (0x1U << CAN_FFA1R_FFA12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 7139 #define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk /*!< Filter FIFO Assignment for filter 12 */
mbed_official 124:6a4a5b7d7324 7140 #define CAN_FFA1R_FFA13_Pos (13U)
mbed_official 124:6a4a5b7d7324 7141 #define CAN_FFA1R_FFA13_Msk (0x1U << CAN_FFA1R_FFA13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 7142 #define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk /*!< Filter FIFO Assignment for filter 13 */
bogdanm 0:9b334a45a8ff 7143
bogdanm 0:9b334a45a8ff 7144 /******************* Bit definition for CAN_FA1R register *******************/
mbed_official 124:6a4a5b7d7324 7145 #define CAN_FA1R_FACT_Pos (0U)
mbed_official 124:6a4a5b7d7324 7146 #define CAN_FA1R_FACT_Msk (0x3FFFU << CAN_FA1R_FACT_Pos) /*!< 0x00003FFF */
mbed_official 124:6a4a5b7d7324 7147 #define CAN_FA1R_FACT CAN_FA1R_FACT_Msk /*!< Filter Active */
mbed_official 124:6a4a5b7d7324 7148 #define CAN_FA1R_FACT0_Pos (0U)
mbed_official 124:6a4a5b7d7324 7149 #define CAN_FA1R_FACT0_Msk (0x1U << CAN_FA1R_FACT0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 7150 #define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk /*!< Filter 0 Active */
mbed_official 124:6a4a5b7d7324 7151 #define CAN_FA1R_FACT1_Pos (1U)
mbed_official 124:6a4a5b7d7324 7152 #define CAN_FA1R_FACT1_Msk (0x1U << CAN_FA1R_FACT1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 7153 #define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk /*!< Filter 1 Active */
mbed_official 124:6a4a5b7d7324 7154 #define CAN_FA1R_FACT2_Pos (2U)
mbed_official 124:6a4a5b7d7324 7155 #define CAN_FA1R_FACT2_Msk (0x1U << CAN_FA1R_FACT2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 7156 #define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk /*!< Filter 2 Active */
mbed_official 124:6a4a5b7d7324 7157 #define CAN_FA1R_FACT3_Pos (3U)
mbed_official 124:6a4a5b7d7324 7158 #define CAN_FA1R_FACT3_Msk (0x1U << CAN_FA1R_FACT3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 7159 #define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk /*!< Filter 3 Active */
mbed_official 124:6a4a5b7d7324 7160 #define CAN_FA1R_FACT4_Pos (4U)
mbed_official 124:6a4a5b7d7324 7161 #define CAN_FA1R_FACT4_Msk (0x1U << CAN_FA1R_FACT4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 7162 #define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk /*!< Filter 4 Active */
mbed_official 124:6a4a5b7d7324 7163 #define CAN_FA1R_FACT5_Pos (5U)
mbed_official 124:6a4a5b7d7324 7164 #define CAN_FA1R_FACT5_Msk (0x1U << CAN_FA1R_FACT5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 7165 #define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk /*!< Filter 5 Active */
mbed_official 124:6a4a5b7d7324 7166 #define CAN_FA1R_FACT6_Pos (6U)
mbed_official 124:6a4a5b7d7324 7167 #define CAN_FA1R_FACT6_Msk (0x1U << CAN_FA1R_FACT6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 7168 #define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk /*!< Filter 6 Active */
mbed_official 124:6a4a5b7d7324 7169 #define CAN_FA1R_FACT7_Pos (7U)
mbed_official 124:6a4a5b7d7324 7170 #define CAN_FA1R_FACT7_Msk (0x1U << CAN_FA1R_FACT7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 7171 #define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk /*!< Filter 7 Active */
mbed_official 124:6a4a5b7d7324 7172 #define CAN_FA1R_FACT8_Pos (8U)
mbed_official 124:6a4a5b7d7324 7173 #define CAN_FA1R_FACT8_Msk (0x1U << CAN_FA1R_FACT8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 7174 #define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk /*!< Filter 8 Active */
mbed_official 124:6a4a5b7d7324 7175 #define CAN_FA1R_FACT9_Pos (9U)
mbed_official 124:6a4a5b7d7324 7176 #define CAN_FA1R_FACT9_Msk (0x1U << CAN_FA1R_FACT9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 7177 #define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk /*!< Filter 9 Active */
mbed_official 124:6a4a5b7d7324 7178 #define CAN_FA1R_FACT10_Pos (10U)
mbed_official 124:6a4a5b7d7324 7179 #define CAN_FA1R_FACT10_Msk (0x1U << CAN_FA1R_FACT10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 7180 #define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk /*!< Filter 10 Active */
mbed_official 124:6a4a5b7d7324 7181 #define CAN_FA1R_FACT11_Pos (11U)
mbed_official 124:6a4a5b7d7324 7182 #define CAN_FA1R_FACT11_Msk (0x1U << CAN_FA1R_FACT11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 7183 #define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk /*!< Filter 11 Active */
mbed_official 124:6a4a5b7d7324 7184 #define CAN_FA1R_FACT12_Pos (12U)
mbed_official 124:6a4a5b7d7324 7185 #define CAN_FA1R_FACT12_Msk (0x1U << CAN_FA1R_FACT12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 7186 #define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk /*!< Filter 12 Active */
mbed_official 124:6a4a5b7d7324 7187 #define CAN_FA1R_FACT13_Pos (13U)
mbed_official 124:6a4a5b7d7324 7188 #define CAN_FA1R_FACT13_Msk (0x1U << CAN_FA1R_FACT13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 7189 #define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk /*!< Filter 13 Active */
bogdanm 0:9b334a45a8ff 7190
bogdanm 0:9b334a45a8ff 7191 /******************* Bit definition for CAN_F0R1 register *******************/
mbed_official 124:6a4a5b7d7324 7192 #define CAN_F0R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 7193 #define CAN_F0R1_FB0_Msk (0x1U << CAN_F0R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 7194 #define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 7195 #define CAN_F0R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 7196 #define CAN_F0R1_FB1_Msk (0x1U << CAN_F0R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 7197 #define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 7198 #define CAN_F0R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 7199 #define CAN_F0R1_FB2_Msk (0x1U << CAN_F0R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 7200 #define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 7201 #define CAN_F0R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 7202 #define CAN_F0R1_FB3_Msk (0x1U << CAN_F0R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 7203 #define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 7204 #define CAN_F0R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 7205 #define CAN_F0R1_FB4_Msk (0x1U << CAN_F0R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 7206 #define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 7207 #define CAN_F0R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 7208 #define CAN_F0R1_FB5_Msk (0x1U << CAN_F0R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 7209 #define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 7210 #define CAN_F0R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 7211 #define CAN_F0R1_FB6_Msk (0x1U << CAN_F0R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 7212 #define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 7213 #define CAN_F0R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 7214 #define CAN_F0R1_FB7_Msk (0x1U << CAN_F0R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 7215 #define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 7216 #define CAN_F0R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 7217 #define CAN_F0R1_FB8_Msk (0x1U << CAN_F0R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 7218 #define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 7219 #define CAN_F0R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 7220 #define CAN_F0R1_FB9_Msk (0x1U << CAN_F0R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 7221 #define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 7222 #define CAN_F0R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 7223 #define CAN_F0R1_FB10_Msk (0x1U << CAN_F0R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 7224 #define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 7225 #define CAN_F0R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 7226 #define CAN_F0R1_FB11_Msk (0x1U << CAN_F0R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 7227 #define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 7228 #define CAN_F0R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 7229 #define CAN_F0R1_FB12_Msk (0x1U << CAN_F0R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 7230 #define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 7231 #define CAN_F0R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 7232 #define CAN_F0R1_FB13_Msk (0x1U << CAN_F0R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 7233 #define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 7234 #define CAN_F0R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 7235 #define CAN_F0R1_FB14_Msk (0x1U << CAN_F0R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 7236 #define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 7237 #define CAN_F0R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 7238 #define CAN_F0R1_FB15_Msk (0x1U << CAN_F0R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 7239 #define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 7240 #define CAN_F0R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 7241 #define CAN_F0R1_FB16_Msk (0x1U << CAN_F0R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 7242 #define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 7243 #define CAN_F0R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 7244 #define CAN_F0R1_FB17_Msk (0x1U << CAN_F0R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 7245 #define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 7246 #define CAN_F0R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 7247 #define CAN_F0R1_FB18_Msk (0x1U << CAN_F0R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 7248 #define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 7249 #define CAN_F0R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 7250 #define CAN_F0R1_FB19_Msk (0x1U << CAN_F0R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 7251 #define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 7252 #define CAN_F0R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 7253 #define CAN_F0R1_FB20_Msk (0x1U << CAN_F0R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 7254 #define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 7255 #define CAN_F0R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 7256 #define CAN_F0R1_FB21_Msk (0x1U << CAN_F0R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 7257 #define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 7258 #define CAN_F0R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 7259 #define CAN_F0R1_FB22_Msk (0x1U << CAN_F0R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 7260 #define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 7261 #define CAN_F0R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 7262 #define CAN_F0R1_FB23_Msk (0x1U << CAN_F0R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 7263 #define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 7264 #define CAN_F0R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 7265 #define CAN_F0R1_FB24_Msk (0x1U << CAN_F0R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 7266 #define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 7267 #define CAN_F0R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 7268 #define CAN_F0R1_FB25_Msk (0x1U << CAN_F0R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 7269 #define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 7270 #define CAN_F0R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 7271 #define CAN_F0R1_FB26_Msk (0x1U << CAN_F0R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 7272 #define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 7273 #define CAN_F0R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 7274 #define CAN_F0R1_FB27_Msk (0x1U << CAN_F0R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 7275 #define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 7276 #define CAN_F0R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 7277 #define CAN_F0R1_FB28_Msk (0x1U << CAN_F0R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 7278 #define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 7279 #define CAN_F0R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 7280 #define CAN_F0R1_FB29_Msk (0x1U << CAN_F0R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 7281 #define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 7282 #define CAN_F0R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 7283 #define CAN_F0R1_FB30_Msk (0x1U << CAN_F0R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 7284 #define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 7285 #define CAN_F0R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 7286 #define CAN_F0R1_FB31_Msk (0x1U << CAN_F0R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 7287 #define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 7288
bogdanm 0:9b334a45a8ff 7289 /******************* Bit definition for CAN_F1R1 register *******************/
mbed_official 124:6a4a5b7d7324 7290 #define CAN_F1R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 7291 #define CAN_F1R1_FB0_Msk (0x1U << CAN_F1R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 7292 #define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 7293 #define CAN_F1R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 7294 #define CAN_F1R1_FB1_Msk (0x1U << CAN_F1R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 7295 #define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 7296 #define CAN_F1R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 7297 #define CAN_F1R1_FB2_Msk (0x1U << CAN_F1R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 7298 #define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 7299 #define CAN_F1R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 7300 #define CAN_F1R1_FB3_Msk (0x1U << CAN_F1R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 7301 #define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 7302 #define CAN_F1R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 7303 #define CAN_F1R1_FB4_Msk (0x1U << CAN_F1R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 7304 #define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 7305 #define CAN_F1R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 7306 #define CAN_F1R1_FB5_Msk (0x1U << CAN_F1R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 7307 #define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 7308 #define CAN_F1R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 7309 #define CAN_F1R1_FB6_Msk (0x1U << CAN_F1R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 7310 #define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 7311 #define CAN_F1R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 7312 #define CAN_F1R1_FB7_Msk (0x1U << CAN_F1R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 7313 #define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 7314 #define CAN_F1R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 7315 #define CAN_F1R1_FB8_Msk (0x1U << CAN_F1R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 7316 #define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 7317 #define CAN_F1R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 7318 #define CAN_F1R1_FB9_Msk (0x1U << CAN_F1R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 7319 #define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 7320 #define CAN_F1R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 7321 #define CAN_F1R1_FB10_Msk (0x1U << CAN_F1R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 7322 #define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 7323 #define CAN_F1R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 7324 #define CAN_F1R1_FB11_Msk (0x1U << CAN_F1R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 7325 #define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 7326 #define CAN_F1R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 7327 #define CAN_F1R1_FB12_Msk (0x1U << CAN_F1R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 7328 #define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 7329 #define CAN_F1R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 7330 #define CAN_F1R1_FB13_Msk (0x1U << CAN_F1R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 7331 #define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 7332 #define CAN_F1R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 7333 #define CAN_F1R1_FB14_Msk (0x1U << CAN_F1R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 7334 #define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 7335 #define CAN_F1R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 7336 #define CAN_F1R1_FB15_Msk (0x1U << CAN_F1R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 7337 #define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 7338 #define CAN_F1R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 7339 #define CAN_F1R1_FB16_Msk (0x1U << CAN_F1R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 7340 #define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 7341 #define CAN_F1R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 7342 #define CAN_F1R1_FB17_Msk (0x1U << CAN_F1R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 7343 #define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 7344 #define CAN_F1R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 7345 #define CAN_F1R1_FB18_Msk (0x1U << CAN_F1R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 7346 #define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 7347 #define CAN_F1R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 7348 #define CAN_F1R1_FB19_Msk (0x1U << CAN_F1R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 7349 #define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 7350 #define CAN_F1R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 7351 #define CAN_F1R1_FB20_Msk (0x1U << CAN_F1R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 7352 #define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 7353 #define CAN_F1R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 7354 #define CAN_F1R1_FB21_Msk (0x1U << CAN_F1R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 7355 #define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 7356 #define CAN_F1R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 7357 #define CAN_F1R1_FB22_Msk (0x1U << CAN_F1R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 7358 #define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 7359 #define CAN_F1R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 7360 #define CAN_F1R1_FB23_Msk (0x1U << CAN_F1R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 7361 #define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 7362 #define CAN_F1R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 7363 #define CAN_F1R1_FB24_Msk (0x1U << CAN_F1R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 7364 #define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 7365 #define CAN_F1R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 7366 #define CAN_F1R1_FB25_Msk (0x1U << CAN_F1R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 7367 #define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 7368 #define CAN_F1R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 7369 #define CAN_F1R1_FB26_Msk (0x1U << CAN_F1R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 7370 #define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 7371 #define CAN_F1R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 7372 #define CAN_F1R1_FB27_Msk (0x1U << CAN_F1R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 7373 #define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 7374 #define CAN_F1R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 7375 #define CAN_F1R1_FB28_Msk (0x1U << CAN_F1R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 7376 #define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 7377 #define CAN_F1R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 7378 #define CAN_F1R1_FB29_Msk (0x1U << CAN_F1R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 7379 #define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 7380 #define CAN_F1R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 7381 #define CAN_F1R1_FB30_Msk (0x1U << CAN_F1R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 7382 #define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 7383 #define CAN_F1R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 7384 #define CAN_F1R1_FB31_Msk (0x1U << CAN_F1R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 7385 #define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 7386
bogdanm 0:9b334a45a8ff 7387 /******************* Bit definition for CAN_F2R1 register *******************/
mbed_official 124:6a4a5b7d7324 7388 #define CAN_F2R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 7389 #define CAN_F2R1_FB0_Msk (0x1U << CAN_F2R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 7390 #define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 7391 #define CAN_F2R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 7392 #define CAN_F2R1_FB1_Msk (0x1U << CAN_F2R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 7393 #define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 7394 #define CAN_F2R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 7395 #define CAN_F2R1_FB2_Msk (0x1U << CAN_F2R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 7396 #define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 7397 #define CAN_F2R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 7398 #define CAN_F2R1_FB3_Msk (0x1U << CAN_F2R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 7399 #define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 7400 #define CAN_F2R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 7401 #define CAN_F2R1_FB4_Msk (0x1U << CAN_F2R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 7402 #define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 7403 #define CAN_F2R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 7404 #define CAN_F2R1_FB5_Msk (0x1U << CAN_F2R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 7405 #define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 7406 #define CAN_F2R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 7407 #define CAN_F2R1_FB6_Msk (0x1U << CAN_F2R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 7408 #define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 7409 #define CAN_F2R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 7410 #define CAN_F2R1_FB7_Msk (0x1U << CAN_F2R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 7411 #define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 7412 #define CAN_F2R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 7413 #define CAN_F2R1_FB8_Msk (0x1U << CAN_F2R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 7414 #define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 7415 #define CAN_F2R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 7416 #define CAN_F2R1_FB9_Msk (0x1U << CAN_F2R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 7417 #define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 7418 #define CAN_F2R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 7419 #define CAN_F2R1_FB10_Msk (0x1U << CAN_F2R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 7420 #define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 7421 #define CAN_F2R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 7422 #define CAN_F2R1_FB11_Msk (0x1U << CAN_F2R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 7423 #define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 7424 #define CAN_F2R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 7425 #define CAN_F2R1_FB12_Msk (0x1U << CAN_F2R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 7426 #define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 7427 #define CAN_F2R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 7428 #define CAN_F2R1_FB13_Msk (0x1U << CAN_F2R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 7429 #define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 7430 #define CAN_F2R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 7431 #define CAN_F2R1_FB14_Msk (0x1U << CAN_F2R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 7432 #define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 7433 #define CAN_F2R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 7434 #define CAN_F2R1_FB15_Msk (0x1U << CAN_F2R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 7435 #define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 7436 #define CAN_F2R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 7437 #define CAN_F2R1_FB16_Msk (0x1U << CAN_F2R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 7438 #define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 7439 #define CAN_F2R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 7440 #define CAN_F2R1_FB17_Msk (0x1U << CAN_F2R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 7441 #define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 7442 #define CAN_F2R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 7443 #define CAN_F2R1_FB18_Msk (0x1U << CAN_F2R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 7444 #define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 7445 #define CAN_F2R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 7446 #define CAN_F2R1_FB19_Msk (0x1U << CAN_F2R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 7447 #define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 7448 #define CAN_F2R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 7449 #define CAN_F2R1_FB20_Msk (0x1U << CAN_F2R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 7450 #define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 7451 #define CAN_F2R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 7452 #define CAN_F2R1_FB21_Msk (0x1U << CAN_F2R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 7453 #define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 7454 #define CAN_F2R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 7455 #define CAN_F2R1_FB22_Msk (0x1U << CAN_F2R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 7456 #define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 7457 #define CAN_F2R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 7458 #define CAN_F2R1_FB23_Msk (0x1U << CAN_F2R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 7459 #define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 7460 #define CAN_F2R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 7461 #define CAN_F2R1_FB24_Msk (0x1U << CAN_F2R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 7462 #define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 7463 #define CAN_F2R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 7464 #define CAN_F2R1_FB25_Msk (0x1U << CAN_F2R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 7465 #define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 7466 #define CAN_F2R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 7467 #define CAN_F2R1_FB26_Msk (0x1U << CAN_F2R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 7468 #define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 7469 #define CAN_F2R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 7470 #define CAN_F2R1_FB27_Msk (0x1U << CAN_F2R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 7471 #define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 7472 #define CAN_F2R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 7473 #define CAN_F2R1_FB28_Msk (0x1U << CAN_F2R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 7474 #define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 7475 #define CAN_F2R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 7476 #define CAN_F2R1_FB29_Msk (0x1U << CAN_F2R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 7477 #define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 7478 #define CAN_F2R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 7479 #define CAN_F2R1_FB30_Msk (0x1U << CAN_F2R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 7480 #define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 7481 #define CAN_F2R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 7482 #define CAN_F2R1_FB31_Msk (0x1U << CAN_F2R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 7483 #define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 7484
bogdanm 0:9b334a45a8ff 7485 /******************* Bit definition for CAN_F3R1 register *******************/
mbed_official 124:6a4a5b7d7324 7486 #define CAN_F3R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 7487 #define CAN_F3R1_FB0_Msk (0x1U << CAN_F3R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 7488 #define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 7489 #define CAN_F3R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 7490 #define CAN_F3R1_FB1_Msk (0x1U << CAN_F3R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 7491 #define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 7492 #define CAN_F3R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 7493 #define CAN_F3R1_FB2_Msk (0x1U << CAN_F3R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 7494 #define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 7495 #define CAN_F3R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 7496 #define CAN_F3R1_FB3_Msk (0x1U << CAN_F3R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 7497 #define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 7498 #define CAN_F3R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 7499 #define CAN_F3R1_FB4_Msk (0x1U << CAN_F3R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 7500 #define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 7501 #define CAN_F3R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 7502 #define CAN_F3R1_FB5_Msk (0x1U << CAN_F3R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 7503 #define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 7504 #define CAN_F3R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 7505 #define CAN_F3R1_FB6_Msk (0x1U << CAN_F3R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 7506 #define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 7507 #define CAN_F3R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 7508 #define CAN_F3R1_FB7_Msk (0x1U << CAN_F3R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 7509 #define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 7510 #define CAN_F3R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 7511 #define CAN_F3R1_FB8_Msk (0x1U << CAN_F3R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 7512 #define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 7513 #define CAN_F3R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 7514 #define CAN_F3R1_FB9_Msk (0x1U << CAN_F3R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 7515 #define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 7516 #define CAN_F3R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 7517 #define CAN_F3R1_FB10_Msk (0x1U << CAN_F3R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 7518 #define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 7519 #define CAN_F3R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 7520 #define CAN_F3R1_FB11_Msk (0x1U << CAN_F3R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 7521 #define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 7522 #define CAN_F3R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 7523 #define CAN_F3R1_FB12_Msk (0x1U << CAN_F3R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 7524 #define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 7525 #define CAN_F3R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 7526 #define CAN_F3R1_FB13_Msk (0x1U << CAN_F3R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 7527 #define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 7528 #define CAN_F3R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 7529 #define CAN_F3R1_FB14_Msk (0x1U << CAN_F3R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 7530 #define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 7531 #define CAN_F3R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 7532 #define CAN_F3R1_FB15_Msk (0x1U << CAN_F3R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 7533 #define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 7534 #define CAN_F3R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 7535 #define CAN_F3R1_FB16_Msk (0x1U << CAN_F3R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 7536 #define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 7537 #define CAN_F3R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 7538 #define CAN_F3R1_FB17_Msk (0x1U << CAN_F3R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 7539 #define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 7540 #define CAN_F3R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 7541 #define CAN_F3R1_FB18_Msk (0x1U << CAN_F3R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 7542 #define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 7543 #define CAN_F3R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 7544 #define CAN_F3R1_FB19_Msk (0x1U << CAN_F3R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 7545 #define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 7546 #define CAN_F3R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 7547 #define CAN_F3R1_FB20_Msk (0x1U << CAN_F3R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 7548 #define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 7549 #define CAN_F3R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 7550 #define CAN_F3R1_FB21_Msk (0x1U << CAN_F3R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 7551 #define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 7552 #define CAN_F3R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 7553 #define CAN_F3R1_FB22_Msk (0x1U << CAN_F3R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 7554 #define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 7555 #define CAN_F3R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 7556 #define CAN_F3R1_FB23_Msk (0x1U << CAN_F3R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 7557 #define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 7558 #define CAN_F3R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 7559 #define CAN_F3R1_FB24_Msk (0x1U << CAN_F3R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 7560 #define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 7561 #define CAN_F3R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 7562 #define CAN_F3R1_FB25_Msk (0x1U << CAN_F3R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 7563 #define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 7564 #define CAN_F3R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 7565 #define CAN_F3R1_FB26_Msk (0x1U << CAN_F3R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 7566 #define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 7567 #define CAN_F3R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 7568 #define CAN_F3R1_FB27_Msk (0x1U << CAN_F3R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 7569 #define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 7570 #define CAN_F3R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 7571 #define CAN_F3R1_FB28_Msk (0x1U << CAN_F3R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 7572 #define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 7573 #define CAN_F3R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 7574 #define CAN_F3R1_FB29_Msk (0x1U << CAN_F3R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 7575 #define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 7576 #define CAN_F3R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 7577 #define CAN_F3R1_FB30_Msk (0x1U << CAN_F3R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 7578 #define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 7579 #define CAN_F3R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 7580 #define CAN_F3R1_FB31_Msk (0x1U << CAN_F3R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 7581 #define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 7582
bogdanm 0:9b334a45a8ff 7583 /******************* Bit definition for CAN_F4R1 register *******************/
mbed_official 124:6a4a5b7d7324 7584 #define CAN_F4R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 7585 #define CAN_F4R1_FB0_Msk (0x1U << CAN_F4R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 7586 #define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 7587 #define CAN_F4R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 7588 #define CAN_F4R1_FB1_Msk (0x1U << CAN_F4R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 7589 #define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 7590 #define CAN_F4R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 7591 #define CAN_F4R1_FB2_Msk (0x1U << CAN_F4R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 7592 #define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 7593 #define CAN_F4R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 7594 #define CAN_F4R1_FB3_Msk (0x1U << CAN_F4R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 7595 #define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 7596 #define CAN_F4R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 7597 #define CAN_F4R1_FB4_Msk (0x1U << CAN_F4R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 7598 #define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 7599 #define CAN_F4R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 7600 #define CAN_F4R1_FB5_Msk (0x1U << CAN_F4R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 7601 #define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 7602 #define CAN_F4R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 7603 #define CAN_F4R1_FB6_Msk (0x1U << CAN_F4R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 7604 #define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 7605 #define CAN_F4R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 7606 #define CAN_F4R1_FB7_Msk (0x1U << CAN_F4R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 7607 #define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 7608 #define CAN_F4R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 7609 #define CAN_F4R1_FB8_Msk (0x1U << CAN_F4R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 7610 #define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 7611 #define CAN_F4R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 7612 #define CAN_F4R1_FB9_Msk (0x1U << CAN_F4R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 7613 #define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 7614 #define CAN_F4R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 7615 #define CAN_F4R1_FB10_Msk (0x1U << CAN_F4R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 7616 #define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 7617 #define CAN_F4R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 7618 #define CAN_F4R1_FB11_Msk (0x1U << CAN_F4R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 7619 #define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 7620 #define CAN_F4R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 7621 #define CAN_F4R1_FB12_Msk (0x1U << CAN_F4R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 7622 #define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 7623 #define CAN_F4R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 7624 #define CAN_F4R1_FB13_Msk (0x1U << CAN_F4R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 7625 #define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 7626 #define CAN_F4R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 7627 #define CAN_F4R1_FB14_Msk (0x1U << CAN_F4R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 7628 #define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 7629 #define CAN_F4R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 7630 #define CAN_F4R1_FB15_Msk (0x1U << CAN_F4R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 7631 #define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 7632 #define CAN_F4R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 7633 #define CAN_F4R1_FB16_Msk (0x1U << CAN_F4R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 7634 #define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 7635 #define CAN_F4R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 7636 #define CAN_F4R1_FB17_Msk (0x1U << CAN_F4R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 7637 #define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 7638 #define CAN_F4R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 7639 #define CAN_F4R1_FB18_Msk (0x1U << CAN_F4R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 7640 #define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 7641 #define CAN_F4R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 7642 #define CAN_F4R1_FB19_Msk (0x1U << CAN_F4R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 7643 #define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 7644 #define CAN_F4R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 7645 #define CAN_F4R1_FB20_Msk (0x1U << CAN_F4R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 7646 #define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 7647 #define CAN_F4R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 7648 #define CAN_F4R1_FB21_Msk (0x1U << CAN_F4R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 7649 #define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 7650 #define CAN_F4R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 7651 #define CAN_F4R1_FB22_Msk (0x1U << CAN_F4R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 7652 #define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 7653 #define CAN_F4R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 7654 #define CAN_F4R1_FB23_Msk (0x1U << CAN_F4R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 7655 #define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 7656 #define CAN_F4R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 7657 #define CAN_F4R1_FB24_Msk (0x1U << CAN_F4R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 7658 #define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 7659 #define CAN_F4R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 7660 #define CAN_F4R1_FB25_Msk (0x1U << CAN_F4R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 7661 #define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 7662 #define CAN_F4R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 7663 #define CAN_F4R1_FB26_Msk (0x1U << CAN_F4R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 7664 #define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 7665 #define CAN_F4R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 7666 #define CAN_F4R1_FB27_Msk (0x1U << CAN_F4R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 7667 #define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 7668 #define CAN_F4R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 7669 #define CAN_F4R1_FB28_Msk (0x1U << CAN_F4R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 7670 #define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 7671 #define CAN_F4R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 7672 #define CAN_F4R1_FB29_Msk (0x1U << CAN_F4R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 7673 #define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 7674 #define CAN_F4R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 7675 #define CAN_F4R1_FB30_Msk (0x1U << CAN_F4R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 7676 #define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 7677 #define CAN_F4R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 7678 #define CAN_F4R1_FB31_Msk (0x1U << CAN_F4R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 7679 #define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 7680
bogdanm 0:9b334a45a8ff 7681 /******************* Bit definition for CAN_F5R1 register *******************/
mbed_official 124:6a4a5b7d7324 7682 #define CAN_F5R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 7683 #define CAN_F5R1_FB0_Msk (0x1U << CAN_F5R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 7684 #define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 7685 #define CAN_F5R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 7686 #define CAN_F5R1_FB1_Msk (0x1U << CAN_F5R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 7687 #define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 7688 #define CAN_F5R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 7689 #define CAN_F5R1_FB2_Msk (0x1U << CAN_F5R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 7690 #define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 7691 #define CAN_F5R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 7692 #define CAN_F5R1_FB3_Msk (0x1U << CAN_F5R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 7693 #define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 7694 #define CAN_F5R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 7695 #define CAN_F5R1_FB4_Msk (0x1U << CAN_F5R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 7696 #define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 7697 #define CAN_F5R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 7698 #define CAN_F5R1_FB5_Msk (0x1U << CAN_F5R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 7699 #define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 7700 #define CAN_F5R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 7701 #define CAN_F5R1_FB6_Msk (0x1U << CAN_F5R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 7702 #define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 7703 #define CAN_F5R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 7704 #define CAN_F5R1_FB7_Msk (0x1U << CAN_F5R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 7705 #define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 7706 #define CAN_F5R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 7707 #define CAN_F5R1_FB8_Msk (0x1U << CAN_F5R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 7708 #define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 7709 #define CAN_F5R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 7710 #define CAN_F5R1_FB9_Msk (0x1U << CAN_F5R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 7711 #define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 7712 #define CAN_F5R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 7713 #define CAN_F5R1_FB10_Msk (0x1U << CAN_F5R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 7714 #define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 7715 #define CAN_F5R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 7716 #define CAN_F5R1_FB11_Msk (0x1U << CAN_F5R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 7717 #define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 7718 #define CAN_F5R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 7719 #define CAN_F5R1_FB12_Msk (0x1U << CAN_F5R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 7720 #define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 7721 #define CAN_F5R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 7722 #define CAN_F5R1_FB13_Msk (0x1U << CAN_F5R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 7723 #define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 7724 #define CAN_F5R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 7725 #define CAN_F5R1_FB14_Msk (0x1U << CAN_F5R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 7726 #define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 7727 #define CAN_F5R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 7728 #define CAN_F5R1_FB15_Msk (0x1U << CAN_F5R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 7729 #define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 7730 #define CAN_F5R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 7731 #define CAN_F5R1_FB16_Msk (0x1U << CAN_F5R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 7732 #define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 7733 #define CAN_F5R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 7734 #define CAN_F5R1_FB17_Msk (0x1U << CAN_F5R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 7735 #define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 7736 #define CAN_F5R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 7737 #define CAN_F5R1_FB18_Msk (0x1U << CAN_F5R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 7738 #define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 7739 #define CAN_F5R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 7740 #define CAN_F5R1_FB19_Msk (0x1U << CAN_F5R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 7741 #define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 7742 #define CAN_F5R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 7743 #define CAN_F5R1_FB20_Msk (0x1U << CAN_F5R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 7744 #define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 7745 #define CAN_F5R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 7746 #define CAN_F5R1_FB21_Msk (0x1U << CAN_F5R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 7747 #define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 7748 #define CAN_F5R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 7749 #define CAN_F5R1_FB22_Msk (0x1U << CAN_F5R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 7750 #define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 7751 #define CAN_F5R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 7752 #define CAN_F5R1_FB23_Msk (0x1U << CAN_F5R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 7753 #define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 7754 #define CAN_F5R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 7755 #define CAN_F5R1_FB24_Msk (0x1U << CAN_F5R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 7756 #define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 7757 #define CAN_F5R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 7758 #define CAN_F5R1_FB25_Msk (0x1U << CAN_F5R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 7759 #define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 7760 #define CAN_F5R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 7761 #define CAN_F5R1_FB26_Msk (0x1U << CAN_F5R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 7762 #define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 7763 #define CAN_F5R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 7764 #define CAN_F5R1_FB27_Msk (0x1U << CAN_F5R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 7765 #define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 7766 #define CAN_F5R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 7767 #define CAN_F5R1_FB28_Msk (0x1U << CAN_F5R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 7768 #define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 7769 #define CAN_F5R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 7770 #define CAN_F5R1_FB29_Msk (0x1U << CAN_F5R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 7771 #define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 7772 #define CAN_F5R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 7773 #define CAN_F5R1_FB30_Msk (0x1U << CAN_F5R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 7774 #define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 7775 #define CAN_F5R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 7776 #define CAN_F5R1_FB31_Msk (0x1U << CAN_F5R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 7777 #define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 7778
bogdanm 0:9b334a45a8ff 7779 /******************* Bit definition for CAN_F6R1 register *******************/
mbed_official 124:6a4a5b7d7324 7780 #define CAN_F6R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 7781 #define CAN_F6R1_FB0_Msk (0x1U << CAN_F6R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 7782 #define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 7783 #define CAN_F6R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 7784 #define CAN_F6R1_FB1_Msk (0x1U << CAN_F6R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 7785 #define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 7786 #define CAN_F6R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 7787 #define CAN_F6R1_FB2_Msk (0x1U << CAN_F6R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 7788 #define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 7789 #define CAN_F6R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 7790 #define CAN_F6R1_FB3_Msk (0x1U << CAN_F6R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 7791 #define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 7792 #define CAN_F6R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 7793 #define CAN_F6R1_FB4_Msk (0x1U << CAN_F6R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 7794 #define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 7795 #define CAN_F6R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 7796 #define CAN_F6R1_FB5_Msk (0x1U << CAN_F6R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 7797 #define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 7798 #define CAN_F6R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 7799 #define CAN_F6R1_FB6_Msk (0x1U << CAN_F6R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 7800 #define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 7801 #define CAN_F6R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 7802 #define CAN_F6R1_FB7_Msk (0x1U << CAN_F6R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 7803 #define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 7804 #define CAN_F6R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 7805 #define CAN_F6R1_FB8_Msk (0x1U << CAN_F6R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 7806 #define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 7807 #define CAN_F6R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 7808 #define CAN_F6R1_FB9_Msk (0x1U << CAN_F6R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 7809 #define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 7810 #define CAN_F6R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 7811 #define CAN_F6R1_FB10_Msk (0x1U << CAN_F6R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 7812 #define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 7813 #define CAN_F6R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 7814 #define CAN_F6R1_FB11_Msk (0x1U << CAN_F6R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 7815 #define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 7816 #define CAN_F6R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 7817 #define CAN_F6R1_FB12_Msk (0x1U << CAN_F6R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 7818 #define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 7819 #define CAN_F6R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 7820 #define CAN_F6R1_FB13_Msk (0x1U << CAN_F6R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 7821 #define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 7822 #define CAN_F6R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 7823 #define CAN_F6R1_FB14_Msk (0x1U << CAN_F6R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 7824 #define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 7825 #define CAN_F6R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 7826 #define CAN_F6R1_FB15_Msk (0x1U << CAN_F6R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 7827 #define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 7828 #define CAN_F6R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 7829 #define CAN_F6R1_FB16_Msk (0x1U << CAN_F6R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 7830 #define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 7831 #define CAN_F6R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 7832 #define CAN_F6R1_FB17_Msk (0x1U << CAN_F6R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 7833 #define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 7834 #define CAN_F6R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 7835 #define CAN_F6R1_FB18_Msk (0x1U << CAN_F6R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 7836 #define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 7837 #define CAN_F6R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 7838 #define CAN_F6R1_FB19_Msk (0x1U << CAN_F6R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 7839 #define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 7840 #define CAN_F6R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 7841 #define CAN_F6R1_FB20_Msk (0x1U << CAN_F6R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 7842 #define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 7843 #define CAN_F6R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 7844 #define CAN_F6R1_FB21_Msk (0x1U << CAN_F6R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 7845 #define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 7846 #define CAN_F6R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 7847 #define CAN_F6R1_FB22_Msk (0x1U << CAN_F6R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 7848 #define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 7849 #define CAN_F6R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 7850 #define CAN_F6R1_FB23_Msk (0x1U << CAN_F6R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 7851 #define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 7852 #define CAN_F6R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 7853 #define CAN_F6R1_FB24_Msk (0x1U << CAN_F6R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 7854 #define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 7855 #define CAN_F6R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 7856 #define CAN_F6R1_FB25_Msk (0x1U << CAN_F6R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 7857 #define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 7858 #define CAN_F6R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 7859 #define CAN_F6R1_FB26_Msk (0x1U << CAN_F6R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 7860 #define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 7861 #define CAN_F6R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 7862 #define CAN_F6R1_FB27_Msk (0x1U << CAN_F6R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 7863 #define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 7864 #define CAN_F6R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 7865 #define CAN_F6R1_FB28_Msk (0x1U << CAN_F6R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 7866 #define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 7867 #define CAN_F6R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 7868 #define CAN_F6R1_FB29_Msk (0x1U << CAN_F6R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 7869 #define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 7870 #define CAN_F6R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 7871 #define CAN_F6R1_FB30_Msk (0x1U << CAN_F6R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 7872 #define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 7873 #define CAN_F6R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 7874 #define CAN_F6R1_FB31_Msk (0x1U << CAN_F6R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 7875 #define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 7876
bogdanm 0:9b334a45a8ff 7877 /******************* Bit definition for CAN_F7R1 register *******************/
mbed_official 124:6a4a5b7d7324 7878 #define CAN_F7R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 7879 #define CAN_F7R1_FB0_Msk (0x1U << CAN_F7R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 7880 #define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 7881 #define CAN_F7R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 7882 #define CAN_F7R1_FB1_Msk (0x1U << CAN_F7R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 7883 #define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 7884 #define CAN_F7R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 7885 #define CAN_F7R1_FB2_Msk (0x1U << CAN_F7R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 7886 #define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 7887 #define CAN_F7R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 7888 #define CAN_F7R1_FB3_Msk (0x1U << CAN_F7R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 7889 #define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 7890 #define CAN_F7R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 7891 #define CAN_F7R1_FB4_Msk (0x1U << CAN_F7R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 7892 #define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 7893 #define CAN_F7R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 7894 #define CAN_F7R1_FB5_Msk (0x1U << CAN_F7R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 7895 #define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 7896 #define CAN_F7R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 7897 #define CAN_F7R1_FB6_Msk (0x1U << CAN_F7R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 7898 #define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 7899 #define CAN_F7R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 7900 #define CAN_F7R1_FB7_Msk (0x1U << CAN_F7R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 7901 #define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 7902 #define CAN_F7R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 7903 #define CAN_F7R1_FB8_Msk (0x1U << CAN_F7R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 7904 #define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 7905 #define CAN_F7R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 7906 #define CAN_F7R1_FB9_Msk (0x1U << CAN_F7R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 7907 #define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 7908 #define CAN_F7R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 7909 #define CAN_F7R1_FB10_Msk (0x1U << CAN_F7R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 7910 #define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 7911 #define CAN_F7R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 7912 #define CAN_F7R1_FB11_Msk (0x1U << CAN_F7R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 7913 #define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 7914 #define CAN_F7R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 7915 #define CAN_F7R1_FB12_Msk (0x1U << CAN_F7R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 7916 #define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 7917 #define CAN_F7R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 7918 #define CAN_F7R1_FB13_Msk (0x1U << CAN_F7R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 7919 #define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 7920 #define CAN_F7R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 7921 #define CAN_F7R1_FB14_Msk (0x1U << CAN_F7R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 7922 #define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 7923 #define CAN_F7R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 7924 #define CAN_F7R1_FB15_Msk (0x1U << CAN_F7R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 7925 #define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 7926 #define CAN_F7R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 7927 #define CAN_F7R1_FB16_Msk (0x1U << CAN_F7R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 7928 #define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 7929 #define CAN_F7R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 7930 #define CAN_F7R1_FB17_Msk (0x1U << CAN_F7R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 7931 #define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 7932 #define CAN_F7R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 7933 #define CAN_F7R1_FB18_Msk (0x1U << CAN_F7R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 7934 #define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 7935 #define CAN_F7R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 7936 #define CAN_F7R1_FB19_Msk (0x1U << CAN_F7R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 7937 #define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 7938 #define CAN_F7R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 7939 #define CAN_F7R1_FB20_Msk (0x1U << CAN_F7R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 7940 #define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 7941 #define CAN_F7R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 7942 #define CAN_F7R1_FB21_Msk (0x1U << CAN_F7R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 7943 #define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 7944 #define CAN_F7R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 7945 #define CAN_F7R1_FB22_Msk (0x1U << CAN_F7R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 7946 #define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 7947 #define CAN_F7R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 7948 #define CAN_F7R1_FB23_Msk (0x1U << CAN_F7R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 7949 #define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 7950 #define CAN_F7R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 7951 #define CAN_F7R1_FB24_Msk (0x1U << CAN_F7R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 7952 #define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 7953 #define CAN_F7R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 7954 #define CAN_F7R1_FB25_Msk (0x1U << CAN_F7R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 7955 #define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 7956 #define CAN_F7R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 7957 #define CAN_F7R1_FB26_Msk (0x1U << CAN_F7R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 7958 #define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 7959 #define CAN_F7R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 7960 #define CAN_F7R1_FB27_Msk (0x1U << CAN_F7R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 7961 #define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 7962 #define CAN_F7R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 7963 #define CAN_F7R1_FB28_Msk (0x1U << CAN_F7R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 7964 #define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 7965 #define CAN_F7R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 7966 #define CAN_F7R1_FB29_Msk (0x1U << CAN_F7R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 7967 #define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 7968 #define CAN_F7R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 7969 #define CAN_F7R1_FB30_Msk (0x1U << CAN_F7R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 7970 #define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 7971 #define CAN_F7R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 7972 #define CAN_F7R1_FB31_Msk (0x1U << CAN_F7R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 7973 #define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 7974
bogdanm 0:9b334a45a8ff 7975 /******************* Bit definition for CAN_F8R1 register *******************/
mbed_official 124:6a4a5b7d7324 7976 #define CAN_F8R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 7977 #define CAN_F8R1_FB0_Msk (0x1U << CAN_F8R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 7978 #define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 7979 #define CAN_F8R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 7980 #define CAN_F8R1_FB1_Msk (0x1U << CAN_F8R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 7981 #define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 7982 #define CAN_F8R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 7983 #define CAN_F8R1_FB2_Msk (0x1U << CAN_F8R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 7984 #define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 7985 #define CAN_F8R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 7986 #define CAN_F8R1_FB3_Msk (0x1U << CAN_F8R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 7987 #define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 7988 #define CAN_F8R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 7989 #define CAN_F8R1_FB4_Msk (0x1U << CAN_F8R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 7990 #define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 7991 #define CAN_F8R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 7992 #define CAN_F8R1_FB5_Msk (0x1U << CAN_F8R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 7993 #define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 7994 #define CAN_F8R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 7995 #define CAN_F8R1_FB6_Msk (0x1U << CAN_F8R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 7996 #define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 7997 #define CAN_F8R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 7998 #define CAN_F8R1_FB7_Msk (0x1U << CAN_F8R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 7999 #define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 8000 #define CAN_F8R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 8001 #define CAN_F8R1_FB8_Msk (0x1U << CAN_F8R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 8002 #define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 8003 #define CAN_F8R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 8004 #define CAN_F8R1_FB9_Msk (0x1U << CAN_F8R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 8005 #define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 8006 #define CAN_F8R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 8007 #define CAN_F8R1_FB10_Msk (0x1U << CAN_F8R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 8008 #define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 8009 #define CAN_F8R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 8010 #define CAN_F8R1_FB11_Msk (0x1U << CAN_F8R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 8011 #define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 8012 #define CAN_F8R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 8013 #define CAN_F8R1_FB12_Msk (0x1U << CAN_F8R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 8014 #define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 8015 #define CAN_F8R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 8016 #define CAN_F8R1_FB13_Msk (0x1U << CAN_F8R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 8017 #define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 8018 #define CAN_F8R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 8019 #define CAN_F8R1_FB14_Msk (0x1U << CAN_F8R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 8020 #define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 8021 #define CAN_F8R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 8022 #define CAN_F8R1_FB15_Msk (0x1U << CAN_F8R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 8023 #define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 8024 #define CAN_F8R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 8025 #define CAN_F8R1_FB16_Msk (0x1U << CAN_F8R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 8026 #define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 8027 #define CAN_F8R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 8028 #define CAN_F8R1_FB17_Msk (0x1U << CAN_F8R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 8029 #define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 8030 #define CAN_F8R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 8031 #define CAN_F8R1_FB18_Msk (0x1U << CAN_F8R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 8032 #define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 8033 #define CAN_F8R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 8034 #define CAN_F8R1_FB19_Msk (0x1U << CAN_F8R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 8035 #define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 8036 #define CAN_F8R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 8037 #define CAN_F8R1_FB20_Msk (0x1U << CAN_F8R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 8038 #define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 8039 #define CAN_F8R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 8040 #define CAN_F8R1_FB21_Msk (0x1U << CAN_F8R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 8041 #define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 8042 #define CAN_F8R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 8043 #define CAN_F8R1_FB22_Msk (0x1U << CAN_F8R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 8044 #define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 8045 #define CAN_F8R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 8046 #define CAN_F8R1_FB23_Msk (0x1U << CAN_F8R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 8047 #define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 8048 #define CAN_F8R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 8049 #define CAN_F8R1_FB24_Msk (0x1U << CAN_F8R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 8050 #define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 8051 #define CAN_F8R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 8052 #define CAN_F8R1_FB25_Msk (0x1U << CAN_F8R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 8053 #define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 8054 #define CAN_F8R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 8055 #define CAN_F8R1_FB26_Msk (0x1U << CAN_F8R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 8056 #define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 8057 #define CAN_F8R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 8058 #define CAN_F8R1_FB27_Msk (0x1U << CAN_F8R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 8059 #define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 8060 #define CAN_F8R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 8061 #define CAN_F8R1_FB28_Msk (0x1U << CAN_F8R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 8062 #define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 8063 #define CAN_F8R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 8064 #define CAN_F8R1_FB29_Msk (0x1U << CAN_F8R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 8065 #define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 8066 #define CAN_F8R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 8067 #define CAN_F8R1_FB30_Msk (0x1U << CAN_F8R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 8068 #define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 8069 #define CAN_F8R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 8070 #define CAN_F8R1_FB31_Msk (0x1U << CAN_F8R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 8071 #define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 8072
bogdanm 0:9b334a45a8ff 8073 /******************* Bit definition for CAN_F9R1 register *******************/
mbed_official 124:6a4a5b7d7324 8074 #define CAN_F9R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 8075 #define CAN_F9R1_FB0_Msk (0x1U << CAN_F9R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 8076 #define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 8077 #define CAN_F9R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 8078 #define CAN_F9R1_FB1_Msk (0x1U << CAN_F9R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 8079 #define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 8080 #define CAN_F9R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 8081 #define CAN_F9R1_FB2_Msk (0x1U << CAN_F9R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 8082 #define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 8083 #define CAN_F9R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 8084 #define CAN_F9R1_FB3_Msk (0x1U << CAN_F9R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 8085 #define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 8086 #define CAN_F9R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 8087 #define CAN_F9R1_FB4_Msk (0x1U << CAN_F9R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 8088 #define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 8089 #define CAN_F9R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 8090 #define CAN_F9R1_FB5_Msk (0x1U << CAN_F9R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 8091 #define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 8092 #define CAN_F9R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 8093 #define CAN_F9R1_FB6_Msk (0x1U << CAN_F9R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 8094 #define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 8095 #define CAN_F9R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 8096 #define CAN_F9R1_FB7_Msk (0x1U << CAN_F9R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 8097 #define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 8098 #define CAN_F9R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 8099 #define CAN_F9R1_FB8_Msk (0x1U << CAN_F9R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 8100 #define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 8101 #define CAN_F9R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 8102 #define CAN_F9R1_FB9_Msk (0x1U << CAN_F9R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 8103 #define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 8104 #define CAN_F9R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 8105 #define CAN_F9R1_FB10_Msk (0x1U << CAN_F9R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 8106 #define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 8107 #define CAN_F9R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 8108 #define CAN_F9R1_FB11_Msk (0x1U << CAN_F9R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 8109 #define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 8110 #define CAN_F9R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 8111 #define CAN_F9R1_FB12_Msk (0x1U << CAN_F9R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 8112 #define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 8113 #define CAN_F9R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 8114 #define CAN_F9R1_FB13_Msk (0x1U << CAN_F9R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 8115 #define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 8116 #define CAN_F9R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 8117 #define CAN_F9R1_FB14_Msk (0x1U << CAN_F9R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 8118 #define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 8119 #define CAN_F9R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 8120 #define CAN_F9R1_FB15_Msk (0x1U << CAN_F9R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 8121 #define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 8122 #define CAN_F9R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 8123 #define CAN_F9R1_FB16_Msk (0x1U << CAN_F9R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 8124 #define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 8125 #define CAN_F9R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 8126 #define CAN_F9R1_FB17_Msk (0x1U << CAN_F9R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 8127 #define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 8128 #define CAN_F9R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 8129 #define CAN_F9R1_FB18_Msk (0x1U << CAN_F9R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 8130 #define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 8131 #define CAN_F9R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 8132 #define CAN_F9R1_FB19_Msk (0x1U << CAN_F9R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 8133 #define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 8134 #define CAN_F9R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 8135 #define CAN_F9R1_FB20_Msk (0x1U << CAN_F9R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 8136 #define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 8137 #define CAN_F9R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 8138 #define CAN_F9R1_FB21_Msk (0x1U << CAN_F9R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 8139 #define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 8140 #define CAN_F9R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 8141 #define CAN_F9R1_FB22_Msk (0x1U << CAN_F9R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 8142 #define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 8143 #define CAN_F9R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 8144 #define CAN_F9R1_FB23_Msk (0x1U << CAN_F9R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 8145 #define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 8146 #define CAN_F9R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 8147 #define CAN_F9R1_FB24_Msk (0x1U << CAN_F9R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 8148 #define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 8149 #define CAN_F9R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 8150 #define CAN_F9R1_FB25_Msk (0x1U << CAN_F9R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 8151 #define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 8152 #define CAN_F9R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 8153 #define CAN_F9R1_FB26_Msk (0x1U << CAN_F9R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 8154 #define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 8155 #define CAN_F9R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 8156 #define CAN_F9R1_FB27_Msk (0x1U << CAN_F9R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 8157 #define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 8158 #define CAN_F9R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 8159 #define CAN_F9R1_FB28_Msk (0x1U << CAN_F9R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 8160 #define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 8161 #define CAN_F9R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 8162 #define CAN_F9R1_FB29_Msk (0x1U << CAN_F9R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 8163 #define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 8164 #define CAN_F9R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 8165 #define CAN_F9R1_FB30_Msk (0x1U << CAN_F9R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 8166 #define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 8167 #define CAN_F9R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 8168 #define CAN_F9R1_FB31_Msk (0x1U << CAN_F9R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 8169 #define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 8170
bogdanm 0:9b334a45a8ff 8171 /******************* Bit definition for CAN_F10R1 register ******************/
mbed_official 124:6a4a5b7d7324 8172 #define CAN_F10R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 8173 #define CAN_F10R1_FB0_Msk (0x1U << CAN_F10R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 8174 #define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 8175 #define CAN_F10R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 8176 #define CAN_F10R1_FB1_Msk (0x1U << CAN_F10R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 8177 #define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 8178 #define CAN_F10R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 8179 #define CAN_F10R1_FB2_Msk (0x1U << CAN_F10R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 8180 #define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 8181 #define CAN_F10R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 8182 #define CAN_F10R1_FB3_Msk (0x1U << CAN_F10R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 8183 #define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 8184 #define CAN_F10R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 8185 #define CAN_F10R1_FB4_Msk (0x1U << CAN_F10R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 8186 #define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 8187 #define CAN_F10R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 8188 #define CAN_F10R1_FB5_Msk (0x1U << CAN_F10R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 8189 #define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 8190 #define CAN_F10R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 8191 #define CAN_F10R1_FB6_Msk (0x1U << CAN_F10R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 8192 #define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 8193 #define CAN_F10R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 8194 #define CAN_F10R1_FB7_Msk (0x1U << CAN_F10R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 8195 #define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 8196 #define CAN_F10R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 8197 #define CAN_F10R1_FB8_Msk (0x1U << CAN_F10R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 8198 #define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 8199 #define CAN_F10R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 8200 #define CAN_F10R1_FB9_Msk (0x1U << CAN_F10R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 8201 #define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 8202 #define CAN_F10R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 8203 #define CAN_F10R1_FB10_Msk (0x1U << CAN_F10R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 8204 #define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 8205 #define CAN_F10R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 8206 #define CAN_F10R1_FB11_Msk (0x1U << CAN_F10R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 8207 #define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 8208 #define CAN_F10R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 8209 #define CAN_F10R1_FB12_Msk (0x1U << CAN_F10R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 8210 #define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 8211 #define CAN_F10R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 8212 #define CAN_F10R1_FB13_Msk (0x1U << CAN_F10R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 8213 #define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 8214 #define CAN_F10R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 8215 #define CAN_F10R1_FB14_Msk (0x1U << CAN_F10R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 8216 #define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 8217 #define CAN_F10R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 8218 #define CAN_F10R1_FB15_Msk (0x1U << CAN_F10R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 8219 #define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 8220 #define CAN_F10R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 8221 #define CAN_F10R1_FB16_Msk (0x1U << CAN_F10R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 8222 #define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 8223 #define CAN_F10R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 8224 #define CAN_F10R1_FB17_Msk (0x1U << CAN_F10R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 8225 #define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 8226 #define CAN_F10R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 8227 #define CAN_F10R1_FB18_Msk (0x1U << CAN_F10R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 8228 #define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 8229 #define CAN_F10R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 8230 #define CAN_F10R1_FB19_Msk (0x1U << CAN_F10R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 8231 #define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 8232 #define CAN_F10R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 8233 #define CAN_F10R1_FB20_Msk (0x1U << CAN_F10R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 8234 #define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 8235 #define CAN_F10R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 8236 #define CAN_F10R1_FB21_Msk (0x1U << CAN_F10R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 8237 #define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 8238 #define CAN_F10R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 8239 #define CAN_F10R1_FB22_Msk (0x1U << CAN_F10R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 8240 #define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 8241 #define CAN_F10R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 8242 #define CAN_F10R1_FB23_Msk (0x1U << CAN_F10R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 8243 #define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 8244 #define CAN_F10R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 8245 #define CAN_F10R1_FB24_Msk (0x1U << CAN_F10R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 8246 #define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 8247 #define CAN_F10R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 8248 #define CAN_F10R1_FB25_Msk (0x1U << CAN_F10R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 8249 #define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 8250 #define CAN_F10R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 8251 #define CAN_F10R1_FB26_Msk (0x1U << CAN_F10R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 8252 #define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 8253 #define CAN_F10R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 8254 #define CAN_F10R1_FB27_Msk (0x1U << CAN_F10R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 8255 #define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 8256 #define CAN_F10R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 8257 #define CAN_F10R1_FB28_Msk (0x1U << CAN_F10R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 8258 #define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 8259 #define CAN_F10R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 8260 #define CAN_F10R1_FB29_Msk (0x1U << CAN_F10R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 8261 #define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 8262 #define CAN_F10R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 8263 #define CAN_F10R1_FB30_Msk (0x1U << CAN_F10R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 8264 #define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 8265 #define CAN_F10R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 8266 #define CAN_F10R1_FB31_Msk (0x1U << CAN_F10R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 8267 #define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 8268
bogdanm 0:9b334a45a8ff 8269 /******************* Bit definition for CAN_F11R1 register ******************/
mbed_official 124:6a4a5b7d7324 8270 #define CAN_F11R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 8271 #define CAN_F11R1_FB0_Msk (0x1U << CAN_F11R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 8272 #define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 8273 #define CAN_F11R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 8274 #define CAN_F11R1_FB1_Msk (0x1U << CAN_F11R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 8275 #define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 8276 #define CAN_F11R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 8277 #define CAN_F11R1_FB2_Msk (0x1U << CAN_F11R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 8278 #define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 8279 #define CAN_F11R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 8280 #define CAN_F11R1_FB3_Msk (0x1U << CAN_F11R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 8281 #define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 8282 #define CAN_F11R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 8283 #define CAN_F11R1_FB4_Msk (0x1U << CAN_F11R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 8284 #define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 8285 #define CAN_F11R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 8286 #define CAN_F11R1_FB5_Msk (0x1U << CAN_F11R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 8287 #define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 8288 #define CAN_F11R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 8289 #define CAN_F11R1_FB6_Msk (0x1U << CAN_F11R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 8290 #define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 8291 #define CAN_F11R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 8292 #define CAN_F11R1_FB7_Msk (0x1U << CAN_F11R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 8293 #define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 8294 #define CAN_F11R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 8295 #define CAN_F11R1_FB8_Msk (0x1U << CAN_F11R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 8296 #define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 8297 #define CAN_F11R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 8298 #define CAN_F11R1_FB9_Msk (0x1U << CAN_F11R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 8299 #define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 8300 #define CAN_F11R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 8301 #define CAN_F11R1_FB10_Msk (0x1U << CAN_F11R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 8302 #define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 8303 #define CAN_F11R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 8304 #define CAN_F11R1_FB11_Msk (0x1U << CAN_F11R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 8305 #define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 8306 #define CAN_F11R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 8307 #define CAN_F11R1_FB12_Msk (0x1U << CAN_F11R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 8308 #define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 8309 #define CAN_F11R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 8310 #define CAN_F11R1_FB13_Msk (0x1U << CAN_F11R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 8311 #define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 8312 #define CAN_F11R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 8313 #define CAN_F11R1_FB14_Msk (0x1U << CAN_F11R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 8314 #define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 8315 #define CAN_F11R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 8316 #define CAN_F11R1_FB15_Msk (0x1U << CAN_F11R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 8317 #define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 8318 #define CAN_F11R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 8319 #define CAN_F11R1_FB16_Msk (0x1U << CAN_F11R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 8320 #define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 8321 #define CAN_F11R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 8322 #define CAN_F11R1_FB17_Msk (0x1U << CAN_F11R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 8323 #define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 8324 #define CAN_F11R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 8325 #define CAN_F11R1_FB18_Msk (0x1U << CAN_F11R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 8326 #define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 8327 #define CAN_F11R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 8328 #define CAN_F11R1_FB19_Msk (0x1U << CAN_F11R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 8329 #define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 8330 #define CAN_F11R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 8331 #define CAN_F11R1_FB20_Msk (0x1U << CAN_F11R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 8332 #define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 8333 #define CAN_F11R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 8334 #define CAN_F11R1_FB21_Msk (0x1U << CAN_F11R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 8335 #define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 8336 #define CAN_F11R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 8337 #define CAN_F11R1_FB22_Msk (0x1U << CAN_F11R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 8338 #define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 8339 #define CAN_F11R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 8340 #define CAN_F11R1_FB23_Msk (0x1U << CAN_F11R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 8341 #define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 8342 #define CAN_F11R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 8343 #define CAN_F11R1_FB24_Msk (0x1U << CAN_F11R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 8344 #define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 8345 #define CAN_F11R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 8346 #define CAN_F11R1_FB25_Msk (0x1U << CAN_F11R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 8347 #define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 8348 #define CAN_F11R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 8349 #define CAN_F11R1_FB26_Msk (0x1U << CAN_F11R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 8350 #define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 8351 #define CAN_F11R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 8352 #define CAN_F11R1_FB27_Msk (0x1U << CAN_F11R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 8353 #define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 8354 #define CAN_F11R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 8355 #define CAN_F11R1_FB28_Msk (0x1U << CAN_F11R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 8356 #define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 8357 #define CAN_F11R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 8358 #define CAN_F11R1_FB29_Msk (0x1U << CAN_F11R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 8359 #define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 8360 #define CAN_F11R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 8361 #define CAN_F11R1_FB30_Msk (0x1U << CAN_F11R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 8362 #define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 8363 #define CAN_F11R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 8364 #define CAN_F11R1_FB31_Msk (0x1U << CAN_F11R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 8365 #define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 8366
bogdanm 0:9b334a45a8ff 8367 /******************* Bit definition for CAN_F12R1 register ******************/
mbed_official 124:6a4a5b7d7324 8368 #define CAN_F12R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 8369 #define CAN_F12R1_FB0_Msk (0x1U << CAN_F12R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 8370 #define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 8371 #define CAN_F12R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 8372 #define CAN_F12R1_FB1_Msk (0x1U << CAN_F12R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 8373 #define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 8374 #define CAN_F12R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 8375 #define CAN_F12R1_FB2_Msk (0x1U << CAN_F12R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 8376 #define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 8377 #define CAN_F12R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 8378 #define CAN_F12R1_FB3_Msk (0x1U << CAN_F12R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 8379 #define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 8380 #define CAN_F12R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 8381 #define CAN_F12R1_FB4_Msk (0x1U << CAN_F12R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 8382 #define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 8383 #define CAN_F12R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 8384 #define CAN_F12R1_FB5_Msk (0x1U << CAN_F12R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 8385 #define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 8386 #define CAN_F12R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 8387 #define CAN_F12R1_FB6_Msk (0x1U << CAN_F12R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 8388 #define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 8389 #define CAN_F12R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 8390 #define CAN_F12R1_FB7_Msk (0x1U << CAN_F12R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 8391 #define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 8392 #define CAN_F12R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 8393 #define CAN_F12R1_FB8_Msk (0x1U << CAN_F12R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 8394 #define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 8395 #define CAN_F12R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 8396 #define CAN_F12R1_FB9_Msk (0x1U << CAN_F12R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 8397 #define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 8398 #define CAN_F12R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 8399 #define CAN_F12R1_FB10_Msk (0x1U << CAN_F12R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 8400 #define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 8401 #define CAN_F12R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 8402 #define CAN_F12R1_FB11_Msk (0x1U << CAN_F12R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 8403 #define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 8404 #define CAN_F12R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 8405 #define CAN_F12R1_FB12_Msk (0x1U << CAN_F12R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 8406 #define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 8407 #define CAN_F12R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 8408 #define CAN_F12R1_FB13_Msk (0x1U << CAN_F12R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 8409 #define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 8410 #define CAN_F12R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 8411 #define CAN_F12R1_FB14_Msk (0x1U << CAN_F12R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 8412 #define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 8413 #define CAN_F12R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 8414 #define CAN_F12R1_FB15_Msk (0x1U << CAN_F12R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 8415 #define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 8416 #define CAN_F12R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 8417 #define CAN_F12R1_FB16_Msk (0x1U << CAN_F12R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 8418 #define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 8419 #define CAN_F12R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 8420 #define CAN_F12R1_FB17_Msk (0x1U << CAN_F12R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 8421 #define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 8422 #define CAN_F12R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 8423 #define CAN_F12R1_FB18_Msk (0x1U << CAN_F12R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 8424 #define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 8425 #define CAN_F12R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 8426 #define CAN_F12R1_FB19_Msk (0x1U << CAN_F12R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 8427 #define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 8428 #define CAN_F12R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 8429 #define CAN_F12R1_FB20_Msk (0x1U << CAN_F12R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 8430 #define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 8431 #define CAN_F12R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 8432 #define CAN_F12R1_FB21_Msk (0x1U << CAN_F12R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 8433 #define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 8434 #define CAN_F12R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 8435 #define CAN_F12R1_FB22_Msk (0x1U << CAN_F12R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 8436 #define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 8437 #define CAN_F12R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 8438 #define CAN_F12R1_FB23_Msk (0x1U << CAN_F12R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 8439 #define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 8440 #define CAN_F12R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 8441 #define CAN_F12R1_FB24_Msk (0x1U << CAN_F12R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 8442 #define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 8443 #define CAN_F12R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 8444 #define CAN_F12R1_FB25_Msk (0x1U << CAN_F12R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 8445 #define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 8446 #define CAN_F12R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 8447 #define CAN_F12R1_FB26_Msk (0x1U << CAN_F12R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 8448 #define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 8449 #define CAN_F12R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 8450 #define CAN_F12R1_FB27_Msk (0x1U << CAN_F12R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 8451 #define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 8452 #define CAN_F12R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 8453 #define CAN_F12R1_FB28_Msk (0x1U << CAN_F12R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 8454 #define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 8455 #define CAN_F12R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 8456 #define CAN_F12R1_FB29_Msk (0x1U << CAN_F12R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 8457 #define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 8458 #define CAN_F12R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 8459 #define CAN_F12R1_FB30_Msk (0x1U << CAN_F12R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 8460 #define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 8461 #define CAN_F12R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 8462 #define CAN_F12R1_FB31_Msk (0x1U << CAN_F12R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 8463 #define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 8464
bogdanm 0:9b334a45a8ff 8465 /******************* Bit definition for CAN_F13R1 register ******************/
mbed_official 124:6a4a5b7d7324 8466 #define CAN_F13R1_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 8467 #define CAN_F13R1_FB0_Msk (0x1U << CAN_F13R1_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 8468 #define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 8469 #define CAN_F13R1_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 8470 #define CAN_F13R1_FB1_Msk (0x1U << CAN_F13R1_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 8471 #define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 8472 #define CAN_F13R1_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 8473 #define CAN_F13R1_FB2_Msk (0x1U << CAN_F13R1_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 8474 #define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 8475 #define CAN_F13R1_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 8476 #define CAN_F13R1_FB3_Msk (0x1U << CAN_F13R1_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 8477 #define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 8478 #define CAN_F13R1_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 8479 #define CAN_F13R1_FB4_Msk (0x1U << CAN_F13R1_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 8480 #define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 8481 #define CAN_F13R1_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 8482 #define CAN_F13R1_FB5_Msk (0x1U << CAN_F13R1_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 8483 #define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 8484 #define CAN_F13R1_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 8485 #define CAN_F13R1_FB6_Msk (0x1U << CAN_F13R1_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 8486 #define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 8487 #define CAN_F13R1_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 8488 #define CAN_F13R1_FB7_Msk (0x1U << CAN_F13R1_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 8489 #define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 8490 #define CAN_F13R1_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 8491 #define CAN_F13R1_FB8_Msk (0x1U << CAN_F13R1_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 8492 #define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 8493 #define CAN_F13R1_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 8494 #define CAN_F13R1_FB9_Msk (0x1U << CAN_F13R1_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 8495 #define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 8496 #define CAN_F13R1_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 8497 #define CAN_F13R1_FB10_Msk (0x1U << CAN_F13R1_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 8498 #define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 8499 #define CAN_F13R1_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 8500 #define CAN_F13R1_FB11_Msk (0x1U << CAN_F13R1_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 8501 #define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 8502 #define CAN_F13R1_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 8503 #define CAN_F13R1_FB12_Msk (0x1U << CAN_F13R1_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 8504 #define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 8505 #define CAN_F13R1_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 8506 #define CAN_F13R1_FB13_Msk (0x1U << CAN_F13R1_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 8507 #define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 8508 #define CAN_F13R1_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 8509 #define CAN_F13R1_FB14_Msk (0x1U << CAN_F13R1_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 8510 #define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 8511 #define CAN_F13R1_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 8512 #define CAN_F13R1_FB15_Msk (0x1U << CAN_F13R1_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 8513 #define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 8514 #define CAN_F13R1_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 8515 #define CAN_F13R1_FB16_Msk (0x1U << CAN_F13R1_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 8516 #define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 8517 #define CAN_F13R1_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 8518 #define CAN_F13R1_FB17_Msk (0x1U << CAN_F13R1_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 8519 #define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 8520 #define CAN_F13R1_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 8521 #define CAN_F13R1_FB18_Msk (0x1U << CAN_F13R1_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 8522 #define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 8523 #define CAN_F13R1_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 8524 #define CAN_F13R1_FB19_Msk (0x1U << CAN_F13R1_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 8525 #define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 8526 #define CAN_F13R1_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 8527 #define CAN_F13R1_FB20_Msk (0x1U << CAN_F13R1_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 8528 #define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 8529 #define CAN_F13R1_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 8530 #define CAN_F13R1_FB21_Msk (0x1U << CAN_F13R1_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 8531 #define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 8532 #define CAN_F13R1_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 8533 #define CAN_F13R1_FB22_Msk (0x1U << CAN_F13R1_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 8534 #define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 8535 #define CAN_F13R1_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 8536 #define CAN_F13R1_FB23_Msk (0x1U << CAN_F13R1_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 8537 #define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 8538 #define CAN_F13R1_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 8539 #define CAN_F13R1_FB24_Msk (0x1U << CAN_F13R1_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 8540 #define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 8541 #define CAN_F13R1_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 8542 #define CAN_F13R1_FB25_Msk (0x1U << CAN_F13R1_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 8543 #define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 8544 #define CAN_F13R1_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 8545 #define CAN_F13R1_FB26_Msk (0x1U << CAN_F13R1_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 8546 #define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 8547 #define CAN_F13R1_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 8548 #define CAN_F13R1_FB27_Msk (0x1U << CAN_F13R1_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 8549 #define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 8550 #define CAN_F13R1_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 8551 #define CAN_F13R1_FB28_Msk (0x1U << CAN_F13R1_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 8552 #define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 8553 #define CAN_F13R1_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 8554 #define CAN_F13R1_FB29_Msk (0x1U << CAN_F13R1_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 8555 #define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 8556 #define CAN_F13R1_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 8557 #define CAN_F13R1_FB30_Msk (0x1U << CAN_F13R1_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 8558 #define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 8559 #define CAN_F13R1_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 8560 #define CAN_F13R1_FB31_Msk (0x1U << CAN_F13R1_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 8561 #define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 8562
bogdanm 0:9b334a45a8ff 8563 /******************* Bit definition for CAN_F0R2 register *******************/
mbed_official 124:6a4a5b7d7324 8564 #define CAN_F0R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 8565 #define CAN_F0R2_FB0_Msk (0x1U << CAN_F0R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 8566 #define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 8567 #define CAN_F0R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 8568 #define CAN_F0R2_FB1_Msk (0x1U << CAN_F0R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 8569 #define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 8570 #define CAN_F0R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 8571 #define CAN_F0R2_FB2_Msk (0x1U << CAN_F0R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 8572 #define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 8573 #define CAN_F0R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 8574 #define CAN_F0R2_FB3_Msk (0x1U << CAN_F0R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 8575 #define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 8576 #define CAN_F0R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 8577 #define CAN_F0R2_FB4_Msk (0x1U << CAN_F0R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 8578 #define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 8579 #define CAN_F0R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 8580 #define CAN_F0R2_FB5_Msk (0x1U << CAN_F0R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 8581 #define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 8582 #define CAN_F0R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 8583 #define CAN_F0R2_FB6_Msk (0x1U << CAN_F0R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 8584 #define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 8585 #define CAN_F0R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 8586 #define CAN_F0R2_FB7_Msk (0x1U << CAN_F0R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 8587 #define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 8588 #define CAN_F0R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 8589 #define CAN_F0R2_FB8_Msk (0x1U << CAN_F0R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 8590 #define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 8591 #define CAN_F0R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 8592 #define CAN_F0R2_FB9_Msk (0x1U << CAN_F0R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 8593 #define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 8594 #define CAN_F0R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 8595 #define CAN_F0R2_FB10_Msk (0x1U << CAN_F0R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 8596 #define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 8597 #define CAN_F0R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 8598 #define CAN_F0R2_FB11_Msk (0x1U << CAN_F0R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 8599 #define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 8600 #define CAN_F0R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 8601 #define CAN_F0R2_FB12_Msk (0x1U << CAN_F0R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 8602 #define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 8603 #define CAN_F0R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 8604 #define CAN_F0R2_FB13_Msk (0x1U << CAN_F0R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 8605 #define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 8606 #define CAN_F0R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 8607 #define CAN_F0R2_FB14_Msk (0x1U << CAN_F0R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 8608 #define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 8609 #define CAN_F0R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 8610 #define CAN_F0R2_FB15_Msk (0x1U << CAN_F0R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 8611 #define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 8612 #define CAN_F0R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 8613 #define CAN_F0R2_FB16_Msk (0x1U << CAN_F0R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 8614 #define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 8615 #define CAN_F0R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 8616 #define CAN_F0R2_FB17_Msk (0x1U << CAN_F0R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 8617 #define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 8618 #define CAN_F0R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 8619 #define CAN_F0R2_FB18_Msk (0x1U << CAN_F0R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 8620 #define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 8621 #define CAN_F0R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 8622 #define CAN_F0R2_FB19_Msk (0x1U << CAN_F0R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 8623 #define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 8624 #define CAN_F0R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 8625 #define CAN_F0R2_FB20_Msk (0x1U << CAN_F0R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 8626 #define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 8627 #define CAN_F0R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 8628 #define CAN_F0R2_FB21_Msk (0x1U << CAN_F0R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 8629 #define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 8630 #define CAN_F0R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 8631 #define CAN_F0R2_FB22_Msk (0x1U << CAN_F0R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 8632 #define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 8633 #define CAN_F0R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 8634 #define CAN_F0R2_FB23_Msk (0x1U << CAN_F0R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 8635 #define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 8636 #define CAN_F0R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 8637 #define CAN_F0R2_FB24_Msk (0x1U << CAN_F0R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 8638 #define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 8639 #define CAN_F0R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 8640 #define CAN_F0R2_FB25_Msk (0x1U << CAN_F0R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 8641 #define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 8642 #define CAN_F0R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 8643 #define CAN_F0R2_FB26_Msk (0x1U << CAN_F0R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 8644 #define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 8645 #define CAN_F0R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 8646 #define CAN_F0R2_FB27_Msk (0x1U << CAN_F0R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 8647 #define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 8648 #define CAN_F0R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 8649 #define CAN_F0R2_FB28_Msk (0x1U << CAN_F0R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 8650 #define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 8651 #define CAN_F0R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 8652 #define CAN_F0R2_FB29_Msk (0x1U << CAN_F0R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 8653 #define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 8654 #define CAN_F0R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 8655 #define CAN_F0R2_FB30_Msk (0x1U << CAN_F0R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 8656 #define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 8657 #define CAN_F0R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 8658 #define CAN_F0R2_FB31_Msk (0x1U << CAN_F0R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 8659 #define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 8660
bogdanm 0:9b334a45a8ff 8661 /******************* Bit definition for CAN_F1R2 register *******************/
mbed_official 124:6a4a5b7d7324 8662 #define CAN_F1R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 8663 #define CAN_F1R2_FB0_Msk (0x1U << CAN_F1R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 8664 #define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 8665 #define CAN_F1R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 8666 #define CAN_F1R2_FB1_Msk (0x1U << CAN_F1R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 8667 #define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 8668 #define CAN_F1R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 8669 #define CAN_F1R2_FB2_Msk (0x1U << CAN_F1R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 8670 #define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 8671 #define CAN_F1R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 8672 #define CAN_F1R2_FB3_Msk (0x1U << CAN_F1R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 8673 #define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 8674 #define CAN_F1R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 8675 #define CAN_F1R2_FB4_Msk (0x1U << CAN_F1R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 8676 #define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 8677 #define CAN_F1R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 8678 #define CAN_F1R2_FB5_Msk (0x1U << CAN_F1R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 8679 #define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 8680 #define CAN_F1R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 8681 #define CAN_F1R2_FB6_Msk (0x1U << CAN_F1R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 8682 #define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 8683 #define CAN_F1R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 8684 #define CAN_F1R2_FB7_Msk (0x1U << CAN_F1R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 8685 #define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 8686 #define CAN_F1R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 8687 #define CAN_F1R2_FB8_Msk (0x1U << CAN_F1R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 8688 #define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 8689 #define CAN_F1R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 8690 #define CAN_F1R2_FB9_Msk (0x1U << CAN_F1R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 8691 #define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 8692 #define CAN_F1R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 8693 #define CAN_F1R2_FB10_Msk (0x1U << CAN_F1R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 8694 #define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 8695 #define CAN_F1R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 8696 #define CAN_F1R2_FB11_Msk (0x1U << CAN_F1R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 8697 #define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 8698 #define CAN_F1R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 8699 #define CAN_F1R2_FB12_Msk (0x1U << CAN_F1R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 8700 #define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 8701 #define CAN_F1R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 8702 #define CAN_F1R2_FB13_Msk (0x1U << CAN_F1R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 8703 #define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 8704 #define CAN_F1R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 8705 #define CAN_F1R2_FB14_Msk (0x1U << CAN_F1R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 8706 #define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 8707 #define CAN_F1R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 8708 #define CAN_F1R2_FB15_Msk (0x1U << CAN_F1R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 8709 #define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 8710 #define CAN_F1R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 8711 #define CAN_F1R2_FB16_Msk (0x1U << CAN_F1R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 8712 #define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 8713 #define CAN_F1R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 8714 #define CAN_F1R2_FB17_Msk (0x1U << CAN_F1R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 8715 #define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 8716 #define CAN_F1R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 8717 #define CAN_F1R2_FB18_Msk (0x1U << CAN_F1R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 8718 #define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 8719 #define CAN_F1R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 8720 #define CAN_F1R2_FB19_Msk (0x1U << CAN_F1R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 8721 #define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 8722 #define CAN_F1R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 8723 #define CAN_F1R2_FB20_Msk (0x1U << CAN_F1R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 8724 #define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 8725 #define CAN_F1R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 8726 #define CAN_F1R2_FB21_Msk (0x1U << CAN_F1R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 8727 #define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 8728 #define CAN_F1R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 8729 #define CAN_F1R2_FB22_Msk (0x1U << CAN_F1R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 8730 #define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 8731 #define CAN_F1R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 8732 #define CAN_F1R2_FB23_Msk (0x1U << CAN_F1R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 8733 #define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 8734 #define CAN_F1R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 8735 #define CAN_F1R2_FB24_Msk (0x1U << CAN_F1R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 8736 #define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 8737 #define CAN_F1R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 8738 #define CAN_F1R2_FB25_Msk (0x1U << CAN_F1R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 8739 #define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 8740 #define CAN_F1R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 8741 #define CAN_F1R2_FB26_Msk (0x1U << CAN_F1R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 8742 #define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 8743 #define CAN_F1R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 8744 #define CAN_F1R2_FB27_Msk (0x1U << CAN_F1R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 8745 #define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 8746 #define CAN_F1R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 8747 #define CAN_F1R2_FB28_Msk (0x1U << CAN_F1R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 8748 #define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 8749 #define CAN_F1R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 8750 #define CAN_F1R2_FB29_Msk (0x1U << CAN_F1R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 8751 #define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 8752 #define CAN_F1R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 8753 #define CAN_F1R2_FB30_Msk (0x1U << CAN_F1R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 8754 #define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 8755 #define CAN_F1R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 8756 #define CAN_F1R2_FB31_Msk (0x1U << CAN_F1R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 8757 #define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 8758
bogdanm 0:9b334a45a8ff 8759 /******************* Bit definition for CAN_F2R2 register *******************/
mbed_official 124:6a4a5b7d7324 8760 #define CAN_F2R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 8761 #define CAN_F2R2_FB0_Msk (0x1U << CAN_F2R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 8762 #define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 8763 #define CAN_F2R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 8764 #define CAN_F2R2_FB1_Msk (0x1U << CAN_F2R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 8765 #define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 8766 #define CAN_F2R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 8767 #define CAN_F2R2_FB2_Msk (0x1U << CAN_F2R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 8768 #define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 8769 #define CAN_F2R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 8770 #define CAN_F2R2_FB3_Msk (0x1U << CAN_F2R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 8771 #define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 8772 #define CAN_F2R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 8773 #define CAN_F2R2_FB4_Msk (0x1U << CAN_F2R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 8774 #define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 8775 #define CAN_F2R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 8776 #define CAN_F2R2_FB5_Msk (0x1U << CAN_F2R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 8777 #define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 8778 #define CAN_F2R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 8779 #define CAN_F2R2_FB6_Msk (0x1U << CAN_F2R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 8780 #define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 8781 #define CAN_F2R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 8782 #define CAN_F2R2_FB7_Msk (0x1U << CAN_F2R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 8783 #define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 8784 #define CAN_F2R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 8785 #define CAN_F2R2_FB8_Msk (0x1U << CAN_F2R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 8786 #define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 8787 #define CAN_F2R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 8788 #define CAN_F2R2_FB9_Msk (0x1U << CAN_F2R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 8789 #define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 8790 #define CAN_F2R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 8791 #define CAN_F2R2_FB10_Msk (0x1U << CAN_F2R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 8792 #define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 8793 #define CAN_F2R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 8794 #define CAN_F2R2_FB11_Msk (0x1U << CAN_F2R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 8795 #define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 8796 #define CAN_F2R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 8797 #define CAN_F2R2_FB12_Msk (0x1U << CAN_F2R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 8798 #define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 8799 #define CAN_F2R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 8800 #define CAN_F2R2_FB13_Msk (0x1U << CAN_F2R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 8801 #define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 8802 #define CAN_F2R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 8803 #define CAN_F2R2_FB14_Msk (0x1U << CAN_F2R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 8804 #define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 8805 #define CAN_F2R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 8806 #define CAN_F2R2_FB15_Msk (0x1U << CAN_F2R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 8807 #define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 8808 #define CAN_F2R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 8809 #define CAN_F2R2_FB16_Msk (0x1U << CAN_F2R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 8810 #define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 8811 #define CAN_F2R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 8812 #define CAN_F2R2_FB17_Msk (0x1U << CAN_F2R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 8813 #define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 8814 #define CAN_F2R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 8815 #define CAN_F2R2_FB18_Msk (0x1U << CAN_F2R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 8816 #define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 8817 #define CAN_F2R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 8818 #define CAN_F2R2_FB19_Msk (0x1U << CAN_F2R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 8819 #define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 8820 #define CAN_F2R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 8821 #define CAN_F2R2_FB20_Msk (0x1U << CAN_F2R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 8822 #define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 8823 #define CAN_F2R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 8824 #define CAN_F2R2_FB21_Msk (0x1U << CAN_F2R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 8825 #define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 8826 #define CAN_F2R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 8827 #define CAN_F2R2_FB22_Msk (0x1U << CAN_F2R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 8828 #define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 8829 #define CAN_F2R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 8830 #define CAN_F2R2_FB23_Msk (0x1U << CAN_F2R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 8831 #define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 8832 #define CAN_F2R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 8833 #define CAN_F2R2_FB24_Msk (0x1U << CAN_F2R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 8834 #define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 8835 #define CAN_F2R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 8836 #define CAN_F2R2_FB25_Msk (0x1U << CAN_F2R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 8837 #define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 8838 #define CAN_F2R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 8839 #define CAN_F2R2_FB26_Msk (0x1U << CAN_F2R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 8840 #define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 8841 #define CAN_F2R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 8842 #define CAN_F2R2_FB27_Msk (0x1U << CAN_F2R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 8843 #define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 8844 #define CAN_F2R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 8845 #define CAN_F2R2_FB28_Msk (0x1U << CAN_F2R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 8846 #define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 8847 #define CAN_F2R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 8848 #define CAN_F2R2_FB29_Msk (0x1U << CAN_F2R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 8849 #define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 8850 #define CAN_F2R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 8851 #define CAN_F2R2_FB30_Msk (0x1U << CAN_F2R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 8852 #define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 8853 #define CAN_F2R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 8854 #define CAN_F2R2_FB31_Msk (0x1U << CAN_F2R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 8855 #define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 8856
bogdanm 0:9b334a45a8ff 8857 /******************* Bit definition for CAN_F3R2 register *******************/
mbed_official 124:6a4a5b7d7324 8858 #define CAN_F3R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 8859 #define CAN_F3R2_FB0_Msk (0x1U << CAN_F3R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 8860 #define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 8861 #define CAN_F3R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 8862 #define CAN_F3R2_FB1_Msk (0x1U << CAN_F3R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 8863 #define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 8864 #define CAN_F3R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 8865 #define CAN_F3R2_FB2_Msk (0x1U << CAN_F3R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 8866 #define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 8867 #define CAN_F3R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 8868 #define CAN_F3R2_FB3_Msk (0x1U << CAN_F3R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 8869 #define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 8870 #define CAN_F3R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 8871 #define CAN_F3R2_FB4_Msk (0x1U << CAN_F3R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 8872 #define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 8873 #define CAN_F3R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 8874 #define CAN_F3R2_FB5_Msk (0x1U << CAN_F3R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 8875 #define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 8876 #define CAN_F3R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 8877 #define CAN_F3R2_FB6_Msk (0x1U << CAN_F3R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 8878 #define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 8879 #define CAN_F3R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 8880 #define CAN_F3R2_FB7_Msk (0x1U << CAN_F3R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 8881 #define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 8882 #define CAN_F3R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 8883 #define CAN_F3R2_FB8_Msk (0x1U << CAN_F3R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 8884 #define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 8885 #define CAN_F3R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 8886 #define CAN_F3R2_FB9_Msk (0x1U << CAN_F3R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 8887 #define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 8888 #define CAN_F3R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 8889 #define CAN_F3R2_FB10_Msk (0x1U << CAN_F3R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 8890 #define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 8891 #define CAN_F3R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 8892 #define CAN_F3R2_FB11_Msk (0x1U << CAN_F3R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 8893 #define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 8894 #define CAN_F3R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 8895 #define CAN_F3R2_FB12_Msk (0x1U << CAN_F3R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 8896 #define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 8897 #define CAN_F3R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 8898 #define CAN_F3R2_FB13_Msk (0x1U << CAN_F3R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 8899 #define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 8900 #define CAN_F3R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 8901 #define CAN_F3R2_FB14_Msk (0x1U << CAN_F3R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 8902 #define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 8903 #define CAN_F3R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 8904 #define CAN_F3R2_FB15_Msk (0x1U << CAN_F3R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 8905 #define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 8906 #define CAN_F3R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 8907 #define CAN_F3R2_FB16_Msk (0x1U << CAN_F3R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 8908 #define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 8909 #define CAN_F3R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 8910 #define CAN_F3R2_FB17_Msk (0x1U << CAN_F3R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 8911 #define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 8912 #define CAN_F3R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 8913 #define CAN_F3R2_FB18_Msk (0x1U << CAN_F3R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 8914 #define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 8915 #define CAN_F3R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 8916 #define CAN_F3R2_FB19_Msk (0x1U << CAN_F3R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 8917 #define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 8918 #define CAN_F3R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 8919 #define CAN_F3R2_FB20_Msk (0x1U << CAN_F3R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 8920 #define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 8921 #define CAN_F3R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 8922 #define CAN_F3R2_FB21_Msk (0x1U << CAN_F3R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 8923 #define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 8924 #define CAN_F3R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 8925 #define CAN_F3R2_FB22_Msk (0x1U << CAN_F3R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 8926 #define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 8927 #define CAN_F3R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 8928 #define CAN_F3R2_FB23_Msk (0x1U << CAN_F3R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 8929 #define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 8930 #define CAN_F3R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 8931 #define CAN_F3R2_FB24_Msk (0x1U << CAN_F3R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 8932 #define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 8933 #define CAN_F3R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 8934 #define CAN_F3R2_FB25_Msk (0x1U << CAN_F3R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 8935 #define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 8936 #define CAN_F3R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 8937 #define CAN_F3R2_FB26_Msk (0x1U << CAN_F3R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 8938 #define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 8939 #define CAN_F3R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 8940 #define CAN_F3R2_FB27_Msk (0x1U << CAN_F3R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 8941 #define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 8942 #define CAN_F3R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 8943 #define CAN_F3R2_FB28_Msk (0x1U << CAN_F3R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 8944 #define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 8945 #define CAN_F3R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 8946 #define CAN_F3R2_FB29_Msk (0x1U << CAN_F3R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 8947 #define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 8948 #define CAN_F3R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 8949 #define CAN_F3R2_FB30_Msk (0x1U << CAN_F3R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 8950 #define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 8951 #define CAN_F3R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 8952 #define CAN_F3R2_FB31_Msk (0x1U << CAN_F3R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 8953 #define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 8954
bogdanm 0:9b334a45a8ff 8955 /******************* Bit definition for CAN_F4R2 register *******************/
mbed_official 124:6a4a5b7d7324 8956 #define CAN_F4R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 8957 #define CAN_F4R2_FB0_Msk (0x1U << CAN_F4R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 8958 #define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 8959 #define CAN_F4R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 8960 #define CAN_F4R2_FB1_Msk (0x1U << CAN_F4R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 8961 #define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 8962 #define CAN_F4R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 8963 #define CAN_F4R2_FB2_Msk (0x1U << CAN_F4R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 8964 #define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 8965 #define CAN_F4R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 8966 #define CAN_F4R2_FB3_Msk (0x1U << CAN_F4R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 8967 #define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 8968 #define CAN_F4R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 8969 #define CAN_F4R2_FB4_Msk (0x1U << CAN_F4R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 8970 #define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 8971 #define CAN_F4R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 8972 #define CAN_F4R2_FB5_Msk (0x1U << CAN_F4R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 8973 #define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 8974 #define CAN_F4R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 8975 #define CAN_F4R2_FB6_Msk (0x1U << CAN_F4R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 8976 #define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 8977 #define CAN_F4R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 8978 #define CAN_F4R2_FB7_Msk (0x1U << CAN_F4R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 8979 #define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 8980 #define CAN_F4R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 8981 #define CAN_F4R2_FB8_Msk (0x1U << CAN_F4R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 8982 #define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 8983 #define CAN_F4R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 8984 #define CAN_F4R2_FB9_Msk (0x1U << CAN_F4R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 8985 #define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 8986 #define CAN_F4R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 8987 #define CAN_F4R2_FB10_Msk (0x1U << CAN_F4R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 8988 #define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 8989 #define CAN_F4R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 8990 #define CAN_F4R2_FB11_Msk (0x1U << CAN_F4R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 8991 #define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 8992 #define CAN_F4R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 8993 #define CAN_F4R2_FB12_Msk (0x1U << CAN_F4R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 8994 #define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 8995 #define CAN_F4R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 8996 #define CAN_F4R2_FB13_Msk (0x1U << CAN_F4R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 8997 #define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 8998 #define CAN_F4R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 8999 #define CAN_F4R2_FB14_Msk (0x1U << CAN_F4R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 9000 #define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 9001 #define CAN_F4R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 9002 #define CAN_F4R2_FB15_Msk (0x1U << CAN_F4R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 9003 #define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 9004 #define CAN_F4R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 9005 #define CAN_F4R2_FB16_Msk (0x1U << CAN_F4R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 9006 #define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 9007 #define CAN_F4R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 9008 #define CAN_F4R2_FB17_Msk (0x1U << CAN_F4R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 9009 #define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 9010 #define CAN_F4R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 9011 #define CAN_F4R2_FB18_Msk (0x1U << CAN_F4R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 9012 #define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 9013 #define CAN_F4R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 9014 #define CAN_F4R2_FB19_Msk (0x1U << CAN_F4R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 9015 #define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 9016 #define CAN_F4R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 9017 #define CAN_F4R2_FB20_Msk (0x1U << CAN_F4R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 9018 #define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 9019 #define CAN_F4R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 9020 #define CAN_F4R2_FB21_Msk (0x1U << CAN_F4R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 9021 #define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 9022 #define CAN_F4R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 9023 #define CAN_F4R2_FB22_Msk (0x1U << CAN_F4R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 9024 #define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 9025 #define CAN_F4R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 9026 #define CAN_F4R2_FB23_Msk (0x1U << CAN_F4R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 9027 #define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 9028 #define CAN_F4R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 9029 #define CAN_F4R2_FB24_Msk (0x1U << CAN_F4R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 9030 #define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 9031 #define CAN_F4R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 9032 #define CAN_F4R2_FB25_Msk (0x1U << CAN_F4R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 9033 #define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 9034 #define CAN_F4R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 9035 #define CAN_F4R2_FB26_Msk (0x1U << CAN_F4R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 9036 #define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 9037 #define CAN_F4R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 9038 #define CAN_F4R2_FB27_Msk (0x1U << CAN_F4R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 9039 #define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 9040 #define CAN_F4R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 9041 #define CAN_F4R2_FB28_Msk (0x1U << CAN_F4R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 9042 #define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 9043 #define CAN_F4R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 9044 #define CAN_F4R2_FB29_Msk (0x1U << CAN_F4R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 9045 #define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 9046 #define CAN_F4R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 9047 #define CAN_F4R2_FB30_Msk (0x1U << CAN_F4R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 9048 #define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 9049 #define CAN_F4R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 9050 #define CAN_F4R2_FB31_Msk (0x1U << CAN_F4R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 9051 #define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 9052
bogdanm 0:9b334a45a8ff 9053 /******************* Bit definition for CAN_F5R2 register *******************/
mbed_official 124:6a4a5b7d7324 9054 #define CAN_F5R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 9055 #define CAN_F5R2_FB0_Msk (0x1U << CAN_F5R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 9056 #define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 9057 #define CAN_F5R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 9058 #define CAN_F5R2_FB1_Msk (0x1U << CAN_F5R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 9059 #define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 9060 #define CAN_F5R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 9061 #define CAN_F5R2_FB2_Msk (0x1U << CAN_F5R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 9062 #define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 9063 #define CAN_F5R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 9064 #define CAN_F5R2_FB3_Msk (0x1U << CAN_F5R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 9065 #define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 9066 #define CAN_F5R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 9067 #define CAN_F5R2_FB4_Msk (0x1U << CAN_F5R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 9068 #define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 9069 #define CAN_F5R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 9070 #define CAN_F5R2_FB5_Msk (0x1U << CAN_F5R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 9071 #define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 9072 #define CAN_F5R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 9073 #define CAN_F5R2_FB6_Msk (0x1U << CAN_F5R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 9074 #define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 9075 #define CAN_F5R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 9076 #define CAN_F5R2_FB7_Msk (0x1U << CAN_F5R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 9077 #define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 9078 #define CAN_F5R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 9079 #define CAN_F5R2_FB8_Msk (0x1U << CAN_F5R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 9080 #define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 9081 #define CAN_F5R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 9082 #define CAN_F5R2_FB9_Msk (0x1U << CAN_F5R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 9083 #define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 9084 #define CAN_F5R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 9085 #define CAN_F5R2_FB10_Msk (0x1U << CAN_F5R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 9086 #define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 9087 #define CAN_F5R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 9088 #define CAN_F5R2_FB11_Msk (0x1U << CAN_F5R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 9089 #define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 9090 #define CAN_F5R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 9091 #define CAN_F5R2_FB12_Msk (0x1U << CAN_F5R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 9092 #define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 9093 #define CAN_F5R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 9094 #define CAN_F5R2_FB13_Msk (0x1U << CAN_F5R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 9095 #define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 9096 #define CAN_F5R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 9097 #define CAN_F5R2_FB14_Msk (0x1U << CAN_F5R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 9098 #define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 9099 #define CAN_F5R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 9100 #define CAN_F5R2_FB15_Msk (0x1U << CAN_F5R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 9101 #define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 9102 #define CAN_F5R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 9103 #define CAN_F5R2_FB16_Msk (0x1U << CAN_F5R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 9104 #define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 9105 #define CAN_F5R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 9106 #define CAN_F5R2_FB17_Msk (0x1U << CAN_F5R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 9107 #define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 9108 #define CAN_F5R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 9109 #define CAN_F5R2_FB18_Msk (0x1U << CAN_F5R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 9110 #define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 9111 #define CAN_F5R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 9112 #define CAN_F5R2_FB19_Msk (0x1U << CAN_F5R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 9113 #define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 9114 #define CAN_F5R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 9115 #define CAN_F5R2_FB20_Msk (0x1U << CAN_F5R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 9116 #define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 9117 #define CAN_F5R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 9118 #define CAN_F5R2_FB21_Msk (0x1U << CAN_F5R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 9119 #define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 9120 #define CAN_F5R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 9121 #define CAN_F5R2_FB22_Msk (0x1U << CAN_F5R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 9122 #define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 9123 #define CAN_F5R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 9124 #define CAN_F5R2_FB23_Msk (0x1U << CAN_F5R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 9125 #define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 9126 #define CAN_F5R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 9127 #define CAN_F5R2_FB24_Msk (0x1U << CAN_F5R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 9128 #define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 9129 #define CAN_F5R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 9130 #define CAN_F5R2_FB25_Msk (0x1U << CAN_F5R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 9131 #define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 9132 #define CAN_F5R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 9133 #define CAN_F5R2_FB26_Msk (0x1U << CAN_F5R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 9134 #define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 9135 #define CAN_F5R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 9136 #define CAN_F5R2_FB27_Msk (0x1U << CAN_F5R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 9137 #define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 9138 #define CAN_F5R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 9139 #define CAN_F5R2_FB28_Msk (0x1U << CAN_F5R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 9140 #define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 9141 #define CAN_F5R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 9142 #define CAN_F5R2_FB29_Msk (0x1U << CAN_F5R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 9143 #define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 9144 #define CAN_F5R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 9145 #define CAN_F5R2_FB30_Msk (0x1U << CAN_F5R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 9146 #define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 9147 #define CAN_F5R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 9148 #define CAN_F5R2_FB31_Msk (0x1U << CAN_F5R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 9149 #define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 9150
bogdanm 0:9b334a45a8ff 9151 /******************* Bit definition for CAN_F6R2 register *******************/
mbed_official 124:6a4a5b7d7324 9152 #define CAN_F6R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 9153 #define CAN_F6R2_FB0_Msk (0x1U << CAN_F6R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 9154 #define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 9155 #define CAN_F6R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 9156 #define CAN_F6R2_FB1_Msk (0x1U << CAN_F6R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 9157 #define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 9158 #define CAN_F6R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 9159 #define CAN_F6R2_FB2_Msk (0x1U << CAN_F6R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 9160 #define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 9161 #define CAN_F6R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 9162 #define CAN_F6R2_FB3_Msk (0x1U << CAN_F6R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 9163 #define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 9164 #define CAN_F6R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 9165 #define CAN_F6R2_FB4_Msk (0x1U << CAN_F6R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 9166 #define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 9167 #define CAN_F6R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 9168 #define CAN_F6R2_FB5_Msk (0x1U << CAN_F6R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 9169 #define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 9170 #define CAN_F6R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 9171 #define CAN_F6R2_FB6_Msk (0x1U << CAN_F6R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 9172 #define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 9173 #define CAN_F6R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 9174 #define CAN_F6R2_FB7_Msk (0x1U << CAN_F6R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 9175 #define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 9176 #define CAN_F6R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 9177 #define CAN_F6R2_FB8_Msk (0x1U << CAN_F6R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 9178 #define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 9179 #define CAN_F6R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 9180 #define CAN_F6R2_FB9_Msk (0x1U << CAN_F6R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 9181 #define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 9182 #define CAN_F6R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 9183 #define CAN_F6R2_FB10_Msk (0x1U << CAN_F6R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 9184 #define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 9185 #define CAN_F6R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 9186 #define CAN_F6R2_FB11_Msk (0x1U << CAN_F6R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 9187 #define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 9188 #define CAN_F6R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 9189 #define CAN_F6R2_FB12_Msk (0x1U << CAN_F6R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 9190 #define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 9191 #define CAN_F6R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 9192 #define CAN_F6R2_FB13_Msk (0x1U << CAN_F6R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 9193 #define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 9194 #define CAN_F6R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 9195 #define CAN_F6R2_FB14_Msk (0x1U << CAN_F6R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 9196 #define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 9197 #define CAN_F6R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 9198 #define CAN_F6R2_FB15_Msk (0x1U << CAN_F6R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 9199 #define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 9200 #define CAN_F6R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 9201 #define CAN_F6R2_FB16_Msk (0x1U << CAN_F6R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 9202 #define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 9203 #define CAN_F6R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 9204 #define CAN_F6R2_FB17_Msk (0x1U << CAN_F6R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 9205 #define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 9206 #define CAN_F6R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 9207 #define CAN_F6R2_FB18_Msk (0x1U << CAN_F6R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 9208 #define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 9209 #define CAN_F6R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 9210 #define CAN_F6R2_FB19_Msk (0x1U << CAN_F6R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 9211 #define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 9212 #define CAN_F6R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 9213 #define CAN_F6R2_FB20_Msk (0x1U << CAN_F6R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 9214 #define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 9215 #define CAN_F6R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 9216 #define CAN_F6R2_FB21_Msk (0x1U << CAN_F6R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 9217 #define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 9218 #define CAN_F6R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 9219 #define CAN_F6R2_FB22_Msk (0x1U << CAN_F6R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 9220 #define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 9221 #define CAN_F6R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 9222 #define CAN_F6R2_FB23_Msk (0x1U << CAN_F6R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 9223 #define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 9224 #define CAN_F6R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 9225 #define CAN_F6R2_FB24_Msk (0x1U << CAN_F6R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 9226 #define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 9227 #define CAN_F6R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 9228 #define CAN_F6R2_FB25_Msk (0x1U << CAN_F6R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 9229 #define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 9230 #define CAN_F6R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 9231 #define CAN_F6R2_FB26_Msk (0x1U << CAN_F6R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 9232 #define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 9233 #define CAN_F6R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 9234 #define CAN_F6R2_FB27_Msk (0x1U << CAN_F6R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 9235 #define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 9236 #define CAN_F6R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 9237 #define CAN_F6R2_FB28_Msk (0x1U << CAN_F6R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 9238 #define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 9239 #define CAN_F6R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 9240 #define CAN_F6R2_FB29_Msk (0x1U << CAN_F6R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 9241 #define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 9242 #define CAN_F6R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 9243 #define CAN_F6R2_FB30_Msk (0x1U << CAN_F6R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 9244 #define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 9245 #define CAN_F6R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 9246 #define CAN_F6R2_FB31_Msk (0x1U << CAN_F6R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 9247 #define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 9248
bogdanm 0:9b334a45a8ff 9249 /******************* Bit definition for CAN_F7R2 register *******************/
mbed_official 124:6a4a5b7d7324 9250 #define CAN_F7R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 9251 #define CAN_F7R2_FB0_Msk (0x1U << CAN_F7R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 9252 #define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 9253 #define CAN_F7R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 9254 #define CAN_F7R2_FB1_Msk (0x1U << CAN_F7R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 9255 #define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 9256 #define CAN_F7R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 9257 #define CAN_F7R2_FB2_Msk (0x1U << CAN_F7R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 9258 #define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 9259 #define CAN_F7R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 9260 #define CAN_F7R2_FB3_Msk (0x1U << CAN_F7R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 9261 #define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 9262 #define CAN_F7R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 9263 #define CAN_F7R2_FB4_Msk (0x1U << CAN_F7R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 9264 #define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 9265 #define CAN_F7R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 9266 #define CAN_F7R2_FB5_Msk (0x1U << CAN_F7R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 9267 #define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 9268 #define CAN_F7R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 9269 #define CAN_F7R2_FB6_Msk (0x1U << CAN_F7R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 9270 #define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 9271 #define CAN_F7R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 9272 #define CAN_F7R2_FB7_Msk (0x1U << CAN_F7R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 9273 #define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 9274 #define CAN_F7R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 9275 #define CAN_F7R2_FB8_Msk (0x1U << CAN_F7R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 9276 #define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 9277 #define CAN_F7R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 9278 #define CAN_F7R2_FB9_Msk (0x1U << CAN_F7R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 9279 #define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 9280 #define CAN_F7R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 9281 #define CAN_F7R2_FB10_Msk (0x1U << CAN_F7R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 9282 #define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 9283 #define CAN_F7R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 9284 #define CAN_F7R2_FB11_Msk (0x1U << CAN_F7R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 9285 #define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 9286 #define CAN_F7R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 9287 #define CAN_F7R2_FB12_Msk (0x1U << CAN_F7R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 9288 #define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 9289 #define CAN_F7R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 9290 #define CAN_F7R2_FB13_Msk (0x1U << CAN_F7R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 9291 #define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 9292 #define CAN_F7R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 9293 #define CAN_F7R2_FB14_Msk (0x1U << CAN_F7R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 9294 #define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 9295 #define CAN_F7R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 9296 #define CAN_F7R2_FB15_Msk (0x1U << CAN_F7R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 9297 #define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 9298 #define CAN_F7R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 9299 #define CAN_F7R2_FB16_Msk (0x1U << CAN_F7R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 9300 #define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 9301 #define CAN_F7R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 9302 #define CAN_F7R2_FB17_Msk (0x1U << CAN_F7R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 9303 #define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 9304 #define CAN_F7R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 9305 #define CAN_F7R2_FB18_Msk (0x1U << CAN_F7R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 9306 #define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 9307 #define CAN_F7R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 9308 #define CAN_F7R2_FB19_Msk (0x1U << CAN_F7R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 9309 #define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 9310 #define CAN_F7R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 9311 #define CAN_F7R2_FB20_Msk (0x1U << CAN_F7R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 9312 #define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 9313 #define CAN_F7R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 9314 #define CAN_F7R2_FB21_Msk (0x1U << CAN_F7R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 9315 #define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 9316 #define CAN_F7R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 9317 #define CAN_F7R2_FB22_Msk (0x1U << CAN_F7R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 9318 #define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 9319 #define CAN_F7R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 9320 #define CAN_F7R2_FB23_Msk (0x1U << CAN_F7R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 9321 #define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 9322 #define CAN_F7R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 9323 #define CAN_F7R2_FB24_Msk (0x1U << CAN_F7R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 9324 #define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 9325 #define CAN_F7R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 9326 #define CAN_F7R2_FB25_Msk (0x1U << CAN_F7R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 9327 #define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 9328 #define CAN_F7R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 9329 #define CAN_F7R2_FB26_Msk (0x1U << CAN_F7R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 9330 #define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 9331 #define CAN_F7R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 9332 #define CAN_F7R2_FB27_Msk (0x1U << CAN_F7R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 9333 #define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 9334 #define CAN_F7R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 9335 #define CAN_F7R2_FB28_Msk (0x1U << CAN_F7R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 9336 #define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 9337 #define CAN_F7R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 9338 #define CAN_F7R2_FB29_Msk (0x1U << CAN_F7R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 9339 #define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 9340 #define CAN_F7R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 9341 #define CAN_F7R2_FB30_Msk (0x1U << CAN_F7R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 9342 #define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 9343 #define CAN_F7R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 9344 #define CAN_F7R2_FB31_Msk (0x1U << CAN_F7R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 9345 #define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 9346
bogdanm 0:9b334a45a8ff 9347 /******************* Bit definition for CAN_F8R2 register *******************/
mbed_official 124:6a4a5b7d7324 9348 #define CAN_F8R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 9349 #define CAN_F8R2_FB0_Msk (0x1U << CAN_F8R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 9350 #define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 9351 #define CAN_F8R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 9352 #define CAN_F8R2_FB1_Msk (0x1U << CAN_F8R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 9353 #define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 9354 #define CAN_F8R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 9355 #define CAN_F8R2_FB2_Msk (0x1U << CAN_F8R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 9356 #define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 9357 #define CAN_F8R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 9358 #define CAN_F8R2_FB3_Msk (0x1U << CAN_F8R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 9359 #define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 9360 #define CAN_F8R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 9361 #define CAN_F8R2_FB4_Msk (0x1U << CAN_F8R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 9362 #define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 9363 #define CAN_F8R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 9364 #define CAN_F8R2_FB5_Msk (0x1U << CAN_F8R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 9365 #define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 9366 #define CAN_F8R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 9367 #define CAN_F8R2_FB6_Msk (0x1U << CAN_F8R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 9368 #define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 9369 #define CAN_F8R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 9370 #define CAN_F8R2_FB7_Msk (0x1U << CAN_F8R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 9371 #define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 9372 #define CAN_F8R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 9373 #define CAN_F8R2_FB8_Msk (0x1U << CAN_F8R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 9374 #define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 9375 #define CAN_F8R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 9376 #define CAN_F8R2_FB9_Msk (0x1U << CAN_F8R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 9377 #define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 9378 #define CAN_F8R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 9379 #define CAN_F8R2_FB10_Msk (0x1U << CAN_F8R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 9380 #define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 9381 #define CAN_F8R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 9382 #define CAN_F8R2_FB11_Msk (0x1U << CAN_F8R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 9383 #define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 9384 #define CAN_F8R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 9385 #define CAN_F8R2_FB12_Msk (0x1U << CAN_F8R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 9386 #define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 9387 #define CAN_F8R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 9388 #define CAN_F8R2_FB13_Msk (0x1U << CAN_F8R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 9389 #define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 9390 #define CAN_F8R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 9391 #define CAN_F8R2_FB14_Msk (0x1U << CAN_F8R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 9392 #define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 9393 #define CAN_F8R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 9394 #define CAN_F8R2_FB15_Msk (0x1U << CAN_F8R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 9395 #define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 9396 #define CAN_F8R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 9397 #define CAN_F8R2_FB16_Msk (0x1U << CAN_F8R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 9398 #define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 9399 #define CAN_F8R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 9400 #define CAN_F8R2_FB17_Msk (0x1U << CAN_F8R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 9401 #define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 9402 #define CAN_F8R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 9403 #define CAN_F8R2_FB18_Msk (0x1U << CAN_F8R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 9404 #define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 9405 #define CAN_F8R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 9406 #define CAN_F8R2_FB19_Msk (0x1U << CAN_F8R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 9407 #define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 9408 #define CAN_F8R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 9409 #define CAN_F8R2_FB20_Msk (0x1U << CAN_F8R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 9410 #define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 9411 #define CAN_F8R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 9412 #define CAN_F8R2_FB21_Msk (0x1U << CAN_F8R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 9413 #define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 9414 #define CAN_F8R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 9415 #define CAN_F8R2_FB22_Msk (0x1U << CAN_F8R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 9416 #define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 9417 #define CAN_F8R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 9418 #define CAN_F8R2_FB23_Msk (0x1U << CAN_F8R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 9419 #define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 9420 #define CAN_F8R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 9421 #define CAN_F8R2_FB24_Msk (0x1U << CAN_F8R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 9422 #define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 9423 #define CAN_F8R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 9424 #define CAN_F8R2_FB25_Msk (0x1U << CAN_F8R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 9425 #define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 9426 #define CAN_F8R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 9427 #define CAN_F8R2_FB26_Msk (0x1U << CAN_F8R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 9428 #define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 9429 #define CAN_F8R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 9430 #define CAN_F8R2_FB27_Msk (0x1U << CAN_F8R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 9431 #define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 9432 #define CAN_F8R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 9433 #define CAN_F8R2_FB28_Msk (0x1U << CAN_F8R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 9434 #define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 9435 #define CAN_F8R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 9436 #define CAN_F8R2_FB29_Msk (0x1U << CAN_F8R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 9437 #define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 9438 #define CAN_F8R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 9439 #define CAN_F8R2_FB30_Msk (0x1U << CAN_F8R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 9440 #define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 9441 #define CAN_F8R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 9442 #define CAN_F8R2_FB31_Msk (0x1U << CAN_F8R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 9443 #define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 9444
bogdanm 0:9b334a45a8ff 9445 /******************* Bit definition for CAN_F9R2 register *******************/
mbed_official 124:6a4a5b7d7324 9446 #define CAN_F9R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 9447 #define CAN_F9R2_FB0_Msk (0x1U << CAN_F9R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 9448 #define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 9449 #define CAN_F9R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 9450 #define CAN_F9R2_FB1_Msk (0x1U << CAN_F9R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 9451 #define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 9452 #define CAN_F9R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 9453 #define CAN_F9R2_FB2_Msk (0x1U << CAN_F9R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 9454 #define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 9455 #define CAN_F9R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 9456 #define CAN_F9R2_FB3_Msk (0x1U << CAN_F9R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 9457 #define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 9458 #define CAN_F9R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 9459 #define CAN_F9R2_FB4_Msk (0x1U << CAN_F9R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 9460 #define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 9461 #define CAN_F9R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 9462 #define CAN_F9R2_FB5_Msk (0x1U << CAN_F9R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 9463 #define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 9464 #define CAN_F9R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 9465 #define CAN_F9R2_FB6_Msk (0x1U << CAN_F9R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 9466 #define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 9467 #define CAN_F9R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 9468 #define CAN_F9R2_FB7_Msk (0x1U << CAN_F9R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 9469 #define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 9470 #define CAN_F9R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 9471 #define CAN_F9R2_FB8_Msk (0x1U << CAN_F9R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 9472 #define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 9473 #define CAN_F9R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 9474 #define CAN_F9R2_FB9_Msk (0x1U << CAN_F9R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 9475 #define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 9476 #define CAN_F9R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 9477 #define CAN_F9R2_FB10_Msk (0x1U << CAN_F9R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 9478 #define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 9479 #define CAN_F9R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 9480 #define CAN_F9R2_FB11_Msk (0x1U << CAN_F9R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 9481 #define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 9482 #define CAN_F9R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 9483 #define CAN_F9R2_FB12_Msk (0x1U << CAN_F9R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 9484 #define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 9485 #define CAN_F9R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 9486 #define CAN_F9R2_FB13_Msk (0x1U << CAN_F9R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 9487 #define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 9488 #define CAN_F9R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 9489 #define CAN_F9R2_FB14_Msk (0x1U << CAN_F9R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 9490 #define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 9491 #define CAN_F9R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 9492 #define CAN_F9R2_FB15_Msk (0x1U << CAN_F9R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 9493 #define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 9494 #define CAN_F9R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 9495 #define CAN_F9R2_FB16_Msk (0x1U << CAN_F9R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 9496 #define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 9497 #define CAN_F9R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 9498 #define CAN_F9R2_FB17_Msk (0x1U << CAN_F9R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 9499 #define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 9500 #define CAN_F9R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 9501 #define CAN_F9R2_FB18_Msk (0x1U << CAN_F9R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 9502 #define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 9503 #define CAN_F9R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 9504 #define CAN_F9R2_FB19_Msk (0x1U << CAN_F9R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 9505 #define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 9506 #define CAN_F9R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 9507 #define CAN_F9R2_FB20_Msk (0x1U << CAN_F9R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 9508 #define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 9509 #define CAN_F9R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 9510 #define CAN_F9R2_FB21_Msk (0x1U << CAN_F9R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 9511 #define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 9512 #define CAN_F9R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 9513 #define CAN_F9R2_FB22_Msk (0x1U << CAN_F9R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 9514 #define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 9515 #define CAN_F9R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 9516 #define CAN_F9R2_FB23_Msk (0x1U << CAN_F9R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 9517 #define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 9518 #define CAN_F9R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 9519 #define CAN_F9R2_FB24_Msk (0x1U << CAN_F9R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 9520 #define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 9521 #define CAN_F9R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 9522 #define CAN_F9R2_FB25_Msk (0x1U << CAN_F9R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 9523 #define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 9524 #define CAN_F9R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 9525 #define CAN_F9R2_FB26_Msk (0x1U << CAN_F9R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 9526 #define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 9527 #define CAN_F9R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 9528 #define CAN_F9R2_FB27_Msk (0x1U << CAN_F9R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 9529 #define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 9530 #define CAN_F9R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 9531 #define CAN_F9R2_FB28_Msk (0x1U << CAN_F9R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 9532 #define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 9533 #define CAN_F9R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 9534 #define CAN_F9R2_FB29_Msk (0x1U << CAN_F9R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 9535 #define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 9536 #define CAN_F9R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 9537 #define CAN_F9R2_FB30_Msk (0x1U << CAN_F9R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 9538 #define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 9539 #define CAN_F9R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 9540 #define CAN_F9R2_FB31_Msk (0x1U << CAN_F9R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 9541 #define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 9542
bogdanm 0:9b334a45a8ff 9543 /******************* Bit definition for CAN_F10R2 register ******************/
mbed_official 124:6a4a5b7d7324 9544 #define CAN_F10R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 9545 #define CAN_F10R2_FB0_Msk (0x1U << CAN_F10R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 9546 #define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 9547 #define CAN_F10R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 9548 #define CAN_F10R2_FB1_Msk (0x1U << CAN_F10R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 9549 #define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 9550 #define CAN_F10R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 9551 #define CAN_F10R2_FB2_Msk (0x1U << CAN_F10R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 9552 #define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 9553 #define CAN_F10R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 9554 #define CAN_F10R2_FB3_Msk (0x1U << CAN_F10R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 9555 #define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 9556 #define CAN_F10R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 9557 #define CAN_F10R2_FB4_Msk (0x1U << CAN_F10R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 9558 #define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 9559 #define CAN_F10R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 9560 #define CAN_F10R2_FB5_Msk (0x1U << CAN_F10R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 9561 #define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 9562 #define CAN_F10R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 9563 #define CAN_F10R2_FB6_Msk (0x1U << CAN_F10R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 9564 #define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 9565 #define CAN_F10R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 9566 #define CAN_F10R2_FB7_Msk (0x1U << CAN_F10R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 9567 #define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 9568 #define CAN_F10R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 9569 #define CAN_F10R2_FB8_Msk (0x1U << CAN_F10R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 9570 #define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 9571 #define CAN_F10R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 9572 #define CAN_F10R2_FB9_Msk (0x1U << CAN_F10R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 9573 #define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 9574 #define CAN_F10R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 9575 #define CAN_F10R2_FB10_Msk (0x1U << CAN_F10R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 9576 #define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 9577 #define CAN_F10R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 9578 #define CAN_F10R2_FB11_Msk (0x1U << CAN_F10R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 9579 #define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 9580 #define CAN_F10R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 9581 #define CAN_F10R2_FB12_Msk (0x1U << CAN_F10R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 9582 #define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 9583 #define CAN_F10R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 9584 #define CAN_F10R2_FB13_Msk (0x1U << CAN_F10R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 9585 #define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 9586 #define CAN_F10R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 9587 #define CAN_F10R2_FB14_Msk (0x1U << CAN_F10R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 9588 #define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 9589 #define CAN_F10R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 9590 #define CAN_F10R2_FB15_Msk (0x1U << CAN_F10R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 9591 #define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 9592 #define CAN_F10R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 9593 #define CAN_F10R2_FB16_Msk (0x1U << CAN_F10R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 9594 #define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 9595 #define CAN_F10R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 9596 #define CAN_F10R2_FB17_Msk (0x1U << CAN_F10R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 9597 #define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 9598 #define CAN_F10R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 9599 #define CAN_F10R2_FB18_Msk (0x1U << CAN_F10R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 9600 #define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 9601 #define CAN_F10R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 9602 #define CAN_F10R2_FB19_Msk (0x1U << CAN_F10R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 9603 #define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 9604 #define CAN_F10R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 9605 #define CAN_F10R2_FB20_Msk (0x1U << CAN_F10R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 9606 #define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 9607 #define CAN_F10R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 9608 #define CAN_F10R2_FB21_Msk (0x1U << CAN_F10R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 9609 #define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 9610 #define CAN_F10R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 9611 #define CAN_F10R2_FB22_Msk (0x1U << CAN_F10R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 9612 #define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 9613 #define CAN_F10R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 9614 #define CAN_F10R2_FB23_Msk (0x1U << CAN_F10R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 9615 #define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 9616 #define CAN_F10R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 9617 #define CAN_F10R2_FB24_Msk (0x1U << CAN_F10R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 9618 #define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 9619 #define CAN_F10R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 9620 #define CAN_F10R2_FB25_Msk (0x1U << CAN_F10R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 9621 #define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 9622 #define CAN_F10R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 9623 #define CAN_F10R2_FB26_Msk (0x1U << CAN_F10R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 9624 #define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 9625 #define CAN_F10R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 9626 #define CAN_F10R2_FB27_Msk (0x1U << CAN_F10R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 9627 #define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 9628 #define CAN_F10R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 9629 #define CAN_F10R2_FB28_Msk (0x1U << CAN_F10R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 9630 #define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 9631 #define CAN_F10R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 9632 #define CAN_F10R2_FB29_Msk (0x1U << CAN_F10R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 9633 #define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 9634 #define CAN_F10R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 9635 #define CAN_F10R2_FB30_Msk (0x1U << CAN_F10R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 9636 #define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 9637 #define CAN_F10R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 9638 #define CAN_F10R2_FB31_Msk (0x1U << CAN_F10R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 9639 #define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 9640
bogdanm 0:9b334a45a8ff 9641 /******************* Bit definition for CAN_F11R2 register ******************/
mbed_official 124:6a4a5b7d7324 9642 #define CAN_F11R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 9643 #define CAN_F11R2_FB0_Msk (0x1U << CAN_F11R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 9644 #define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 9645 #define CAN_F11R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 9646 #define CAN_F11R2_FB1_Msk (0x1U << CAN_F11R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 9647 #define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 9648 #define CAN_F11R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 9649 #define CAN_F11R2_FB2_Msk (0x1U << CAN_F11R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 9650 #define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 9651 #define CAN_F11R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 9652 #define CAN_F11R2_FB3_Msk (0x1U << CAN_F11R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 9653 #define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 9654 #define CAN_F11R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 9655 #define CAN_F11R2_FB4_Msk (0x1U << CAN_F11R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 9656 #define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 9657 #define CAN_F11R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 9658 #define CAN_F11R2_FB5_Msk (0x1U << CAN_F11R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 9659 #define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 9660 #define CAN_F11R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 9661 #define CAN_F11R2_FB6_Msk (0x1U << CAN_F11R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 9662 #define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 9663 #define CAN_F11R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 9664 #define CAN_F11R2_FB7_Msk (0x1U << CAN_F11R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 9665 #define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 9666 #define CAN_F11R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 9667 #define CAN_F11R2_FB8_Msk (0x1U << CAN_F11R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 9668 #define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 9669 #define CAN_F11R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 9670 #define CAN_F11R2_FB9_Msk (0x1U << CAN_F11R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 9671 #define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 9672 #define CAN_F11R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 9673 #define CAN_F11R2_FB10_Msk (0x1U << CAN_F11R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 9674 #define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 9675 #define CAN_F11R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 9676 #define CAN_F11R2_FB11_Msk (0x1U << CAN_F11R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 9677 #define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 9678 #define CAN_F11R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 9679 #define CAN_F11R2_FB12_Msk (0x1U << CAN_F11R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 9680 #define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 9681 #define CAN_F11R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 9682 #define CAN_F11R2_FB13_Msk (0x1U << CAN_F11R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 9683 #define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 9684 #define CAN_F11R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 9685 #define CAN_F11R2_FB14_Msk (0x1U << CAN_F11R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 9686 #define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 9687 #define CAN_F11R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 9688 #define CAN_F11R2_FB15_Msk (0x1U << CAN_F11R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 9689 #define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 9690 #define CAN_F11R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 9691 #define CAN_F11R2_FB16_Msk (0x1U << CAN_F11R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 9692 #define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 9693 #define CAN_F11R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 9694 #define CAN_F11R2_FB17_Msk (0x1U << CAN_F11R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 9695 #define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 9696 #define CAN_F11R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 9697 #define CAN_F11R2_FB18_Msk (0x1U << CAN_F11R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 9698 #define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 9699 #define CAN_F11R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 9700 #define CAN_F11R2_FB19_Msk (0x1U << CAN_F11R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 9701 #define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 9702 #define CAN_F11R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 9703 #define CAN_F11R2_FB20_Msk (0x1U << CAN_F11R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 9704 #define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 9705 #define CAN_F11R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 9706 #define CAN_F11R2_FB21_Msk (0x1U << CAN_F11R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 9707 #define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 9708 #define CAN_F11R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 9709 #define CAN_F11R2_FB22_Msk (0x1U << CAN_F11R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 9710 #define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 9711 #define CAN_F11R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 9712 #define CAN_F11R2_FB23_Msk (0x1U << CAN_F11R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 9713 #define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 9714 #define CAN_F11R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 9715 #define CAN_F11R2_FB24_Msk (0x1U << CAN_F11R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 9716 #define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 9717 #define CAN_F11R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 9718 #define CAN_F11R2_FB25_Msk (0x1U << CAN_F11R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 9719 #define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 9720 #define CAN_F11R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 9721 #define CAN_F11R2_FB26_Msk (0x1U << CAN_F11R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 9722 #define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 9723 #define CAN_F11R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 9724 #define CAN_F11R2_FB27_Msk (0x1U << CAN_F11R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 9725 #define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 9726 #define CAN_F11R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 9727 #define CAN_F11R2_FB28_Msk (0x1U << CAN_F11R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 9728 #define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 9729 #define CAN_F11R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 9730 #define CAN_F11R2_FB29_Msk (0x1U << CAN_F11R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 9731 #define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 9732 #define CAN_F11R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 9733 #define CAN_F11R2_FB30_Msk (0x1U << CAN_F11R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 9734 #define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 9735 #define CAN_F11R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 9736 #define CAN_F11R2_FB31_Msk (0x1U << CAN_F11R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 9737 #define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 9738
bogdanm 0:9b334a45a8ff 9739 /******************* Bit definition for CAN_F12R2 register ******************/
mbed_official 124:6a4a5b7d7324 9740 #define CAN_F12R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 9741 #define CAN_F12R2_FB0_Msk (0x1U << CAN_F12R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 9742 #define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 9743 #define CAN_F12R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 9744 #define CAN_F12R2_FB1_Msk (0x1U << CAN_F12R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 9745 #define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 9746 #define CAN_F12R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 9747 #define CAN_F12R2_FB2_Msk (0x1U << CAN_F12R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 9748 #define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 9749 #define CAN_F12R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 9750 #define CAN_F12R2_FB3_Msk (0x1U << CAN_F12R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 9751 #define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 9752 #define CAN_F12R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 9753 #define CAN_F12R2_FB4_Msk (0x1U << CAN_F12R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 9754 #define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 9755 #define CAN_F12R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 9756 #define CAN_F12R2_FB5_Msk (0x1U << CAN_F12R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 9757 #define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 9758 #define CAN_F12R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 9759 #define CAN_F12R2_FB6_Msk (0x1U << CAN_F12R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 9760 #define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 9761 #define CAN_F12R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 9762 #define CAN_F12R2_FB7_Msk (0x1U << CAN_F12R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 9763 #define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 9764 #define CAN_F12R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 9765 #define CAN_F12R2_FB8_Msk (0x1U << CAN_F12R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 9766 #define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 9767 #define CAN_F12R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 9768 #define CAN_F12R2_FB9_Msk (0x1U << CAN_F12R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 9769 #define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 9770 #define CAN_F12R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 9771 #define CAN_F12R2_FB10_Msk (0x1U << CAN_F12R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 9772 #define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 9773 #define CAN_F12R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 9774 #define CAN_F12R2_FB11_Msk (0x1U << CAN_F12R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 9775 #define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 9776 #define CAN_F12R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 9777 #define CAN_F12R2_FB12_Msk (0x1U << CAN_F12R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 9778 #define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 9779 #define CAN_F12R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 9780 #define CAN_F12R2_FB13_Msk (0x1U << CAN_F12R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 9781 #define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 9782 #define CAN_F12R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 9783 #define CAN_F12R2_FB14_Msk (0x1U << CAN_F12R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 9784 #define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 9785 #define CAN_F12R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 9786 #define CAN_F12R2_FB15_Msk (0x1U << CAN_F12R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 9787 #define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 9788 #define CAN_F12R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 9789 #define CAN_F12R2_FB16_Msk (0x1U << CAN_F12R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 9790 #define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 9791 #define CAN_F12R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 9792 #define CAN_F12R2_FB17_Msk (0x1U << CAN_F12R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 9793 #define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 9794 #define CAN_F12R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 9795 #define CAN_F12R2_FB18_Msk (0x1U << CAN_F12R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 9796 #define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 9797 #define CAN_F12R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 9798 #define CAN_F12R2_FB19_Msk (0x1U << CAN_F12R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 9799 #define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 9800 #define CAN_F12R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 9801 #define CAN_F12R2_FB20_Msk (0x1U << CAN_F12R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 9802 #define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 9803 #define CAN_F12R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 9804 #define CAN_F12R2_FB21_Msk (0x1U << CAN_F12R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 9805 #define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 9806 #define CAN_F12R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 9807 #define CAN_F12R2_FB22_Msk (0x1U << CAN_F12R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 9808 #define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 9809 #define CAN_F12R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 9810 #define CAN_F12R2_FB23_Msk (0x1U << CAN_F12R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 9811 #define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 9812 #define CAN_F12R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 9813 #define CAN_F12R2_FB24_Msk (0x1U << CAN_F12R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 9814 #define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 9815 #define CAN_F12R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 9816 #define CAN_F12R2_FB25_Msk (0x1U << CAN_F12R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 9817 #define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 9818 #define CAN_F12R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 9819 #define CAN_F12R2_FB26_Msk (0x1U << CAN_F12R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 9820 #define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 9821 #define CAN_F12R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 9822 #define CAN_F12R2_FB27_Msk (0x1U << CAN_F12R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 9823 #define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 9824 #define CAN_F12R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 9825 #define CAN_F12R2_FB28_Msk (0x1U << CAN_F12R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 9826 #define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 9827 #define CAN_F12R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 9828 #define CAN_F12R2_FB29_Msk (0x1U << CAN_F12R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 9829 #define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 9830 #define CAN_F12R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 9831 #define CAN_F12R2_FB30_Msk (0x1U << CAN_F12R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 9832 #define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 9833 #define CAN_F12R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 9834 #define CAN_F12R2_FB31_Msk (0x1U << CAN_F12R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 9835 #define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 9836
bogdanm 0:9b334a45a8ff 9837 /******************* Bit definition for CAN_F13R2 register ******************/
mbed_official 124:6a4a5b7d7324 9838 #define CAN_F13R2_FB0_Pos (0U)
mbed_official 124:6a4a5b7d7324 9839 #define CAN_F13R2_FB0_Msk (0x1U << CAN_F13R2_FB0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 9840 #define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk /*!< Filter bit 0 */
mbed_official 124:6a4a5b7d7324 9841 #define CAN_F13R2_FB1_Pos (1U)
mbed_official 124:6a4a5b7d7324 9842 #define CAN_F13R2_FB1_Msk (0x1U << CAN_F13R2_FB1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 9843 #define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk /*!< Filter bit 1 */
mbed_official 124:6a4a5b7d7324 9844 #define CAN_F13R2_FB2_Pos (2U)
mbed_official 124:6a4a5b7d7324 9845 #define CAN_F13R2_FB2_Msk (0x1U << CAN_F13R2_FB2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 9846 #define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk /*!< Filter bit 2 */
mbed_official 124:6a4a5b7d7324 9847 #define CAN_F13R2_FB3_Pos (3U)
mbed_official 124:6a4a5b7d7324 9848 #define CAN_F13R2_FB3_Msk (0x1U << CAN_F13R2_FB3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 9849 #define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk /*!< Filter bit 3 */
mbed_official 124:6a4a5b7d7324 9850 #define CAN_F13R2_FB4_Pos (4U)
mbed_official 124:6a4a5b7d7324 9851 #define CAN_F13R2_FB4_Msk (0x1U << CAN_F13R2_FB4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 9852 #define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk /*!< Filter bit 4 */
mbed_official 124:6a4a5b7d7324 9853 #define CAN_F13R2_FB5_Pos (5U)
mbed_official 124:6a4a5b7d7324 9854 #define CAN_F13R2_FB5_Msk (0x1U << CAN_F13R2_FB5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 9855 #define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk /*!< Filter bit 5 */
mbed_official 124:6a4a5b7d7324 9856 #define CAN_F13R2_FB6_Pos (6U)
mbed_official 124:6a4a5b7d7324 9857 #define CAN_F13R2_FB6_Msk (0x1U << CAN_F13R2_FB6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 9858 #define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk /*!< Filter bit 6 */
mbed_official 124:6a4a5b7d7324 9859 #define CAN_F13R2_FB7_Pos (7U)
mbed_official 124:6a4a5b7d7324 9860 #define CAN_F13R2_FB7_Msk (0x1U << CAN_F13R2_FB7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 9861 #define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk /*!< Filter bit 7 */
mbed_official 124:6a4a5b7d7324 9862 #define CAN_F13R2_FB8_Pos (8U)
mbed_official 124:6a4a5b7d7324 9863 #define CAN_F13R2_FB8_Msk (0x1U << CAN_F13R2_FB8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 9864 #define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk /*!< Filter bit 8 */
mbed_official 124:6a4a5b7d7324 9865 #define CAN_F13R2_FB9_Pos (9U)
mbed_official 124:6a4a5b7d7324 9866 #define CAN_F13R2_FB9_Msk (0x1U << CAN_F13R2_FB9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 9867 #define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk /*!< Filter bit 9 */
mbed_official 124:6a4a5b7d7324 9868 #define CAN_F13R2_FB10_Pos (10U)
mbed_official 124:6a4a5b7d7324 9869 #define CAN_F13R2_FB10_Msk (0x1U << CAN_F13R2_FB10_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 9870 #define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk /*!< Filter bit 10 */
mbed_official 124:6a4a5b7d7324 9871 #define CAN_F13R2_FB11_Pos (11U)
mbed_official 124:6a4a5b7d7324 9872 #define CAN_F13R2_FB11_Msk (0x1U << CAN_F13R2_FB11_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 9873 #define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk /*!< Filter bit 11 */
mbed_official 124:6a4a5b7d7324 9874 #define CAN_F13R2_FB12_Pos (12U)
mbed_official 124:6a4a5b7d7324 9875 #define CAN_F13R2_FB12_Msk (0x1U << CAN_F13R2_FB12_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 9876 #define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk /*!< Filter bit 12 */
mbed_official 124:6a4a5b7d7324 9877 #define CAN_F13R2_FB13_Pos (13U)
mbed_official 124:6a4a5b7d7324 9878 #define CAN_F13R2_FB13_Msk (0x1U << CAN_F13R2_FB13_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 9879 #define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk /*!< Filter bit 13 */
mbed_official 124:6a4a5b7d7324 9880 #define CAN_F13R2_FB14_Pos (14U)
mbed_official 124:6a4a5b7d7324 9881 #define CAN_F13R2_FB14_Msk (0x1U << CAN_F13R2_FB14_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 9882 #define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk /*!< Filter bit 14 */
mbed_official 124:6a4a5b7d7324 9883 #define CAN_F13R2_FB15_Pos (15U)
mbed_official 124:6a4a5b7d7324 9884 #define CAN_F13R2_FB15_Msk (0x1U << CAN_F13R2_FB15_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 9885 #define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk /*!< Filter bit 15 */
mbed_official 124:6a4a5b7d7324 9886 #define CAN_F13R2_FB16_Pos (16U)
mbed_official 124:6a4a5b7d7324 9887 #define CAN_F13R2_FB16_Msk (0x1U << CAN_F13R2_FB16_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 9888 #define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk /*!< Filter bit 16 */
mbed_official 124:6a4a5b7d7324 9889 #define CAN_F13R2_FB17_Pos (17U)
mbed_official 124:6a4a5b7d7324 9890 #define CAN_F13R2_FB17_Msk (0x1U << CAN_F13R2_FB17_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 9891 #define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk /*!< Filter bit 17 */
mbed_official 124:6a4a5b7d7324 9892 #define CAN_F13R2_FB18_Pos (18U)
mbed_official 124:6a4a5b7d7324 9893 #define CAN_F13R2_FB18_Msk (0x1U << CAN_F13R2_FB18_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 9894 #define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk /*!< Filter bit 18 */
mbed_official 124:6a4a5b7d7324 9895 #define CAN_F13R2_FB19_Pos (19U)
mbed_official 124:6a4a5b7d7324 9896 #define CAN_F13R2_FB19_Msk (0x1U << CAN_F13R2_FB19_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 9897 #define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk /*!< Filter bit 19 */
mbed_official 124:6a4a5b7d7324 9898 #define CAN_F13R2_FB20_Pos (20U)
mbed_official 124:6a4a5b7d7324 9899 #define CAN_F13R2_FB20_Msk (0x1U << CAN_F13R2_FB20_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 9900 #define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk /*!< Filter bit 20 */
mbed_official 124:6a4a5b7d7324 9901 #define CAN_F13R2_FB21_Pos (21U)
mbed_official 124:6a4a5b7d7324 9902 #define CAN_F13R2_FB21_Msk (0x1U << CAN_F13R2_FB21_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 9903 #define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk /*!< Filter bit 21 */
mbed_official 124:6a4a5b7d7324 9904 #define CAN_F13R2_FB22_Pos (22U)
mbed_official 124:6a4a5b7d7324 9905 #define CAN_F13R2_FB22_Msk (0x1U << CAN_F13R2_FB22_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 9906 #define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk /*!< Filter bit 22 */
mbed_official 124:6a4a5b7d7324 9907 #define CAN_F13R2_FB23_Pos (23U)
mbed_official 124:6a4a5b7d7324 9908 #define CAN_F13R2_FB23_Msk (0x1U << CAN_F13R2_FB23_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 9909 #define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk /*!< Filter bit 23 */
mbed_official 124:6a4a5b7d7324 9910 #define CAN_F13R2_FB24_Pos (24U)
mbed_official 124:6a4a5b7d7324 9911 #define CAN_F13R2_FB24_Msk (0x1U << CAN_F13R2_FB24_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 9912 #define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk /*!< Filter bit 24 */
mbed_official 124:6a4a5b7d7324 9913 #define CAN_F13R2_FB25_Pos (25U)
mbed_official 124:6a4a5b7d7324 9914 #define CAN_F13R2_FB25_Msk (0x1U << CAN_F13R2_FB25_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 9915 #define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk /*!< Filter bit 25 */
mbed_official 124:6a4a5b7d7324 9916 #define CAN_F13R2_FB26_Pos (26U)
mbed_official 124:6a4a5b7d7324 9917 #define CAN_F13R2_FB26_Msk (0x1U << CAN_F13R2_FB26_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 9918 #define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk /*!< Filter bit 26 */
mbed_official 124:6a4a5b7d7324 9919 #define CAN_F13R2_FB27_Pos (27U)
mbed_official 124:6a4a5b7d7324 9920 #define CAN_F13R2_FB27_Msk (0x1U << CAN_F13R2_FB27_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 9921 #define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk /*!< Filter bit 27 */
mbed_official 124:6a4a5b7d7324 9922 #define CAN_F13R2_FB28_Pos (28U)
mbed_official 124:6a4a5b7d7324 9923 #define CAN_F13R2_FB28_Msk (0x1U << CAN_F13R2_FB28_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 9924 #define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk /*!< Filter bit 28 */
mbed_official 124:6a4a5b7d7324 9925 #define CAN_F13R2_FB29_Pos (29U)
mbed_official 124:6a4a5b7d7324 9926 #define CAN_F13R2_FB29_Msk (0x1U << CAN_F13R2_FB29_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 9927 #define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk /*!< Filter bit 29 */
mbed_official 124:6a4a5b7d7324 9928 #define CAN_F13R2_FB30_Pos (30U)
mbed_official 124:6a4a5b7d7324 9929 #define CAN_F13R2_FB30_Msk (0x1U << CAN_F13R2_FB30_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 9930 #define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk /*!< Filter bit 30 */
mbed_official 124:6a4a5b7d7324 9931 #define CAN_F13R2_FB31_Pos (31U)
mbed_official 124:6a4a5b7d7324 9932 #define CAN_F13R2_FB31_Msk (0x1U << CAN_F13R2_FB31_Pos) /*!< 0x80000000 */
mbed_official 124:6a4a5b7d7324 9933 #define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk /*!< Filter bit 31 */
bogdanm 0:9b334a45a8ff 9934
bogdanm 0:9b334a45a8ff 9935 /******************************************************************************/
bogdanm 0:9b334a45a8ff 9936 /* */
bogdanm 0:9b334a45a8ff 9937 /* Serial Peripheral Interface */
bogdanm 0:9b334a45a8ff 9938 /* */
bogdanm 0:9b334a45a8ff 9939 /******************************************************************************/
bogdanm 0:9b334a45a8ff 9940
bogdanm 0:9b334a45a8ff 9941 /******************* Bit definition for SPI_CR1 register ********************/
mbed_official 124:6a4a5b7d7324 9942 #define SPI_CR1_CPHA_Pos (0U)
mbed_official 124:6a4a5b7d7324 9943 #define SPI_CR1_CPHA_Msk (0x1U << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 9944 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */
mbed_official 124:6a4a5b7d7324 9945 #define SPI_CR1_CPOL_Pos (1U)
mbed_official 124:6a4a5b7d7324 9946 #define SPI_CR1_CPOL_Msk (0x1U << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 9947 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!< Clock Polarity */
mbed_official 124:6a4a5b7d7324 9948 #define SPI_CR1_MSTR_Pos (2U)
mbed_official 124:6a4a5b7d7324 9949 #define SPI_CR1_MSTR_Msk (0x1U << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 9950 #define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!< Master Selection */
mbed_official 124:6a4a5b7d7324 9951
mbed_official 124:6a4a5b7d7324 9952 #define SPI_CR1_BR_Pos (3U)
mbed_official 124:6a4a5b7d7324 9953 #define SPI_CR1_BR_Msk (0x7U << SPI_CR1_BR_Pos) /*!< 0x00000038 */
mbed_official 124:6a4a5b7d7324 9954 #define SPI_CR1_BR SPI_CR1_BR_Msk /*!< BR[2:0] bits (Baud Rate Control) */
mbed_official 124:6a4a5b7d7324 9955 #define SPI_CR1_BR_0 (0x1U << SPI_CR1_BR_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 9956 #define SPI_CR1_BR_1 (0x2U << SPI_CR1_BR_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 9957 #define SPI_CR1_BR_2 (0x4U << SPI_CR1_BR_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 9958
mbed_official 124:6a4a5b7d7324 9959 #define SPI_CR1_SPE_Pos (6U)
mbed_official 124:6a4a5b7d7324 9960 #define SPI_CR1_SPE_Msk (0x1U << SPI_CR1_SPE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 9961 #define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!< SPI Enable */
mbed_official 124:6a4a5b7d7324 9962 #define SPI_CR1_LSBFIRST_Pos (7U)
mbed_official 124:6a4a5b7d7324 9963 #define SPI_CR1_LSBFIRST_Msk (0x1U << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 9964 #define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!< Frame Format */
mbed_official 124:6a4a5b7d7324 9965 #define SPI_CR1_SSI_Pos (8U)
mbed_official 124:6a4a5b7d7324 9966 #define SPI_CR1_SSI_Msk (0x1U << SPI_CR1_SSI_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 9967 #define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!< Internal slave select */
mbed_official 124:6a4a5b7d7324 9968 #define SPI_CR1_SSM_Pos (9U)
mbed_official 124:6a4a5b7d7324 9969 #define SPI_CR1_SSM_Msk (0x1U << SPI_CR1_SSM_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 9970 #define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!< Software slave management */
mbed_official 124:6a4a5b7d7324 9971 #define SPI_CR1_RXONLY_Pos (10U)
mbed_official 124:6a4a5b7d7324 9972 #define SPI_CR1_RXONLY_Msk (0x1U << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 9973 #define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!< Receive only */
mbed_official 124:6a4a5b7d7324 9974 #define SPI_CR1_DFF_Pos (11U)
mbed_official 124:6a4a5b7d7324 9975 #define SPI_CR1_DFF_Msk (0x1U << SPI_CR1_DFF_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 9976 #define SPI_CR1_DFF SPI_CR1_DFF_Msk /*!< Data Frame Format */
mbed_official 124:6a4a5b7d7324 9977 #define SPI_CR1_CRCNEXT_Pos (12U)
mbed_official 124:6a4a5b7d7324 9978 #define SPI_CR1_CRCNEXT_Msk (0x1U << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 9979 #define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!< Transmit CRC next */
mbed_official 124:6a4a5b7d7324 9980 #define SPI_CR1_CRCEN_Pos (13U)
mbed_official 124:6a4a5b7d7324 9981 #define SPI_CR1_CRCEN_Msk (0x1U << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 9982 #define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!< Hardware CRC calculation enable */
mbed_official 124:6a4a5b7d7324 9983 #define SPI_CR1_BIDIOE_Pos (14U)
mbed_official 124:6a4a5b7d7324 9984 #define SPI_CR1_BIDIOE_Msk (0x1U << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 9985 #define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!< Output enable in bidirectional mode */
mbed_official 124:6a4a5b7d7324 9986 #define SPI_CR1_BIDIMODE_Pos (15U)
mbed_official 124:6a4a5b7d7324 9987 #define SPI_CR1_BIDIMODE_Msk (0x1U << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 9988 #define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!< Bidirectional data mode enable */
bogdanm 0:9b334a45a8ff 9989
bogdanm 0:9b334a45a8ff 9990 /******************* Bit definition for SPI_CR2 register ********************/
mbed_official 124:6a4a5b7d7324 9991 #define SPI_CR2_RXDMAEN_Pos (0U)
mbed_official 124:6a4a5b7d7324 9992 #define SPI_CR2_RXDMAEN_Msk (0x1U << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 9993 #define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!< Rx Buffer DMA Enable */
mbed_official 124:6a4a5b7d7324 9994 #define SPI_CR2_TXDMAEN_Pos (1U)
mbed_official 124:6a4a5b7d7324 9995 #define SPI_CR2_TXDMAEN_Msk (0x1U << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 9996 #define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!< Tx Buffer DMA Enable */
mbed_official 124:6a4a5b7d7324 9997 #define SPI_CR2_SSOE_Pos (2U)
mbed_official 124:6a4a5b7d7324 9998 #define SPI_CR2_SSOE_Msk (0x1U << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 9999 #define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!< SS Output Enable */
mbed_official 124:6a4a5b7d7324 10000 #define SPI_CR2_ERRIE_Pos (5U)
mbed_official 124:6a4a5b7d7324 10001 #define SPI_CR2_ERRIE_Msk (0x1U << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10002 #define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!< Error Interrupt Enable */
mbed_official 124:6a4a5b7d7324 10003 #define SPI_CR2_RXNEIE_Pos (6U)
mbed_official 124:6a4a5b7d7324 10004 #define SPI_CR2_RXNEIE_Msk (0x1U << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 10005 #define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!< RX buffer Not Empty Interrupt Enable */
mbed_official 124:6a4a5b7d7324 10006 #define SPI_CR2_TXEIE_Pos (7U)
mbed_official 124:6a4a5b7d7324 10007 #define SPI_CR2_TXEIE_Msk (0x1U << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 10008 #define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!< Tx buffer Empty Interrupt Enable */
bogdanm 0:9b334a45a8ff 10009
bogdanm 0:9b334a45a8ff 10010 /******************** Bit definition for SPI_SR register ********************/
mbed_official 124:6a4a5b7d7324 10011 #define SPI_SR_RXNE_Pos (0U)
mbed_official 124:6a4a5b7d7324 10012 #define SPI_SR_RXNE_Msk (0x1U << SPI_SR_RXNE_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10013 #define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!< Receive buffer Not Empty */
mbed_official 124:6a4a5b7d7324 10014 #define SPI_SR_TXE_Pos (1U)
mbed_official 124:6a4a5b7d7324 10015 #define SPI_SR_TXE_Msk (0x1U << SPI_SR_TXE_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10016 #define SPI_SR_TXE SPI_SR_TXE_Msk /*!< Transmit buffer Empty */
mbed_official 124:6a4a5b7d7324 10017 #define SPI_SR_CHSIDE_Pos (2U)
mbed_official 124:6a4a5b7d7324 10018 #define SPI_SR_CHSIDE_Msk (0x1U << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10019 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */
mbed_official 124:6a4a5b7d7324 10020 #define SPI_SR_UDR_Pos (3U)
mbed_official 124:6a4a5b7d7324 10021 #define SPI_SR_UDR_Msk (0x1U << SPI_SR_UDR_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 10022 #define SPI_SR_UDR SPI_SR_UDR_Msk /*!< Underrun flag */
mbed_official 124:6a4a5b7d7324 10023 #define SPI_SR_CRCERR_Pos (4U)
mbed_official 124:6a4a5b7d7324 10024 #define SPI_SR_CRCERR_Msk (0x1U << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10025 #define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!< CRC Error flag */
mbed_official 124:6a4a5b7d7324 10026 #define SPI_SR_MODF_Pos (5U)
mbed_official 124:6a4a5b7d7324 10027 #define SPI_SR_MODF_Msk (0x1U << SPI_SR_MODF_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10028 #define SPI_SR_MODF SPI_SR_MODF_Msk /*!< Mode fault */
mbed_official 124:6a4a5b7d7324 10029 #define SPI_SR_OVR_Pos (6U)
mbed_official 124:6a4a5b7d7324 10030 #define SPI_SR_OVR_Msk (0x1U << SPI_SR_OVR_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 10031 #define SPI_SR_OVR SPI_SR_OVR_Msk /*!< Overrun flag */
mbed_official 124:6a4a5b7d7324 10032 #define SPI_SR_BSY_Pos (7U)
mbed_official 124:6a4a5b7d7324 10033 #define SPI_SR_BSY_Msk (0x1U << SPI_SR_BSY_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 10034 #define SPI_SR_BSY SPI_SR_BSY_Msk /*!< Busy flag */
bogdanm 0:9b334a45a8ff 10035
bogdanm 0:9b334a45a8ff 10036 /******************** Bit definition for SPI_DR register ********************/
mbed_official 124:6a4a5b7d7324 10037 #define SPI_DR_DR_Pos (0U)
mbed_official 124:6a4a5b7d7324 10038 #define SPI_DR_DR_Msk (0xFFFFU << SPI_DR_DR_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 10039 #define SPI_DR_DR SPI_DR_DR_Msk /*!< Data Register */
bogdanm 0:9b334a45a8ff 10040
bogdanm 0:9b334a45a8ff 10041 /******************* Bit definition for SPI_CRCPR register ******************/
mbed_official 124:6a4a5b7d7324 10042 #define SPI_CRCPR_CRCPOLY_Pos (0U)
mbed_official 124:6a4a5b7d7324 10043 #define SPI_CRCPR_CRCPOLY_Msk (0xFFFFU << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 10044 #define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!< CRC polynomial register */
bogdanm 0:9b334a45a8ff 10045
bogdanm 0:9b334a45a8ff 10046 /****************** Bit definition for SPI_RXCRCR register ******************/
mbed_official 124:6a4a5b7d7324 10047 #define SPI_RXCRCR_RXCRC_Pos (0U)
mbed_official 124:6a4a5b7d7324 10048 #define SPI_RXCRCR_RXCRC_Msk (0xFFFFU << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 10049 #define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!< Rx CRC Register */
bogdanm 0:9b334a45a8ff 10050
bogdanm 0:9b334a45a8ff 10051 /****************** Bit definition for SPI_TXCRCR register ******************/
mbed_official 124:6a4a5b7d7324 10052 #define SPI_TXCRCR_TXCRC_Pos (0U)
mbed_official 124:6a4a5b7d7324 10053 #define SPI_TXCRCR_TXCRC_Msk (0xFFFFU << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */
mbed_official 124:6a4a5b7d7324 10054 #define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!< Tx CRC Register */
bogdanm 0:9b334a45a8ff 10055
bogdanm 0:9b334a45a8ff 10056 /****************** Bit definition for SPI_I2SCFGR register *****************/
mbed_official 124:6a4a5b7d7324 10057 #define SPI_I2SCFGR_I2SMOD_Pos (11U)
mbed_official 124:6a4a5b7d7324 10058 #define SPI_I2SCFGR_I2SMOD_Msk (0x1U << SPI_I2SCFGR_I2SMOD_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 10059 #define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk /*!< I2S mode selection */
bogdanm 0:9b334a45a8ff 10060
bogdanm 0:9b334a45a8ff 10061
bogdanm 0:9b334a45a8ff 10062 /******************************************************************************/
bogdanm 0:9b334a45a8ff 10063 /* */
bogdanm 0:9b334a45a8ff 10064 /* Inter-integrated Circuit Interface */
bogdanm 0:9b334a45a8ff 10065 /* */
bogdanm 0:9b334a45a8ff 10066 /******************************************************************************/
bogdanm 0:9b334a45a8ff 10067
bogdanm 0:9b334a45a8ff 10068 /******************* Bit definition for I2C_CR1 register ********************/
mbed_official 124:6a4a5b7d7324 10069 #define I2C_CR1_PE_Pos (0U)
mbed_official 124:6a4a5b7d7324 10070 #define I2C_CR1_PE_Msk (0x1U << I2C_CR1_PE_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10071 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral Enable */
mbed_official 124:6a4a5b7d7324 10072 #define I2C_CR1_SMBUS_Pos (1U)
mbed_official 124:6a4a5b7d7324 10073 #define I2C_CR1_SMBUS_Msk (0x1U << I2C_CR1_SMBUS_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10074 #define I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk /*!< SMBus Mode */
mbed_official 124:6a4a5b7d7324 10075 #define I2C_CR1_SMBTYPE_Pos (3U)
mbed_official 124:6a4a5b7d7324 10076 #define I2C_CR1_SMBTYPE_Msk (0x1U << I2C_CR1_SMBTYPE_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 10077 #define I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk /*!< SMBus Type */
mbed_official 124:6a4a5b7d7324 10078 #define I2C_CR1_ENARP_Pos (4U)
mbed_official 124:6a4a5b7d7324 10079 #define I2C_CR1_ENARP_Msk (0x1U << I2C_CR1_ENARP_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10080 #define I2C_CR1_ENARP I2C_CR1_ENARP_Msk /*!< ARP Enable */
mbed_official 124:6a4a5b7d7324 10081 #define I2C_CR1_ENPEC_Pos (5U)
mbed_official 124:6a4a5b7d7324 10082 #define I2C_CR1_ENPEC_Msk (0x1U << I2C_CR1_ENPEC_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10083 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */
mbed_official 124:6a4a5b7d7324 10084 #define I2C_CR1_ENGC_Pos (6U)
mbed_official 124:6a4a5b7d7324 10085 #define I2C_CR1_ENGC_Msk (0x1U << I2C_CR1_ENGC_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 10086 #define I2C_CR1_ENGC I2C_CR1_ENGC_Msk /*!< General Call Enable */
mbed_official 124:6a4a5b7d7324 10087 #define I2C_CR1_NOSTRETCH_Pos (7U)
mbed_official 124:6a4a5b7d7324 10088 #define I2C_CR1_NOSTRETCH_Msk (0x1U << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 10089 #define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!< Clock Stretching Disable (Slave mode) */
mbed_official 124:6a4a5b7d7324 10090 #define I2C_CR1_START_Pos (8U)
mbed_official 124:6a4a5b7d7324 10091 #define I2C_CR1_START_Msk (0x1U << I2C_CR1_START_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 10092 #define I2C_CR1_START I2C_CR1_START_Msk /*!< Start Generation */
mbed_official 124:6a4a5b7d7324 10093 #define I2C_CR1_STOP_Pos (9U)
mbed_official 124:6a4a5b7d7324 10094 #define I2C_CR1_STOP_Msk (0x1U << I2C_CR1_STOP_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 10095 #define I2C_CR1_STOP I2C_CR1_STOP_Msk /*!< Stop Generation */
mbed_official 124:6a4a5b7d7324 10096 #define I2C_CR1_ACK_Pos (10U)
mbed_official 124:6a4a5b7d7324 10097 #define I2C_CR1_ACK_Msk (0x1U << I2C_CR1_ACK_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 10098 #define I2C_CR1_ACK I2C_CR1_ACK_Msk /*!< Acknowledge Enable */
mbed_official 124:6a4a5b7d7324 10099 #define I2C_CR1_POS_Pos (11U)
mbed_official 124:6a4a5b7d7324 10100 #define I2C_CR1_POS_Msk (0x1U << I2C_CR1_POS_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 10101 #define I2C_CR1_POS I2C_CR1_POS_Msk /*!< Acknowledge/PEC Position (for data reception) */
mbed_official 124:6a4a5b7d7324 10102 #define I2C_CR1_PEC_Pos (12U)
mbed_official 124:6a4a5b7d7324 10103 #define I2C_CR1_PEC_Msk (0x1U << I2C_CR1_PEC_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 10104 #define I2C_CR1_PEC I2C_CR1_PEC_Msk /*!< Packet Error Checking */
mbed_official 124:6a4a5b7d7324 10105 #define I2C_CR1_ALERT_Pos (13U)
mbed_official 124:6a4a5b7d7324 10106 #define I2C_CR1_ALERT_Msk (0x1U << I2C_CR1_ALERT_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 10107 #define I2C_CR1_ALERT I2C_CR1_ALERT_Msk /*!< SMBus Alert */
mbed_official 124:6a4a5b7d7324 10108 #define I2C_CR1_SWRST_Pos (15U)
mbed_official 124:6a4a5b7d7324 10109 #define I2C_CR1_SWRST_Msk (0x1U << I2C_CR1_SWRST_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 10110 #define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!< Software Reset */
bogdanm 0:9b334a45a8ff 10111
bogdanm 0:9b334a45a8ff 10112 /******************* Bit definition for I2C_CR2 register ********************/
mbed_official 124:6a4a5b7d7324 10113 #define I2C_CR2_FREQ_Pos (0U)
mbed_official 124:6a4a5b7d7324 10114 #define I2C_CR2_FREQ_Msk (0x3FU << I2C_CR2_FREQ_Pos) /*!< 0x0000003F */
mbed_official 124:6a4a5b7d7324 10115 #define I2C_CR2_FREQ I2C_CR2_FREQ_Msk /*!< FREQ[5:0] bits (Peripheral Clock Frequency) */
mbed_official 124:6a4a5b7d7324 10116 #define I2C_CR2_FREQ_0 (0x01U << I2C_CR2_FREQ_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10117 #define I2C_CR2_FREQ_1 (0x02U << I2C_CR2_FREQ_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10118 #define I2C_CR2_FREQ_2 (0x04U << I2C_CR2_FREQ_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10119 #define I2C_CR2_FREQ_3 (0x08U << I2C_CR2_FREQ_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 10120 #define I2C_CR2_FREQ_4 (0x10U << I2C_CR2_FREQ_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10121 #define I2C_CR2_FREQ_5 (0x20U << I2C_CR2_FREQ_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10122
mbed_official 124:6a4a5b7d7324 10123 #define I2C_CR2_ITERREN_Pos (8U)
mbed_official 124:6a4a5b7d7324 10124 #define I2C_CR2_ITERREN_Msk (0x1U << I2C_CR2_ITERREN_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 10125 #define I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk /*!< Error Interrupt Enable */
mbed_official 124:6a4a5b7d7324 10126 #define I2C_CR2_ITEVTEN_Pos (9U)
mbed_official 124:6a4a5b7d7324 10127 #define I2C_CR2_ITEVTEN_Msk (0x1U << I2C_CR2_ITEVTEN_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 10128 #define I2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk /*!< Event Interrupt Enable */
mbed_official 124:6a4a5b7d7324 10129 #define I2C_CR2_ITBUFEN_Pos (10U)
mbed_official 124:6a4a5b7d7324 10130 #define I2C_CR2_ITBUFEN_Msk (0x1U << I2C_CR2_ITBUFEN_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 10131 #define I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk /*!< Buffer Interrupt Enable */
mbed_official 124:6a4a5b7d7324 10132 #define I2C_CR2_DMAEN_Pos (11U)
mbed_official 124:6a4a5b7d7324 10133 #define I2C_CR2_DMAEN_Msk (0x1U << I2C_CR2_DMAEN_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 10134 #define I2C_CR2_DMAEN I2C_CR2_DMAEN_Msk /*!< DMA Requests Enable */
mbed_official 124:6a4a5b7d7324 10135 #define I2C_CR2_LAST_Pos (12U)
mbed_official 124:6a4a5b7d7324 10136 #define I2C_CR2_LAST_Msk (0x1U << I2C_CR2_LAST_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 10137 #define I2C_CR2_LAST I2C_CR2_LAST_Msk /*!< DMA Last Transfer */
bogdanm 0:9b334a45a8ff 10138
bogdanm 0:9b334a45a8ff 10139 /******************* Bit definition for I2C_OAR1 register *******************/
mbed_official 124:6a4a5b7d7324 10140 #define I2C_OAR1_ADD1_7 ((uint32_t)0x000000FE) /*!< Interface Address */
mbed_official 124:6a4a5b7d7324 10141 #define I2C_OAR1_ADD8_9 ((uint32_t)0x00000300) /*!< Interface Address */
mbed_official 124:6a4a5b7d7324 10142
mbed_official 124:6a4a5b7d7324 10143 #define I2C_OAR1_ADD0_Pos (0U)
mbed_official 124:6a4a5b7d7324 10144 #define I2C_OAR1_ADD0_Msk (0x1U << I2C_OAR1_ADD0_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10145 #define I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk /*!< Bit 0 */
mbed_official 124:6a4a5b7d7324 10146 #define I2C_OAR1_ADD1_Pos (1U)
mbed_official 124:6a4a5b7d7324 10147 #define I2C_OAR1_ADD1_Msk (0x1U << I2C_OAR1_ADD1_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10148 #define I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk /*!< Bit 1 */
mbed_official 124:6a4a5b7d7324 10149 #define I2C_OAR1_ADD2_Pos (2U)
mbed_official 124:6a4a5b7d7324 10150 #define I2C_OAR1_ADD2_Msk (0x1U << I2C_OAR1_ADD2_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10151 #define I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk /*!< Bit 2 */
mbed_official 124:6a4a5b7d7324 10152 #define I2C_OAR1_ADD3_Pos (3U)
mbed_official 124:6a4a5b7d7324 10153 #define I2C_OAR1_ADD3_Msk (0x1U << I2C_OAR1_ADD3_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 10154 #define I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk /*!< Bit 3 */
mbed_official 124:6a4a5b7d7324 10155 #define I2C_OAR1_ADD4_Pos (4U)
mbed_official 124:6a4a5b7d7324 10156 #define I2C_OAR1_ADD4_Msk (0x1U << I2C_OAR1_ADD4_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10157 #define I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk /*!< Bit 4 */
mbed_official 124:6a4a5b7d7324 10158 #define I2C_OAR1_ADD5_Pos (5U)
mbed_official 124:6a4a5b7d7324 10159 #define I2C_OAR1_ADD5_Msk (0x1U << I2C_OAR1_ADD5_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10160 #define I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk /*!< Bit 5 */
mbed_official 124:6a4a5b7d7324 10161 #define I2C_OAR1_ADD6_Pos (6U)
mbed_official 124:6a4a5b7d7324 10162 #define I2C_OAR1_ADD6_Msk (0x1U << I2C_OAR1_ADD6_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 10163 #define I2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk /*!< Bit 6 */
mbed_official 124:6a4a5b7d7324 10164 #define I2C_OAR1_ADD7_Pos (7U)
mbed_official 124:6a4a5b7d7324 10165 #define I2C_OAR1_ADD7_Msk (0x1U << I2C_OAR1_ADD7_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 10166 #define I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk /*!< Bit 7 */
mbed_official 124:6a4a5b7d7324 10167 #define I2C_OAR1_ADD8_Pos (8U)
mbed_official 124:6a4a5b7d7324 10168 #define I2C_OAR1_ADD8_Msk (0x1U << I2C_OAR1_ADD8_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 10169 #define I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk /*!< Bit 8 */
mbed_official 124:6a4a5b7d7324 10170 #define I2C_OAR1_ADD9_Pos (9U)
mbed_official 124:6a4a5b7d7324 10171 #define I2C_OAR1_ADD9_Msk (0x1U << I2C_OAR1_ADD9_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 10172 #define I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk /*!< Bit 9 */
mbed_official 124:6a4a5b7d7324 10173
mbed_official 124:6a4a5b7d7324 10174 #define I2C_OAR1_ADDMODE_Pos (15U)
mbed_official 124:6a4a5b7d7324 10175 #define I2C_OAR1_ADDMODE_Msk (0x1U << I2C_OAR1_ADDMODE_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 10176 #define I2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk /*!< Addressing Mode (Slave mode) */
bogdanm 0:9b334a45a8ff 10177
bogdanm 0:9b334a45a8ff 10178 /******************* Bit definition for I2C_OAR2 register *******************/
mbed_official 124:6a4a5b7d7324 10179 #define I2C_OAR2_ENDUAL_Pos (0U)
mbed_official 124:6a4a5b7d7324 10180 #define I2C_OAR2_ENDUAL_Msk (0x1U << I2C_OAR2_ENDUAL_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10181 #define I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk /*!< Dual addressing mode enable */
mbed_official 124:6a4a5b7d7324 10182 #define I2C_OAR2_ADD2_Pos (1U)
mbed_official 124:6a4a5b7d7324 10183 #define I2C_OAR2_ADD2_Msk (0x7FU << I2C_OAR2_ADD2_Pos) /*!< 0x000000FE */
mbed_official 124:6a4a5b7d7324 10184 #define I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk /*!< Interface address */
bogdanm 0:9b334a45a8ff 10185
bogdanm 0:9b334a45a8ff 10186 /******************* Bit definition for I2C_SR1 register ********************/
mbed_official 124:6a4a5b7d7324 10187 #define I2C_SR1_SB_Pos (0U)
mbed_official 124:6a4a5b7d7324 10188 #define I2C_SR1_SB_Msk (0x1U << I2C_SR1_SB_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10189 #define I2C_SR1_SB I2C_SR1_SB_Msk /*!< Start Bit (Master mode) */
mbed_official 124:6a4a5b7d7324 10190 #define I2C_SR1_ADDR_Pos (1U)
mbed_official 124:6a4a5b7d7324 10191 #define I2C_SR1_ADDR_Msk (0x1U << I2C_SR1_ADDR_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10192 #define I2C_SR1_ADDR I2C_SR1_ADDR_Msk /*!< Address sent (master mode)/matched (slave mode) */
mbed_official 124:6a4a5b7d7324 10193 #define I2C_SR1_BTF_Pos (2U)
mbed_official 124:6a4a5b7d7324 10194 #define I2C_SR1_BTF_Msk (0x1U << I2C_SR1_BTF_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10195 #define I2C_SR1_BTF I2C_SR1_BTF_Msk /*!< Byte Transfer Finished */
mbed_official 124:6a4a5b7d7324 10196 #define I2C_SR1_ADD10_Pos (3U)
mbed_official 124:6a4a5b7d7324 10197 #define I2C_SR1_ADD10_Msk (0x1U << I2C_SR1_ADD10_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 10198 #define I2C_SR1_ADD10 I2C_SR1_ADD10_Msk /*!< 10-bit header sent (Master mode) */
mbed_official 124:6a4a5b7d7324 10199 #define I2C_SR1_STOPF_Pos (4U)
mbed_official 124:6a4a5b7d7324 10200 #define I2C_SR1_STOPF_Msk (0x1U << I2C_SR1_STOPF_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10201 #define I2C_SR1_STOPF I2C_SR1_STOPF_Msk /*!< Stop detection (Slave mode) */
mbed_official 124:6a4a5b7d7324 10202 #define I2C_SR1_RXNE_Pos (6U)
mbed_official 124:6a4a5b7d7324 10203 #define I2C_SR1_RXNE_Msk (0x1U << I2C_SR1_RXNE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 10204 #define I2C_SR1_RXNE I2C_SR1_RXNE_Msk /*!< Data Register not Empty (receivers) */
mbed_official 124:6a4a5b7d7324 10205 #define I2C_SR1_TXE_Pos (7U)
mbed_official 124:6a4a5b7d7324 10206 #define I2C_SR1_TXE_Msk (0x1U << I2C_SR1_TXE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 10207 #define I2C_SR1_TXE I2C_SR1_TXE_Msk /*!< Data Register Empty (transmitters) */
mbed_official 124:6a4a5b7d7324 10208 #define I2C_SR1_BERR_Pos (8U)
mbed_official 124:6a4a5b7d7324 10209 #define I2C_SR1_BERR_Msk (0x1U << I2C_SR1_BERR_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 10210 #define I2C_SR1_BERR I2C_SR1_BERR_Msk /*!< Bus Error */
mbed_official 124:6a4a5b7d7324 10211 #define I2C_SR1_ARLO_Pos (9U)
mbed_official 124:6a4a5b7d7324 10212 #define I2C_SR1_ARLO_Msk (0x1U << I2C_SR1_ARLO_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 10213 #define I2C_SR1_ARLO I2C_SR1_ARLO_Msk /*!< Arbitration Lost (master mode) */
mbed_official 124:6a4a5b7d7324 10214 #define I2C_SR1_AF_Pos (10U)
mbed_official 124:6a4a5b7d7324 10215 #define I2C_SR1_AF_Msk (0x1U << I2C_SR1_AF_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 10216 #define I2C_SR1_AF I2C_SR1_AF_Msk /*!< Acknowledge Failure */
mbed_official 124:6a4a5b7d7324 10217 #define I2C_SR1_OVR_Pos (11U)
mbed_official 124:6a4a5b7d7324 10218 #define I2C_SR1_OVR_Msk (0x1U << I2C_SR1_OVR_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 10219 #define I2C_SR1_OVR I2C_SR1_OVR_Msk /*!< Overrun/Underrun */
mbed_official 124:6a4a5b7d7324 10220 #define I2C_SR1_PECERR_Pos (12U)
mbed_official 124:6a4a5b7d7324 10221 #define I2C_SR1_PECERR_Msk (0x1U << I2C_SR1_PECERR_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 10222 #define I2C_SR1_PECERR I2C_SR1_PECERR_Msk /*!< PEC Error in reception */
mbed_official 124:6a4a5b7d7324 10223 #define I2C_SR1_TIMEOUT_Pos (14U)
mbed_official 124:6a4a5b7d7324 10224 #define I2C_SR1_TIMEOUT_Msk (0x1U << I2C_SR1_TIMEOUT_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 10225 #define I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk /*!< Timeout or Tlow Error */
mbed_official 124:6a4a5b7d7324 10226 #define I2C_SR1_SMBALERT_Pos (15U)
mbed_official 124:6a4a5b7d7324 10227 #define I2C_SR1_SMBALERT_Msk (0x1U << I2C_SR1_SMBALERT_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 10228 #define I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk /*!< SMBus Alert */
bogdanm 0:9b334a45a8ff 10229
bogdanm 0:9b334a45a8ff 10230 /******************* Bit definition for I2C_SR2 register ********************/
mbed_official 124:6a4a5b7d7324 10231 #define I2C_SR2_MSL_Pos (0U)
mbed_official 124:6a4a5b7d7324 10232 #define I2C_SR2_MSL_Msk (0x1U << I2C_SR2_MSL_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10233 #define I2C_SR2_MSL I2C_SR2_MSL_Msk /*!< Master/Slave */
mbed_official 124:6a4a5b7d7324 10234 #define I2C_SR2_BUSY_Pos (1U)
mbed_official 124:6a4a5b7d7324 10235 #define I2C_SR2_BUSY_Msk (0x1U << I2C_SR2_BUSY_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10236 #define I2C_SR2_BUSY I2C_SR2_BUSY_Msk /*!< Bus Busy */
mbed_official 124:6a4a5b7d7324 10237 #define I2C_SR2_TRA_Pos (2U)
mbed_official 124:6a4a5b7d7324 10238 #define I2C_SR2_TRA_Msk (0x1U << I2C_SR2_TRA_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10239 #define I2C_SR2_TRA I2C_SR2_TRA_Msk /*!< Transmitter/Receiver */
mbed_official 124:6a4a5b7d7324 10240 #define I2C_SR2_GENCALL_Pos (4U)
mbed_official 124:6a4a5b7d7324 10241 #define I2C_SR2_GENCALL_Msk (0x1U << I2C_SR2_GENCALL_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10242 #define I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk /*!< General Call Address (Slave mode) */
mbed_official 124:6a4a5b7d7324 10243 #define I2C_SR2_SMBDEFAULT_Pos (5U)
mbed_official 124:6a4a5b7d7324 10244 #define I2C_SR2_SMBDEFAULT_Msk (0x1U << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10245 #define I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk /*!< SMBus Device Default Address (Slave mode) */
mbed_official 124:6a4a5b7d7324 10246 #define I2C_SR2_SMBHOST_Pos (6U)
mbed_official 124:6a4a5b7d7324 10247 #define I2C_SR2_SMBHOST_Msk (0x1U << I2C_SR2_SMBHOST_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 10248 #define I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk /*!< SMBus Host Header (Slave mode) */
mbed_official 124:6a4a5b7d7324 10249 #define I2C_SR2_DUALF_Pos (7U)
mbed_official 124:6a4a5b7d7324 10250 #define I2C_SR2_DUALF_Msk (0x1U << I2C_SR2_DUALF_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 10251 #define I2C_SR2_DUALF I2C_SR2_DUALF_Msk /*!< Dual Flag (Slave mode) */
mbed_official 124:6a4a5b7d7324 10252 #define I2C_SR2_PEC_Pos (8U)
mbed_official 124:6a4a5b7d7324 10253 #define I2C_SR2_PEC_Msk (0xFFU << I2C_SR2_PEC_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 10254 #define I2C_SR2_PEC I2C_SR2_PEC_Msk /*!< Packet Error Checking Register */
bogdanm 0:9b334a45a8ff 10255
bogdanm 0:9b334a45a8ff 10256 /******************* Bit definition for I2C_CCR register ********************/
mbed_official 124:6a4a5b7d7324 10257 #define I2C_CCR_CCR_Pos (0U)
mbed_official 124:6a4a5b7d7324 10258 #define I2C_CCR_CCR_Msk (0xFFFU << I2C_CCR_CCR_Pos) /*!< 0x00000FFF */
mbed_official 124:6a4a5b7d7324 10259 #define I2C_CCR_CCR I2C_CCR_CCR_Msk /*!< Clock Control Register in Fast/Standard mode (Master mode) */
mbed_official 124:6a4a5b7d7324 10260 #define I2C_CCR_DUTY_Pos (14U)
mbed_official 124:6a4a5b7d7324 10261 #define I2C_CCR_DUTY_Msk (0x1U << I2C_CCR_DUTY_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 10262 #define I2C_CCR_DUTY I2C_CCR_DUTY_Msk /*!< Fast Mode Duty Cycle */
mbed_official 124:6a4a5b7d7324 10263 #define I2C_CCR_FS_Pos (15U)
mbed_official 124:6a4a5b7d7324 10264 #define I2C_CCR_FS_Msk (0x1U << I2C_CCR_FS_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 10265 #define I2C_CCR_FS I2C_CCR_FS_Msk /*!< I2C Master Mode Selection */
bogdanm 0:9b334a45a8ff 10266
bogdanm 0:9b334a45a8ff 10267 /****************** Bit definition for I2C_TRISE register *******************/
mbed_official 124:6a4a5b7d7324 10268 #define I2C_TRISE_TRISE_Pos (0U)
mbed_official 124:6a4a5b7d7324 10269 #define I2C_TRISE_TRISE_Msk (0x3FU << I2C_TRISE_TRISE_Pos) /*!< 0x0000003F */
mbed_official 124:6a4a5b7d7324 10270 #define I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk /*!< Maximum Rise Time in Fast/Standard mode (Master mode) */
bogdanm 0:9b334a45a8ff 10271
bogdanm 0:9b334a45a8ff 10272 /******************************************************************************/
bogdanm 0:9b334a45a8ff 10273 /* */
bogdanm 0:9b334a45a8ff 10274 /* Universal Synchronous Asynchronous Receiver Transmitter */
bogdanm 0:9b334a45a8ff 10275 /* */
bogdanm 0:9b334a45a8ff 10276 /******************************************************************************/
bogdanm 0:9b334a45a8ff 10277
bogdanm 0:9b334a45a8ff 10278 /******************* Bit definition for USART_SR register *******************/
mbed_official 124:6a4a5b7d7324 10279 #define USART_SR_PE_Pos (0U)
mbed_official 124:6a4a5b7d7324 10280 #define USART_SR_PE_Msk (0x1U << USART_SR_PE_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10281 #define USART_SR_PE USART_SR_PE_Msk /*!< Parity Error */
mbed_official 124:6a4a5b7d7324 10282 #define USART_SR_FE_Pos (1U)
mbed_official 124:6a4a5b7d7324 10283 #define USART_SR_FE_Msk (0x1U << USART_SR_FE_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10284 #define USART_SR_FE USART_SR_FE_Msk /*!< Framing Error */
mbed_official 124:6a4a5b7d7324 10285 #define USART_SR_NE_Pos (2U)
mbed_official 124:6a4a5b7d7324 10286 #define USART_SR_NE_Msk (0x1U << USART_SR_NE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10287 #define USART_SR_NE USART_SR_NE_Msk /*!< Noise Error Flag */
mbed_official 124:6a4a5b7d7324 10288 #define USART_SR_ORE_Pos (3U)
mbed_official 124:6a4a5b7d7324 10289 #define USART_SR_ORE_Msk (0x1U << USART_SR_ORE_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 10290 #define USART_SR_ORE USART_SR_ORE_Msk /*!< OverRun Error */
mbed_official 124:6a4a5b7d7324 10291 #define USART_SR_IDLE_Pos (4U)
mbed_official 124:6a4a5b7d7324 10292 #define USART_SR_IDLE_Msk (0x1U << USART_SR_IDLE_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10293 #define USART_SR_IDLE USART_SR_IDLE_Msk /*!< IDLE line detected */
mbed_official 124:6a4a5b7d7324 10294 #define USART_SR_RXNE_Pos (5U)
mbed_official 124:6a4a5b7d7324 10295 #define USART_SR_RXNE_Msk (0x1U << USART_SR_RXNE_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10296 #define USART_SR_RXNE USART_SR_RXNE_Msk /*!< Read Data Register Not Empty */
mbed_official 124:6a4a5b7d7324 10297 #define USART_SR_TC_Pos (6U)
mbed_official 124:6a4a5b7d7324 10298 #define USART_SR_TC_Msk (0x1U << USART_SR_TC_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 10299 #define USART_SR_TC USART_SR_TC_Msk /*!< Transmission Complete */
mbed_official 124:6a4a5b7d7324 10300 #define USART_SR_TXE_Pos (7U)
mbed_official 124:6a4a5b7d7324 10301 #define USART_SR_TXE_Msk (0x1U << USART_SR_TXE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 10302 #define USART_SR_TXE USART_SR_TXE_Msk /*!< Transmit Data Register Empty */
mbed_official 124:6a4a5b7d7324 10303 #define USART_SR_LBD_Pos (8U)
mbed_official 124:6a4a5b7d7324 10304 #define USART_SR_LBD_Msk (0x1U << USART_SR_LBD_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 10305 #define USART_SR_LBD USART_SR_LBD_Msk /*!< LIN Break Detection Flag */
mbed_official 124:6a4a5b7d7324 10306 #define USART_SR_CTS_Pos (9U)
mbed_official 124:6a4a5b7d7324 10307 #define USART_SR_CTS_Msk (0x1U << USART_SR_CTS_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 10308 #define USART_SR_CTS USART_SR_CTS_Msk /*!< CTS Flag */
bogdanm 0:9b334a45a8ff 10309
bogdanm 0:9b334a45a8ff 10310 /******************* Bit definition for USART_DR register *******************/
mbed_official 124:6a4a5b7d7324 10311 #define USART_DR_DR_Pos (0U)
mbed_official 124:6a4a5b7d7324 10312 #define USART_DR_DR_Msk (0x1FFU << USART_DR_DR_Pos) /*!< 0x000001FF */
mbed_official 124:6a4a5b7d7324 10313 #define USART_DR_DR USART_DR_DR_Msk /*!< Data value */
bogdanm 0:9b334a45a8ff 10314
bogdanm 0:9b334a45a8ff 10315 /****************** Bit definition for USART_BRR register *******************/
mbed_official 124:6a4a5b7d7324 10316 #define USART_BRR_DIV_Fraction_Pos (0U)
mbed_official 124:6a4a5b7d7324 10317 #define USART_BRR_DIV_Fraction_Msk (0xFU << USART_BRR_DIV_Fraction_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 10318 #define USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk /*!< Fraction of USARTDIV */
mbed_official 124:6a4a5b7d7324 10319 #define USART_BRR_DIV_Mantissa_Pos (4U)
mbed_official 124:6a4a5b7d7324 10320 #define USART_BRR_DIV_Mantissa_Msk (0xFFFU << USART_BRR_DIV_Mantissa_Pos) /*!< 0x0000FFF0 */
mbed_official 124:6a4a5b7d7324 10321 #define USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk /*!< Mantissa of USARTDIV */
bogdanm 0:9b334a45a8ff 10322
bogdanm 0:9b334a45a8ff 10323 /****************** Bit definition for USART_CR1 register *******************/
mbed_official 124:6a4a5b7d7324 10324 #define USART_CR1_SBK_Pos (0U)
mbed_official 124:6a4a5b7d7324 10325 #define USART_CR1_SBK_Msk (0x1U << USART_CR1_SBK_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10326 #define USART_CR1_SBK USART_CR1_SBK_Msk /*!< Send Break */
mbed_official 124:6a4a5b7d7324 10327 #define USART_CR1_RWU_Pos (1U)
mbed_official 124:6a4a5b7d7324 10328 #define USART_CR1_RWU_Msk (0x1U << USART_CR1_RWU_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10329 #define USART_CR1_RWU USART_CR1_RWU_Msk /*!< Receiver wakeup */
mbed_official 124:6a4a5b7d7324 10330 #define USART_CR1_RE_Pos (2U)
mbed_official 124:6a4a5b7d7324 10331 #define USART_CR1_RE_Msk (0x1U << USART_CR1_RE_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10332 #define USART_CR1_RE USART_CR1_RE_Msk /*!< Receiver Enable */
mbed_official 124:6a4a5b7d7324 10333 #define USART_CR1_TE_Pos (3U)
mbed_official 124:6a4a5b7d7324 10334 #define USART_CR1_TE_Msk (0x1U << USART_CR1_TE_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 10335 #define USART_CR1_TE USART_CR1_TE_Msk /*!< Transmitter Enable */
mbed_official 124:6a4a5b7d7324 10336 #define USART_CR1_IDLEIE_Pos (4U)
mbed_official 124:6a4a5b7d7324 10337 #define USART_CR1_IDLEIE_Msk (0x1U << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10338 #define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!< IDLE Interrupt Enable */
mbed_official 124:6a4a5b7d7324 10339 #define USART_CR1_RXNEIE_Pos (5U)
mbed_official 124:6a4a5b7d7324 10340 #define USART_CR1_RXNEIE_Msk (0x1U << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10341 #define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!< RXNE Interrupt Enable */
mbed_official 124:6a4a5b7d7324 10342 #define USART_CR1_TCIE_Pos (6U)
mbed_official 124:6a4a5b7d7324 10343 #define USART_CR1_TCIE_Msk (0x1U << USART_CR1_TCIE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 10344 #define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!< Transmission Complete Interrupt Enable */
mbed_official 124:6a4a5b7d7324 10345 #define USART_CR1_TXEIE_Pos (7U)
mbed_official 124:6a4a5b7d7324 10346 #define USART_CR1_TXEIE_Msk (0x1U << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 10347 #define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!< PE Interrupt Enable */
mbed_official 124:6a4a5b7d7324 10348 #define USART_CR1_PEIE_Pos (8U)
mbed_official 124:6a4a5b7d7324 10349 #define USART_CR1_PEIE_Msk (0x1U << USART_CR1_PEIE_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 10350 #define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!< PE Interrupt Enable */
mbed_official 124:6a4a5b7d7324 10351 #define USART_CR1_PS_Pos (9U)
mbed_official 124:6a4a5b7d7324 10352 #define USART_CR1_PS_Msk (0x1U << USART_CR1_PS_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 10353 #define USART_CR1_PS USART_CR1_PS_Msk /*!< Parity Selection */
mbed_official 124:6a4a5b7d7324 10354 #define USART_CR1_PCE_Pos (10U)
mbed_official 124:6a4a5b7d7324 10355 #define USART_CR1_PCE_Msk (0x1U << USART_CR1_PCE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 10356 #define USART_CR1_PCE USART_CR1_PCE_Msk /*!< Parity Control Enable */
mbed_official 124:6a4a5b7d7324 10357 #define USART_CR1_WAKE_Pos (11U)
mbed_official 124:6a4a5b7d7324 10358 #define USART_CR1_WAKE_Msk (0x1U << USART_CR1_WAKE_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 10359 #define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!< Wakeup method */
mbed_official 124:6a4a5b7d7324 10360 #define USART_CR1_M_Pos (12U)
mbed_official 124:6a4a5b7d7324 10361 #define USART_CR1_M_Msk (0x1U << USART_CR1_M_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 10362 #define USART_CR1_M USART_CR1_M_Msk /*!< Word length */
mbed_official 124:6a4a5b7d7324 10363 #define USART_CR1_UE_Pos (13U)
mbed_official 124:6a4a5b7d7324 10364 #define USART_CR1_UE_Msk (0x1U << USART_CR1_UE_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 10365 #define USART_CR1_UE USART_CR1_UE_Msk /*!< USART Enable */
bogdanm 0:9b334a45a8ff 10366
bogdanm 0:9b334a45a8ff 10367 /****************** Bit definition for USART_CR2 register *******************/
mbed_official 124:6a4a5b7d7324 10368 #define USART_CR2_ADD_Pos (0U)
mbed_official 124:6a4a5b7d7324 10369 #define USART_CR2_ADD_Msk (0xFU << USART_CR2_ADD_Pos) /*!< 0x0000000F */
mbed_official 124:6a4a5b7d7324 10370 #define USART_CR2_ADD USART_CR2_ADD_Msk /*!< Address of the USART node */
mbed_official 124:6a4a5b7d7324 10371 #define USART_CR2_LBDL_Pos (5U)
mbed_official 124:6a4a5b7d7324 10372 #define USART_CR2_LBDL_Msk (0x1U << USART_CR2_LBDL_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10373 #define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!< LIN Break Detection Length */
mbed_official 124:6a4a5b7d7324 10374 #define USART_CR2_LBDIE_Pos (6U)
mbed_official 124:6a4a5b7d7324 10375 #define USART_CR2_LBDIE_Msk (0x1U << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 10376 #define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!< LIN Break Detection Interrupt Enable */
mbed_official 124:6a4a5b7d7324 10377 #define USART_CR2_LBCL_Pos (8U)
mbed_official 124:6a4a5b7d7324 10378 #define USART_CR2_LBCL_Msk (0x1U << USART_CR2_LBCL_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 10379 #define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!< Last Bit Clock pulse */
mbed_official 124:6a4a5b7d7324 10380 #define USART_CR2_CPHA_Pos (9U)
mbed_official 124:6a4a5b7d7324 10381 #define USART_CR2_CPHA_Msk (0x1U << USART_CR2_CPHA_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 10382 #define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!< Clock Phase */
mbed_official 124:6a4a5b7d7324 10383 #define USART_CR2_CPOL_Pos (10U)
mbed_official 124:6a4a5b7d7324 10384 #define USART_CR2_CPOL_Msk (0x1U << USART_CR2_CPOL_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 10385 #define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!< Clock Polarity */
mbed_official 124:6a4a5b7d7324 10386 #define USART_CR2_CLKEN_Pos (11U)
mbed_official 124:6a4a5b7d7324 10387 #define USART_CR2_CLKEN_Msk (0x1U << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 10388 #define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!< Clock Enable */
mbed_official 124:6a4a5b7d7324 10389
mbed_official 124:6a4a5b7d7324 10390 #define USART_CR2_STOP_Pos (12U)
mbed_official 124:6a4a5b7d7324 10391 #define USART_CR2_STOP_Msk (0x3U << USART_CR2_STOP_Pos) /*!< 0x00003000 */
mbed_official 124:6a4a5b7d7324 10392 #define USART_CR2_STOP USART_CR2_STOP_Msk /*!< STOP[1:0] bits (STOP bits) */
mbed_official 124:6a4a5b7d7324 10393 #define USART_CR2_STOP_0 (0x1U << USART_CR2_STOP_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 10394 #define USART_CR2_STOP_1 (0x2U << USART_CR2_STOP_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 10395
mbed_official 124:6a4a5b7d7324 10396 #define USART_CR2_LINEN_Pos (14U)
mbed_official 124:6a4a5b7d7324 10397 #define USART_CR2_LINEN_Msk (0x1U << USART_CR2_LINEN_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 10398 #define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!< LIN mode enable */
bogdanm 0:9b334a45a8ff 10399
bogdanm 0:9b334a45a8ff 10400 /****************** Bit definition for USART_CR3 register *******************/
mbed_official 124:6a4a5b7d7324 10401 #define USART_CR3_EIE_Pos (0U)
mbed_official 124:6a4a5b7d7324 10402 #define USART_CR3_EIE_Msk (0x1U << USART_CR3_EIE_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10403 #define USART_CR3_EIE USART_CR3_EIE_Msk /*!< Error Interrupt Enable */
mbed_official 124:6a4a5b7d7324 10404 #define USART_CR3_IREN_Pos (1U)
mbed_official 124:6a4a5b7d7324 10405 #define USART_CR3_IREN_Msk (0x1U << USART_CR3_IREN_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10406 #define USART_CR3_IREN USART_CR3_IREN_Msk /*!< IrDA mode Enable */
mbed_official 124:6a4a5b7d7324 10407 #define USART_CR3_IRLP_Pos (2U)
mbed_official 124:6a4a5b7d7324 10408 #define USART_CR3_IRLP_Msk (0x1U << USART_CR3_IRLP_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10409 #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!< IrDA Low-Power */
mbed_official 124:6a4a5b7d7324 10410 #define USART_CR3_HDSEL_Pos (3U)
mbed_official 124:6a4a5b7d7324 10411 #define USART_CR3_HDSEL_Msk (0x1U << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 10412 #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!< Half-Duplex Selection */
mbed_official 124:6a4a5b7d7324 10413 #define USART_CR3_NACK_Pos (4U)
mbed_official 124:6a4a5b7d7324 10414 #define USART_CR3_NACK_Msk (0x1U << USART_CR3_NACK_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10415 #define USART_CR3_NACK USART_CR3_NACK_Msk /*!< Smartcard NACK enable */
mbed_official 124:6a4a5b7d7324 10416 #define USART_CR3_SCEN_Pos (5U)
mbed_official 124:6a4a5b7d7324 10417 #define USART_CR3_SCEN_Msk (0x1U << USART_CR3_SCEN_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10418 #define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!< Smartcard mode enable */
mbed_official 124:6a4a5b7d7324 10419 #define USART_CR3_DMAR_Pos (6U)
mbed_official 124:6a4a5b7d7324 10420 #define USART_CR3_DMAR_Msk (0x1U << USART_CR3_DMAR_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 10421 #define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!< DMA Enable Receiver */
mbed_official 124:6a4a5b7d7324 10422 #define USART_CR3_DMAT_Pos (7U)
mbed_official 124:6a4a5b7d7324 10423 #define USART_CR3_DMAT_Msk (0x1U << USART_CR3_DMAT_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 10424 #define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!< DMA Enable Transmitter */
mbed_official 124:6a4a5b7d7324 10425 #define USART_CR3_RTSE_Pos (8U)
mbed_official 124:6a4a5b7d7324 10426 #define USART_CR3_RTSE_Msk (0x1U << USART_CR3_RTSE_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 10427 #define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!< RTS Enable */
mbed_official 124:6a4a5b7d7324 10428 #define USART_CR3_CTSE_Pos (9U)
mbed_official 124:6a4a5b7d7324 10429 #define USART_CR3_CTSE_Msk (0x1U << USART_CR3_CTSE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 10430 #define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!< CTS Enable */
mbed_official 124:6a4a5b7d7324 10431 #define USART_CR3_CTSIE_Pos (10U)
mbed_official 124:6a4a5b7d7324 10432 #define USART_CR3_CTSIE_Msk (0x1U << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 10433 #define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!< CTS Interrupt Enable */
bogdanm 0:9b334a45a8ff 10434
bogdanm 0:9b334a45a8ff 10435 /****************** Bit definition for USART_GTPR register ******************/
mbed_official 124:6a4a5b7d7324 10436 #define USART_GTPR_PSC_Pos (0U)
mbed_official 124:6a4a5b7d7324 10437 #define USART_GTPR_PSC_Msk (0xFFU << USART_GTPR_PSC_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 10438 #define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!< PSC[7:0] bits (Prescaler value) */
mbed_official 124:6a4a5b7d7324 10439 #define USART_GTPR_PSC_0 (0x01U << USART_GTPR_PSC_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10440 #define USART_GTPR_PSC_1 (0x02U << USART_GTPR_PSC_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10441 #define USART_GTPR_PSC_2 (0x04U << USART_GTPR_PSC_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10442 #define USART_GTPR_PSC_3 (0x08U << USART_GTPR_PSC_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 10443 #define USART_GTPR_PSC_4 (0x10U << USART_GTPR_PSC_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10444 #define USART_GTPR_PSC_5 (0x20U << USART_GTPR_PSC_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10445 #define USART_GTPR_PSC_6 (0x40U << USART_GTPR_PSC_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 10446 #define USART_GTPR_PSC_7 (0x80U << USART_GTPR_PSC_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 10447
mbed_official 124:6a4a5b7d7324 10448 #define USART_GTPR_GT_Pos (8U)
mbed_official 124:6a4a5b7d7324 10449 #define USART_GTPR_GT_Msk (0xFFU << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 10450 #define USART_GTPR_GT USART_GTPR_GT_Msk /*!< Guard time value */
bogdanm 0:9b334a45a8ff 10451
bogdanm 0:9b334a45a8ff 10452 /******************************************************************************/
bogdanm 0:9b334a45a8ff 10453 /* */
bogdanm 0:9b334a45a8ff 10454 /* Debug MCU */
bogdanm 0:9b334a45a8ff 10455 /* */
bogdanm 0:9b334a45a8ff 10456 /******************************************************************************/
bogdanm 0:9b334a45a8ff 10457
bogdanm 0:9b334a45a8ff 10458 /**************** Bit definition for DBGMCU_IDCODE register *****************/
mbed_official 124:6a4a5b7d7324 10459 #define DBGMCU_IDCODE_DEV_ID_Pos (0U)
mbed_official 124:6a4a5b7d7324 10460 #define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFU << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
mbed_official 124:6a4a5b7d7324 10461 #define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk /*!< Device Identifier */
mbed_official 124:6a4a5b7d7324 10462
mbed_official 124:6a4a5b7d7324 10463 #define DBGMCU_IDCODE_REV_ID_Pos (16U)
mbed_official 124:6a4a5b7d7324 10464 #define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFU << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
mbed_official 124:6a4a5b7d7324 10465 #define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk /*!< REV_ID[15:0] bits (Revision Identifier) */
mbed_official 124:6a4a5b7d7324 10466 #define DBGMCU_IDCODE_REV_ID_0 (0x0001U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 10467 #define DBGMCU_IDCODE_REV_ID_1 (0x0002U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00020000 */
mbed_official 124:6a4a5b7d7324 10468 #define DBGMCU_IDCODE_REV_ID_2 (0x0004U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00040000 */
mbed_official 124:6a4a5b7d7324 10469 #define DBGMCU_IDCODE_REV_ID_3 (0x0008U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00080000 */
mbed_official 124:6a4a5b7d7324 10470 #define DBGMCU_IDCODE_REV_ID_4 (0x0010U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00100000 */
mbed_official 124:6a4a5b7d7324 10471 #define DBGMCU_IDCODE_REV_ID_5 (0x0020U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00200000 */
mbed_official 124:6a4a5b7d7324 10472 #define DBGMCU_IDCODE_REV_ID_6 (0x0040U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00400000 */
mbed_official 124:6a4a5b7d7324 10473 #define DBGMCU_IDCODE_REV_ID_7 (0x0080U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00800000 */
mbed_official 124:6a4a5b7d7324 10474 #define DBGMCU_IDCODE_REV_ID_8 (0x0100U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x01000000 */
mbed_official 124:6a4a5b7d7324 10475 #define DBGMCU_IDCODE_REV_ID_9 (0x0200U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x02000000 */
mbed_official 124:6a4a5b7d7324 10476 #define DBGMCU_IDCODE_REV_ID_10 (0x0400U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x04000000 */
mbed_official 124:6a4a5b7d7324 10477 #define DBGMCU_IDCODE_REV_ID_11 (0x0800U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x08000000 */
mbed_official 124:6a4a5b7d7324 10478 #define DBGMCU_IDCODE_REV_ID_12 (0x1000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x10000000 */
mbed_official 124:6a4a5b7d7324 10479 #define DBGMCU_IDCODE_REV_ID_13 (0x2000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x20000000 */
mbed_official 124:6a4a5b7d7324 10480 #define DBGMCU_IDCODE_REV_ID_14 (0x4000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x40000000 */
mbed_official 124:6a4a5b7d7324 10481 #define DBGMCU_IDCODE_REV_ID_15 (0x8000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x80000000 */
bogdanm 0:9b334a45a8ff 10482
bogdanm 0:9b334a45a8ff 10483 /****************** Bit definition for DBGMCU_CR register *******************/
mbed_official 124:6a4a5b7d7324 10484 #define DBGMCU_CR_DBG_SLEEP_Pos (0U)
mbed_official 124:6a4a5b7d7324 10485 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1U << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10486 #define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk /*!< Debug Sleep Mode */
mbed_official 124:6a4a5b7d7324 10487 #define DBGMCU_CR_DBG_STOP_Pos (1U)
mbed_official 124:6a4a5b7d7324 10488 #define DBGMCU_CR_DBG_STOP_Msk (0x1U << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10489 #define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk /*!< Debug Stop Mode */
mbed_official 124:6a4a5b7d7324 10490 #define DBGMCU_CR_DBG_STANDBY_Pos (2U)
mbed_official 124:6a4a5b7d7324 10491 #define DBGMCU_CR_DBG_STANDBY_Msk (0x1U << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10492 #define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk /*!< Debug Standby mode */
mbed_official 124:6a4a5b7d7324 10493 #define DBGMCU_CR_TRACE_IOEN_Pos (5U)
mbed_official 124:6a4a5b7d7324 10494 #define DBGMCU_CR_TRACE_IOEN_Msk (0x1U << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10495 #define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk /*!< Trace Pin Assignment Control */
mbed_official 124:6a4a5b7d7324 10496
mbed_official 124:6a4a5b7d7324 10497 #define DBGMCU_CR_TRACE_MODE_Pos (6U)
mbed_official 124:6a4a5b7d7324 10498 #define DBGMCU_CR_TRACE_MODE_Msk (0x3U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */
mbed_official 124:6a4a5b7d7324 10499 #define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk /*!< TRACE_MODE[1:0] bits (Trace Pin Assignment Control) */
mbed_official 124:6a4a5b7d7324 10500 #define DBGMCU_CR_TRACE_MODE_0 (0x1U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 10501 #define DBGMCU_CR_TRACE_MODE_1 (0x2U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 10502
mbed_official 124:6a4a5b7d7324 10503 #define DBGMCU_CR_DBG_IWDG_STOP_Pos (8U)
mbed_official 124:6a4a5b7d7324 10504 #define DBGMCU_CR_DBG_IWDG_STOP_Msk (0x1U << DBGMCU_CR_DBG_IWDG_STOP_Pos) /*!< 0x00000100 */
mbed_official 124:6a4a5b7d7324 10505 #define DBGMCU_CR_DBG_IWDG_STOP DBGMCU_CR_DBG_IWDG_STOP_Msk /*!< Debug Independent Watchdog stopped when Core is halted */
mbed_official 124:6a4a5b7d7324 10506 #define DBGMCU_CR_DBG_WWDG_STOP_Pos (9U)
mbed_official 124:6a4a5b7d7324 10507 #define DBGMCU_CR_DBG_WWDG_STOP_Msk (0x1U << DBGMCU_CR_DBG_WWDG_STOP_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 10508 #define DBGMCU_CR_DBG_WWDG_STOP DBGMCU_CR_DBG_WWDG_STOP_Msk /*!< Debug Window Watchdog stopped when Core is halted */
mbed_official 124:6a4a5b7d7324 10509 #define DBGMCU_CR_DBG_TIM1_STOP_Pos (10U)
mbed_official 124:6a4a5b7d7324 10510 #define DBGMCU_CR_DBG_TIM1_STOP_Msk (0x1U << DBGMCU_CR_DBG_TIM1_STOP_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 10511 #define DBGMCU_CR_DBG_TIM1_STOP DBGMCU_CR_DBG_TIM1_STOP_Msk /*!< TIM1 counter stopped when core is halted */
mbed_official 124:6a4a5b7d7324 10512 #define DBGMCU_CR_DBG_TIM2_STOP_Pos (11U)
mbed_official 124:6a4a5b7d7324 10513 #define DBGMCU_CR_DBG_TIM2_STOP_Msk (0x1U << DBGMCU_CR_DBG_TIM2_STOP_Pos) /*!< 0x00000800 */
mbed_official 124:6a4a5b7d7324 10514 #define DBGMCU_CR_DBG_TIM2_STOP DBGMCU_CR_DBG_TIM2_STOP_Msk /*!< TIM2 counter stopped when core is halted */
mbed_official 124:6a4a5b7d7324 10515 #define DBGMCU_CR_DBG_TIM3_STOP_Pos (12U)
mbed_official 124:6a4a5b7d7324 10516 #define DBGMCU_CR_DBG_TIM3_STOP_Msk (0x1U << DBGMCU_CR_DBG_TIM3_STOP_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 10517 #define DBGMCU_CR_DBG_TIM3_STOP DBGMCU_CR_DBG_TIM3_STOP_Msk /*!< TIM3 counter stopped when core is halted */
mbed_official 124:6a4a5b7d7324 10518 #define DBGMCU_CR_DBG_TIM4_STOP_Pos (13U)
mbed_official 124:6a4a5b7d7324 10519 #define DBGMCU_CR_DBG_TIM4_STOP_Msk (0x1U << DBGMCU_CR_DBG_TIM4_STOP_Pos) /*!< 0x00002000 */
mbed_official 124:6a4a5b7d7324 10520 #define DBGMCU_CR_DBG_TIM4_STOP DBGMCU_CR_DBG_TIM4_STOP_Msk /*!< TIM4 counter stopped when core is halted */
mbed_official 124:6a4a5b7d7324 10521 #define DBGMCU_CR_DBG_CAN1_STOP_Pos (14U)
mbed_official 124:6a4a5b7d7324 10522 #define DBGMCU_CR_DBG_CAN1_STOP_Msk (0x1U << DBGMCU_CR_DBG_CAN1_STOP_Pos) /*!< 0x00004000 */
mbed_official 124:6a4a5b7d7324 10523 #define DBGMCU_CR_DBG_CAN1_STOP DBGMCU_CR_DBG_CAN1_STOP_Msk /*!< Debug CAN1 stopped when Core is halted */
mbed_official 124:6a4a5b7d7324 10524 #define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos (15U)
mbed_official 124:6a4a5b7d7324 10525 #define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00008000 */
mbed_official 124:6a4a5b7d7324 10526 #define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk /*!< SMBUS timeout mode stopped when Core is halted */
mbed_official 124:6a4a5b7d7324 10527 #define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos (16U)
mbed_official 124:6a4a5b7d7324 10528 #define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00010000 */
mbed_official 124:6a4a5b7d7324 10529 #define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk /*!< SMBUS timeout mode stopped when Core is halted */
bogdanm 0:9b334a45a8ff 10530
bogdanm 0:9b334a45a8ff 10531 /******************************************************************************/
bogdanm 0:9b334a45a8ff 10532 /* */
bogdanm 0:9b334a45a8ff 10533 /* FLASH and Option Bytes Registers */
bogdanm 0:9b334a45a8ff 10534 /* */
bogdanm 0:9b334a45a8ff 10535 /******************************************************************************/
bogdanm 0:9b334a45a8ff 10536 /******************* Bit definition for FLASH_ACR register ******************/
mbed_official 124:6a4a5b7d7324 10537 #define FLASH_ACR_LATENCY_Pos (0U)
mbed_official 124:6a4a5b7d7324 10538 #define FLASH_ACR_LATENCY_Msk (0x7U << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
mbed_official 124:6a4a5b7d7324 10539 #define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< LATENCY[2:0] bits (Latency) */
mbed_official 124:6a4a5b7d7324 10540 #define FLASH_ACR_LATENCY_0 (0x1U << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10541 #define FLASH_ACR_LATENCY_1 (0x2U << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10542 #define FLASH_ACR_LATENCY_2 (0x4U << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10543
mbed_official 124:6a4a5b7d7324 10544 #define FLASH_ACR_HLFCYA_Pos (3U)
mbed_official 124:6a4a5b7d7324 10545 #define FLASH_ACR_HLFCYA_Msk (0x1U << FLASH_ACR_HLFCYA_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 10546 #define FLASH_ACR_HLFCYA FLASH_ACR_HLFCYA_Msk /*!< Flash Half Cycle Access Enable */
mbed_official 124:6a4a5b7d7324 10547 #define FLASH_ACR_PRFTBE_Pos (4U)
mbed_official 124:6a4a5b7d7324 10548 #define FLASH_ACR_PRFTBE_Msk (0x1U << FLASH_ACR_PRFTBE_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10549 #define FLASH_ACR_PRFTBE FLASH_ACR_PRFTBE_Msk /*!< Prefetch Buffer Enable */
mbed_official 124:6a4a5b7d7324 10550 #define FLASH_ACR_PRFTBS_Pos (5U)
mbed_official 124:6a4a5b7d7324 10551 #define FLASH_ACR_PRFTBS_Msk (0x1U << FLASH_ACR_PRFTBS_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10552 #define FLASH_ACR_PRFTBS FLASH_ACR_PRFTBS_Msk /*!< Prefetch Buffer Status */
bogdanm 0:9b334a45a8ff 10553
bogdanm 0:9b334a45a8ff 10554 /****************** Bit definition for FLASH_KEYR register ******************/
mbed_official 124:6a4a5b7d7324 10555 #define FLASH_KEYR_FKEYR_Pos (0U)
mbed_official 124:6a4a5b7d7324 10556 #define FLASH_KEYR_FKEYR_Msk (0xFFFFFFFFU << FLASH_KEYR_FKEYR_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 10557 #define FLASH_KEYR_FKEYR FLASH_KEYR_FKEYR_Msk /*!< FPEC Key */
mbed_official 124:6a4a5b7d7324 10558
mbed_official 124:6a4a5b7d7324 10559 #define RDP_KEY_Pos (0U)
mbed_official 124:6a4a5b7d7324 10560 #define RDP_KEY_Msk (0xA5U << RDP_KEY_Pos) /*!< 0x000000A5 */
mbed_official 124:6a4a5b7d7324 10561 #define RDP_KEY RDP_KEY_Msk /*!< RDP Key */
mbed_official 124:6a4a5b7d7324 10562 #define FLASH_KEY1_Pos (0U)
mbed_official 124:6a4a5b7d7324 10563 #define FLASH_KEY1_Msk (0x45670123U << FLASH_KEY1_Pos) /*!< 0x45670123 */
mbed_official 124:6a4a5b7d7324 10564 #define FLASH_KEY1 FLASH_KEY1_Msk /*!< FPEC Key1 */
mbed_official 124:6a4a5b7d7324 10565 #define FLASH_KEY2_Pos (0U)
mbed_official 124:6a4a5b7d7324 10566 #define FLASH_KEY2_Msk (0xCDEF89ABU << FLASH_KEY2_Pos) /*!< 0xCDEF89AB */
mbed_official 124:6a4a5b7d7324 10567 #define FLASH_KEY2 FLASH_KEY2_Msk /*!< FPEC Key2 */
bogdanm 0:9b334a45a8ff 10568
bogdanm 0:9b334a45a8ff 10569 /***************** Bit definition for FLASH_OPTKEYR register ****************/
mbed_official 124:6a4a5b7d7324 10570 #define FLASH_OPTKEYR_OPTKEYR_Pos (0U)
mbed_official 124:6a4a5b7d7324 10571 #define FLASH_OPTKEYR_OPTKEYR_Msk (0xFFFFFFFFU << FLASH_OPTKEYR_OPTKEYR_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 10572 #define FLASH_OPTKEYR_OPTKEYR FLASH_OPTKEYR_OPTKEYR_Msk /*!< Option Byte Key */
bogdanm 0:9b334a45a8ff 10573
bogdanm 0:9b334a45a8ff 10574 #define FLASH_OPTKEY1 FLASH_KEY1 /*!< Option Byte Key1 */
bogdanm 0:9b334a45a8ff 10575 #define FLASH_OPTKEY2 FLASH_KEY2 /*!< Option Byte Key2 */
bogdanm 0:9b334a45a8ff 10576
bogdanm 0:9b334a45a8ff 10577 /****************** Bit definition for FLASH_SR register ********************/
mbed_official 124:6a4a5b7d7324 10578 #define FLASH_SR_BSY_Pos (0U)
mbed_official 124:6a4a5b7d7324 10579 #define FLASH_SR_BSY_Msk (0x1U << FLASH_SR_BSY_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10580 #define FLASH_SR_BSY FLASH_SR_BSY_Msk /*!< Busy */
mbed_official 124:6a4a5b7d7324 10581 #define FLASH_SR_PGERR_Pos (2U)
mbed_official 124:6a4a5b7d7324 10582 #define FLASH_SR_PGERR_Msk (0x1U << FLASH_SR_PGERR_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10583 #define FLASH_SR_PGERR FLASH_SR_PGERR_Msk /*!< Programming Error */
mbed_official 124:6a4a5b7d7324 10584 #define FLASH_SR_WRPRTERR_Pos (4U)
mbed_official 124:6a4a5b7d7324 10585 #define FLASH_SR_WRPRTERR_Msk (0x1U << FLASH_SR_WRPRTERR_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10586 #define FLASH_SR_WRPRTERR FLASH_SR_WRPRTERR_Msk /*!< Write Protection Error */
mbed_official 124:6a4a5b7d7324 10587 #define FLASH_SR_EOP_Pos (5U)
mbed_official 124:6a4a5b7d7324 10588 #define FLASH_SR_EOP_Msk (0x1U << FLASH_SR_EOP_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10589 #define FLASH_SR_EOP FLASH_SR_EOP_Msk /*!< End of operation */
bogdanm 0:9b334a45a8ff 10590
bogdanm 0:9b334a45a8ff 10591 /******************* Bit definition for FLASH_CR register *******************/
mbed_official 124:6a4a5b7d7324 10592 #define FLASH_CR_PG_Pos (0U)
mbed_official 124:6a4a5b7d7324 10593 #define FLASH_CR_PG_Msk (0x1U << FLASH_CR_PG_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10594 #define FLASH_CR_PG FLASH_CR_PG_Msk /*!< Programming */
mbed_official 124:6a4a5b7d7324 10595 #define FLASH_CR_PER_Pos (1U)
mbed_official 124:6a4a5b7d7324 10596 #define FLASH_CR_PER_Msk (0x1U << FLASH_CR_PER_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10597 #define FLASH_CR_PER FLASH_CR_PER_Msk /*!< Page Erase */
mbed_official 124:6a4a5b7d7324 10598 #define FLASH_CR_MER_Pos (2U)
mbed_official 124:6a4a5b7d7324 10599 #define FLASH_CR_MER_Msk (0x1U << FLASH_CR_MER_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10600 #define FLASH_CR_MER FLASH_CR_MER_Msk /*!< Mass Erase */
mbed_official 124:6a4a5b7d7324 10601 #define FLASH_CR_OPTPG_Pos (4U)
mbed_official 124:6a4a5b7d7324 10602 #define FLASH_CR_OPTPG_Msk (0x1U << FLASH_CR_OPTPG_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10603 #define FLASH_CR_OPTPG FLASH_CR_OPTPG_Msk /*!< Option Byte Programming */
mbed_official 124:6a4a5b7d7324 10604 #define FLASH_CR_OPTER_Pos (5U)
mbed_official 124:6a4a5b7d7324 10605 #define FLASH_CR_OPTER_Msk (0x1U << FLASH_CR_OPTER_Pos) /*!< 0x00000020 */
mbed_official 124:6a4a5b7d7324 10606 #define FLASH_CR_OPTER FLASH_CR_OPTER_Msk /*!< Option Byte Erase */
mbed_official 124:6a4a5b7d7324 10607 #define FLASH_CR_STRT_Pos (6U)
mbed_official 124:6a4a5b7d7324 10608 #define FLASH_CR_STRT_Msk (0x1U << FLASH_CR_STRT_Pos) /*!< 0x00000040 */
mbed_official 124:6a4a5b7d7324 10609 #define FLASH_CR_STRT FLASH_CR_STRT_Msk /*!< Start */
mbed_official 124:6a4a5b7d7324 10610 #define FLASH_CR_LOCK_Pos (7U)
mbed_official 124:6a4a5b7d7324 10611 #define FLASH_CR_LOCK_Msk (0x1U << FLASH_CR_LOCK_Pos) /*!< 0x00000080 */
mbed_official 124:6a4a5b7d7324 10612 #define FLASH_CR_LOCK FLASH_CR_LOCK_Msk /*!< Lock */
mbed_official 124:6a4a5b7d7324 10613 #define FLASH_CR_OPTWRE_Pos (9U)
mbed_official 124:6a4a5b7d7324 10614 #define FLASH_CR_OPTWRE_Msk (0x1U << FLASH_CR_OPTWRE_Pos) /*!< 0x00000200 */
mbed_official 124:6a4a5b7d7324 10615 #define FLASH_CR_OPTWRE FLASH_CR_OPTWRE_Msk /*!< Option Bytes Write Enable */
mbed_official 124:6a4a5b7d7324 10616 #define FLASH_CR_ERRIE_Pos (10U)
mbed_official 124:6a4a5b7d7324 10617 #define FLASH_CR_ERRIE_Msk (0x1U << FLASH_CR_ERRIE_Pos) /*!< 0x00000400 */
mbed_official 124:6a4a5b7d7324 10618 #define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk /*!< Error Interrupt Enable */
mbed_official 124:6a4a5b7d7324 10619 #define FLASH_CR_EOPIE_Pos (12U)
mbed_official 124:6a4a5b7d7324 10620 #define FLASH_CR_EOPIE_Msk (0x1U << FLASH_CR_EOPIE_Pos) /*!< 0x00001000 */
mbed_official 124:6a4a5b7d7324 10621 #define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk /*!< End of operation interrupt enable */
bogdanm 0:9b334a45a8ff 10622
bogdanm 0:9b334a45a8ff 10623 /******************* Bit definition for FLASH_AR register *******************/
mbed_official 124:6a4a5b7d7324 10624 #define FLASH_AR_FAR_Pos (0U)
mbed_official 124:6a4a5b7d7324 10625 #define FLASH_AR_FAR_Msk (0xFFFFFFFFU << FLASH_AR_FAR_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 10626 #define FLASH_AR_FAR FLASH_AR_FAR_Msk /*!< Flash Address */
bogdanm 0:9b334a45a8ff 10627
bogdanm 0:9b334a45a8ff 10628 /****************** Bit definition for FLASH_OBR register *******************/
mbed_official 124:6a4a5b7d7324 10629 #define FLASH_OBR_OPTERR_Pos (0U)
mbed_official 124:6a4a5b7d7324 10630 #define FLASH_OBR_OPTERR_Msk (0x1U << FLASH_OBR_OPTERR_Pos) /*!< 0x00000001 */
mbed_official 124:6a4a5b7d7324 10631 #define FLASH_OBR_OPTERR FLASH_OBR_OPTERR_Msk /*!< Option Byte Error */
mbed_official 124:6a4a5b7d7324 10632 #define FLASH_OBR_RDPRT_Pos (1U)
mbed_official 124:6a4a5b7d7324 10633 #define FLASH_OBR_RDPRT_Msk (0x1U << FLASH_OBR_RDPRT_Pos) /*!< 0x00000002 */
mbed_official 124:6a4a5b7d7324 10634 #define FLASH_OBR_RDPRT FLASH_OBR_RDPRT_Msk /*!< Read protection */
mbed_official 124:6a4a5b7d7324 10635
mbed_official 124:6a4a5b7d7324 10636 #define FLASH_OBR_IWDG_SW_Pos (2U)
mbed_official 124:6a4a5b7d7324 10637 #define FLASH_OBR_IWDG_SW_Msk (0x1U << FLASH_OBR_IWDG_SW_Pos) /*!< 0x00000004 */
mbed_official 124:6a4a5b7d7324 10638 #define FLASH_OBR_IWDG_SW FLASH_OBR_IWDG_SW_Msk /*!< IWDG SW */
mbed_official 124:6a4a5b7d7324 10639 #define FLASH_OBR_nRST_STOP_Pos (3U)
mbed_official 124:6a4a5b7d7324 10640 #define FLASH_OBR_nRST_STOP_Msk (0x1U << FLASH_OBR_nRST_STOP_Pos) /*!< 0x00000008 */
mbed_official 124:6a4a5b7d7324 10641 #define FLASH_OBR_nRST_STOP FLASH_OBR_nRST_STOP_Msk /*!< nRST_STOP */
mbed_official 124:6a4a5b7d7324 10642 #define FLASH_OBR_nRST_STDBY_Pos (4U)
mbed_official 124:6a4a5b7d7324 10643 #define FLASH_OBR_nRST_STDBY_Msk (0x1U << FLASH_OBR_nRST_STDBY_Pos) /*!< 0x00000010 */
mbed_official 124:6a4a5b7d7324 10644 #define FLASH_OBR_nRST_STDBY FLASH_OBR_nRST_STDBY_Msk /*!< nRST_STDBY */
mbed_official 124:6a4a5b7d7324 10645 #define FLASH_OBR_USER_Pos (2U)
mbed_official 124:6a4a5b7d7324 10646 #define FLASH_OBR_USER_Msk (0x7U << FLASH_OBR_USER_Pos) /*!< 0x0000001C */
mbed_official 124:6a4a5b7d7324 10647 #define FLASH_OBR_USER FLASH_OBR_USER_Msk /*!< User Option Bytes */
mbed_official 124:6a4a5b7d7324 10648 #define FLASH_OBR_DATA0_Pos (10U)
mbed_official 124:6a4a5b7d7324 10649 #define FLASH_OBR_DATA0_Msk (0xFFU << FLASH_OBR_DATA0_Pos) /*!< 0x0003FC00 */
mbed_official 124:6a4a5b7d7324 10650 #define FLASH_OBR_DATA0 FLASH_OBR_DATA0_Msk /*!< Data0 */
mbed_official 124:6a4a5b7d7324 10651 #define FLASH_OBR_DATA1_Pos (18U)
mbed_official 124:6a4a5b7d7324 10652 #define FLASH_OBR_DATA1_Msk (0xFFU << FLASH_OBR_DATA1_Pos) /*!< 0x03FC0000 */
mbed_official 124:6a4a5b7d7324 10653 #define FLASH_OBR_DATA1 FLASH_OBR_DATA1_Msk /*!< Data1 */
bogdanm 0:9b334a45a8ff 10654
bogdanm 0:9b334a45a8ff 10655 /****************** Bit definition for FLASH_WRPR register ******************/
mbed_official 124:6a4a5b7d7324 10656 #define FLASH_WRPR_WRP_Pos (0U)
mbed_official 124:6a4a5b7d7324 10657 #define FLASH_WRPR_WRP_Msk (0xFFFFFFFFU << FLASH_WRPR_WRP_Pos) /*!< 0xFFFFFFFF */
mbed_official 124:6a4a5b7d7324 10658 #define FLASH_WRPR_WRP FLASH_WRPR_WRP_Msk /*!< Write Protect */
bogdanm 0:9b334a45a8ff 10659
bogdanm 0:9b334a45a8ff 10660 /*----------------------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 10661
bogdanm 0:9b334a45a8ff 10662 /****************** Bit definition for FLASH_RDP register *******************/
mbed_official 124:6a4a5b7d7324 10663 #define FLASH_RDP_RDP_Pos (0U)
mbed_official 124:6a4a5b7d7324 10664 #define FLASH_RDP_RDP_Msk (0xFFU << FLASH_RDP_RDP_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 10665 #define FLASH_RDP_RDP FLASH_RDP_RDP_Msk /*!< Read protection option byte */
mbed_official 124:6a4a5b7d7324 10666 #define FLASH_RDP_nRDP_Pos (8U)
mbed_official 124:6a4a5b7d7324 10667 #define FLASH_RDP_nRDP_Msk (0xFFU << FLASH_RDP_nRDP_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 10668 #define FLASH_RDP_nRDP FLASH_RDP_nRDP_Msk /*!< Read protection complemented option byte */
bogdanm 0:9b334a45a8ff 10669
bogdanm 0:9b334a45a8ff 10670 /****************** Bit definition for FLASH_USER register ******************/
mbed_official 124:6a4a5b7d7324 10671 #define FLASH_USER_USER_Pos (16U)
mbed_official 124:6a4a5b7d7324 10672 #define FLASH_USER_USER_Msk (0xFFU << FLASH_USER_USER_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 10673 #define FLASH_USER_USER FLASH_USER_USER_Msk /*!< User option byte */
mbed_official 124:6a4a5b7d7324 10674 #define FLASH_USER_nUSER_Pos (24U)
mbed_official 124:6a4a5b7d7324 10675 #define FLASH_USER_nUSER_Msk (0xFFU << FLASH_USER_nUSER_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 10676 #define FLASH_USER_nUSER FLASH_USER_nUSER_Msk /*!< User complemented option byte */
bogdanm 0:9b334a45a8ff 10677
bogdanm 0:9b334a45a8ff 10678 /****************** Bit definition for FLASH_Data0 register *****************/
mbed_official 124:6a4a5b7d7324 10679 #define FLASH_DATA0_DATA0_Pos (0U)
mbed_official 124:6a4a5b7d7324 10680 #define FLASH_DATA0_DATA0_Msk (0xFFU << FLASH_DATA0_DATA0_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 10681 #define FLASH_DATA0_DATA0 FLASH_DATA0_DATA0_Msk /*!< User data storage option byte */
mbed_official 124:6a4a5b7d7324 10682 #define FLASH_DATA0_nDATA0_Pos (8U)
mbed_official 124:6a4a5b7d7324 10683 #define FLASH_DATA0_nDATA0_Msk (0xFFU << FLASH_DATA0_nDATA0_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 10684 #define FLASH_DATA0_nDATA0 FLASH_DATA0_nDATA0_Msk /*!< User data storage complemented option byte */
bogdanm 0:9b334a45a8ff 10685
bogdanm 0:9b334a45a8ff 10686 /****************** Bit definition for FLASH_Data1 register *****************/
mbed_official 124:6a4a5b7d7324 10687 #define FLASH_DATA1_DATA1_Pos (16U)
mbed_official 124:6a4a5b7d7324 10688 #define FLASH_DATA1_DATA1_Msk (0xFFU << FLASH_DATA1_DATA1_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 10689 #define FLASH_DATA1_DATA1 FLASH_DATA1_DATA1_Msk /*!< User data storage option byte */
mbed_official 124:6a4a5b7d7324 10690 #define FLASH_DATA1_nDATA1_Pos (24U)
mbed_official 124:6a4a5b7d7324 10691 #define FLASH_DATA1_nDATA1_Msk (0xFFU << FLASH_DATA1_nDATA1_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 10692 #define FLASH_DATA1_nDATA1 FLASH_DATA1_nDATA1_Msk /*!< User data storage complemented option byte */
bogdanm 0:9b334a45a8ff 10693
bogdanm 0:9b334a45a8ff 10694 /****************** Bit definition for FLASH_WRP0 register ******************/
mbed_official 124:6a4a5b7d7324 10695 #define FLASH_WRP0_WRP0_Pos (0U)
mbed_official 124:6a4a5b7d7324 10696 #define FLASH_WRP0_WRP0_Msk (0xFFU << FLASH_WRP0_WRP0_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 10697 #define FLASH_WRP0_WRP0 FLASH_WRP0_WRP0_Msk /*!< Flash memory write protection option bytes */
mbed_official 124:6a4a5b7d7324 10698 #define FLASH_WRP0_nWRP0_Pos (8U)
mbed_official 124:6a4a5b7d7324 10699 #define FLASH_WRP0_nWRP0_Msk (0xFFU << FLASH_WRP0_nWRP0_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 10700 #define FLASH_WRP0_nWRP0 FLASH_WRP0_nWRP0_Msk /*!< Flash memory write protection complemented option bytes */
bogdanm 0:9b334a45a8ff 10701
bogdanm 0:9b334a45a8ff 10702 /****************** Bit definition for FLASH_WRP1 register ******************/
mbed_official 124:6a4a5b7d7324 10703 #define FLASH_WRP1_WRP1_Pos (16U)
mbed_official 124:6a4a5b7d7324 10704 #define FLASH_WRP1_WRP1_Msk (0xFFU << FLASH_WRP1_WRP1_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 10705 #define FLASH_WRP1_WRP1 FLASH_WRP1_WRP1_Msk /*!< Flash memory write protection option bytes */
mbed_official 124:6a4a5b7d7324 10706 #define FLASH_WRP1_nWRP1_Pos (24U)
mbed_official 124:6a4a5b7d7324 10707 #define FLASH_WRP1_nWRP1_Msk (0xFFU << FLASH_WRP1_nWRP1_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 10708 #define FLASH_WRP1_nWRP1 FLASH_WRP1_nWRP1_Msk /*!< Flash memory write protection complemented option bytes */
bogdanm 0:9b334a45a8ff 10709
bogdanm 0:9b334a45a8ff 10710 /****************** Bit definition for FLASH_WRP2 register ******************/
mbed_official 124:6a4a5b7d7324 10711 #define FLASH_WRP2_WRP2_Pos (0U)
mbed_official 124:6a4a5b7d7324 10712 #define FLASH_WRP2_WRP2_Msk (0xFFU << FLASH_WRP2_WRP2_Pos) /*!< 0x000000FF */
mbed_official 124:6a4a5b7d7324 10713 #define FLASH_WRP2_WRP2 FLASH_WRP2_WRP2_Msk /*!< Flash memory write protection option bytes */
mbed_official 124:6a4a5b7d7324 10714 #define FLASH_WRP2_nWRP2_Pos (8U)
mbed_official 124:6a4a5b7d7324 10715 #define FLASH_WRP2_nWRP2_Msk (0xFFU << FLASH_WRP2_nWRP2_Pos) /*!< 0x0000FF00 */
mbed_official 124:6a4a5b7d7324 10716 #define FLASH_WRP2_nWRP2 FLASH_WRP2_nWRP2_Msk /*!< Flash memory write protection complemented option bytes */
bogdanm 0:9b334a45a8ff 10717
bogdanm 0:9b334a45a8ff 10718 /****************** Bit definition for FLASH_WRP3 register ******************/
mbed_official 124:6a4a5b7d7324 10719 #define FLASH_WRP3_WRP3_Pos (16U)
mbed_official 124:6a4a5b7d7324 10720 #define FLASH_WRP3_WRP3_Msk (0xFFU << FLASH_WRP3_WRP3_Pos) /*!< 0x00FF0000 */
mbed_official 124:6a4a5b7d7324 10721 #define FLASH_WRP3_WRP3 FLASH_WRP3_WRP3_Msk /*!< Flash memory write protection option bytes */
mbed_official 124:6a4a5b7d7324 10722 #define FLASH_WRP3_nWRP3_Pos (24U)
mbed_official 124:6a4a5b7d7324 10723 #define FLASH_WRP3_nWRP3_Msk (0xFFU << FLASH_WRP3_nWRP3_Pos) /*!< 0xFF000000 */
mbed_official 124:6a4a5b7d7324 10724 #define FLASH_WRP3_nWRP3 FLASH_WRP3_nWRP3_Msk /*!< Flash memory write protection complemented option bytes */
bogdanm 0:9b334a45a8ff 10725
bogdanm 0:9b334a45a8ff 10726
bogdanm 0:9b334a45a8ff 10727
bogdanm 0:9b334a45a8ff 10728 /**
bogdanm 0:9b334a45a8ff 10729 * @}
bogdanm 0:9b334a45a8ff 10730 */
bogdanm 0:9b334a45a8ff 10731
bogdanm 0:9b334a45a8ff 10732 /**
bogdanm 0:9b334a45a8ff 10733 * @}
bogdanm 0:9b334a45a8ff 10734 */
bogdanm 0:9b334a45a8ff 10735
bogdanm 0:9b334a45a8ff 10736 /** @addtogroup Exported_macro
bogdanm 0:9b334a45a8ff 10737 * @{
bogdanm 0:9b334a45a8ff 10738 */
bogdanm 0:9b334a45a8ff 10739
bogdanm 0:9b334a45a8ff 10740 /****************************** ADC Instances *********************************/
bogdanm 0:9b334a45a8ff 10741 #define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
bogdanm 0:9b334a45a8ff 10742 ((INSTANCE) == ADC2))
bogdanm 0:9b334a45a8ff 10743
mbed_official 124:6a4a5b7d7324 10744 #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC12_COMMON)
mbed_official 124:6a4a5b7d7324 10745
bogdanm 0:9b334a45a8ff 10746 #define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
bogdanm 0:9b334a45a8ff 10747
bogdanm 0:9b334a45a8ff 10748 #define IS_ADC_DMA_CAPABILITY_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
bogdanm 0:9b334a45a8ff 10749
bogdanm 0:9b334a45a8ff 10750 /****************************** CAN Instances *********************************/
bogdanm 0:9b334a45a8ff 10751 #define IS_CAN_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CAN1)
bogdanm 0:9b334a45a8ff 10752
bogdanm 0:9b334a45a8ff 10753 /****************************** CRC Instances *********************************/
bogdanm 0:9b334a45a8ff 10754 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
bogdanm 0:9b334a45a8ff 10755
bogdanm 0:9b334a45a8ff 10756 /****************************** DAC Instances *********************************/
bogdanm 0:9b334a45a8ff 10757
bogdanm 0:9b334a45a8ff 10758 /****************************** DMA Instances *********************************/
bogdanm 0:9b334a45a8ff 10759 #define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
bogdanm 0:9b334a45a8ff 10760 ((INSTANCE) == DMA1_Channel2) || \
bogdanm 0:9b334a45a8ff 10761 ((INSTANCE) == DMA1_Channel3) || \
bogdanm 0:9b334a45a8ff 10762 ((INSTANCE) == DMA1_Channel4) || \
bogdanm 0:9b334a45a8ff 10763 ((INSTANCE) == DMA1_Channel5) || \
bogdanm 0:9b334a45a8ff 10764 ((INSTANCE) == DMA1_Channel6) || \
bogdanm 0:9b334a45a8ff 10765 ((INSTANCE) == DMA1_Channel7))
bogdanm 0:9b334a45a8ff 10766
bogdanm 0:9b334a45a8ff 10767 /******************************* GPIO Instances *******************************/
bogdanm 0:9b334a45a8ff 10768 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
bogdanm 0:9b334a45a8ff 10769 ((INSTANCE) == GPIOB) || \
bogdanm 0:9b334a45a8ff 10770 ((INSTANCE) == GPIOC) || \
bogdanm 0:9b334a45a8ff 10771 ((INSTANCE) == GPIOD) || \
bogdanm 0:9b334a45a8ff 10772 ((INSTANCE) == GPIOE))
bogdanm 0:9b334a45a8ff 10773
bogdanm 0:9b334a45a8ff 10774 /**************************** GPIO Alternate Function Instances ***************/
bogdanm 0:9b334a45a8ff 10775 #define IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
bogdanm 0:9b334a45a8ff 10776
bogdanm 0:9b334a45a8ff 10777 /**************************** GPIO Lock Instances *****************************/
bogdanm 0:9b334a45a8ff 10778 #define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
bogdanm 0:9b334a45a8ff 10779
bogdanm 0:9b334a45a8ff 10780 /******************************** I2C Instances *******************************/
bogdanm 0:9b334a45a8ff 10781 #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
bogdanm 0:9b334a45a8ff 10782 ((INSTANCE) == I2C2))
bogdanm 0:9b334a45a8ff 10783
bogdanm 0:9b334a45a8ff 10784 /****************************** IWDG Instances ********************************/
bogdanm 0:9b334a45a8ff 10785 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
bogdanm 0:9b334a45a8ff 10786
bogdanm 0:9b334a45a8ff 10787 /******************************** SPI Instances *******************************/
bogdanm 0:9b334a45a8ff 10788 #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
bogdanm 0:9b334a45a8ff 10789 ((INSTANCE) == SPI2))
bogdanm 0:9b334a45a8ff 10790
bogdanm 0:9b334a45a8ff 10791 /****************************** START TIM Instances ***************************/
bogdanm 0:9b334a45a8ff 10792 /****************************** TIM Instances *********************************/
bogdanm 0:9b334a45a8ff 10793 #define IS_TIM_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10794 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10795 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10796 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10797 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10798
bogdanm 0:9b334a45a8ff 10799 #define IS_TIM_CC1_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10800 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10801 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10802 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10803 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10804
bogdanm 0:9b334a45a8ff 10805 #define IS_TIM_CC2_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10806 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10807 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10808 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10809 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10810
bogdanm 0:9b334a45a8ff 10811 #define IS_TIM_CC3_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10812 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10813 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10814 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10815 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10816
bogdanm 0:9b334a45a8ff 10817 #define IS_TIM_CC4_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10818 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10819 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10820 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10821 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10822
bogdanm 0:9b334a45a8ff 10823 #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10824 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10825 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10826 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10827 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10828
bogdanm 0:9b334a45a8ff 10829 #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10830 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10831 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10832 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10833 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10834
bogdanm 0:9b334a45a8ff 10835 #define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10836 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10837 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10838 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10839 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10840
bogdanm 0:9b334a45a8ff 10841 #define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10842 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10843 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10844 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10845 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10846
bogdanm 0:9b334a45a8ff 10847 #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10848 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10849 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10850 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10851 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10852
bogdanm 0:9b334a45a8ff 10853 #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10854 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10855 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10856 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10857 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10858
bogdanm 0:9b334a45a8ff 10859 #define IS_TIM_XOR_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10860 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10861 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10862 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10863 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10864
bogdanm 0:9b334a45a8ff 10865 #define IS_TIM_MASTER_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10866 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10867 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10868 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10869 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10870
bogdanm 0:9b334a45a8ff 10871 #define IS_TIM_SLAVE_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10872 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10873 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10874 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10875 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10876
bogdanm 0:9b334a45a8ff 10877 #define IS_TIM_DMABURST_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10878 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10879 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10880 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10881 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10882
bogdanm 0:9b334a45a8ff 10883 #define IS_TIM_BREAK_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10884 ((INSTANCE) == TIM1)
bogdanm 0:9b334a45a8ff 10885
bogdanm 0:9b334a45a8ff 10886 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
bogdanm 0:9b334a45a8ff 10887 ((((INSTANCE) == TIM1) && \
bogdanm 0:9b334a45a8ff 10888 (((CHANNEL) == TIM_CHANNEL_1) || \
bogdanm 0:9b334a45a8ff 10889 ((CHANNEL) == TIM_CHANNEL_2) || \
bogdanm 0:9b334a45a8ff 10890 ((CHANNEL) == TIM_CHANNEL_3) || \
bogdanm 0:9b334a45a8ff 10891 ((CHANNEL) == TIM_CHANNEL_4))) \
bogdanm 0:9b334a45a8ff 10892 || \
bogdanm 0:9b334a45a8ff 10893 (((INSTANCE) == TIM2) && \
bogdanm 0:9b334a45a8ff 10894 (((CHANNEL) == TIM_CHANNEL_1) || \
bogdanm 0:9b334a45a8ff 10895 ((CHANNEL) == TIM_CHANNEL_2) || \
bogdanm 0:9b334a45a8ff 10896 ((CHANNEL) == TIM_CHANNEL_3) || \
bogdanm 0:9b334a45a8ff 10897 ((CHANNEL) == TIM_CHANNEL_4))) \
bogdanm 0:9b334a45a8ff 10898 || \
bogdanm 0:9b334a45a8ff 10899 (((INSTANCE) == TIM3) && \
bogdanm 0:9b334a45a8ff 10900 (((CHANNEL) == TIM_CHANNEL_1) || \
bogdanm 0:9b334a45a8ff 10901 ((CHANNEL) == TIM_CHANNEL_2) || \
bogdanm 0:9b334a45a8ff 10902 ((CHANNEL) == TIM_CHANNEL_3) || \
bogdanm 0:9b334a45a8ff 10903 ((CHANNEL) == TIM_CHANNEL_4))) \
bogdanm 0:9b334a45a8ff 10904 || \
bogdanm 0:9b334a45a8ff 10905 (((INSTANCE) == TIM4) && \
bogdanm 0:9b334a45a8ff 10906 (((CHANNEL) == TIM_CHANNEL_1) || \
bogdanm 0:9b334a45a8ff 10907 ((CHANNEL) == TIM_CHANNEL_2) || \
bogdanm 0:9b334a45a8ff 10908 ((CHANNEL) == TIM_CHANNEL_3) || \
bogdanm 0:9b334a45a8ff 10909 ((CHANNEL) == TIM_CHANNEL_4))))
bogdanm 0:9b334a45a8ff 10910
bogdanm 0:9b334a45a8ff 10911 #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
bogdanm 0:9b334a45a8ff 10912 (((INSTANCE) == TIM1) && \
bogdanm 0:9b334a45a8ff 10913 (((CHANNEL) == TIM_CHANNEL_1) || \
bogdanm 0:9b334a45a8ff 10914 ((CHANNEL) == TIM_CHANNEL_2) || \
bogdanm 0:9b334a45a8ff 10915 ((CHANNEL) == TIM_CHANNEL_3)))
bogdanm 0:9b334a45a8ff 10916
bogdanm 0:9b334a45a8ff 10917 #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10918 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10919 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10920 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10921 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10922
bogdanm 0:9b334a45a8ff 10923 #define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10924 ((INSTANCE) == TIM1)
bogdanm 0:9b334a45a8ff 10925
bogdanm 0:9b334a45a8ff 10926 #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10927 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10928 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10929 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10930 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10931
bogdanm 0:9b334a45a8ff 10932 #define IS_TIM_DMA_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10933 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10934 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10935 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10936 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10937
bogdanm 0:9b334a45a8ff 10938 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10939 (((INSTANCE) == TIM1) || \
bogdanm 0:9b334a45a8ff 10940 ((INSTANCE) == TIM2) || \
bogdanm 0:9b334a45a8ff 10941 ((INSTANCE) == TIM3) || \
bogdanm 0:9b334a45a8ff 10942 ((INSTANCE) == TIM4))
bogdanm 0:9b334a45a8ff 10943
bogdanm 0:9b334a45a8ff 10944 #define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE)\
bogdanm 0:9b334a45a8ff 10945 ((INSTANCE) == TIM1)
bogdanm 0:9b334a45a8ff 10946
bogdanm 0:9b334a45a8ff 10947 /****************************** END TIM Instances *****************************/
bogdanm 0:9b334a45a8ff 10948
bogdanm 0:9b334a45a8ff 10949
bogdanm 0:9b334a45a8ff 10950 /******************** USART Instances : Synchronous mode **********************/
bogdanm 0:9b334a45a8ff 10951 #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
bogdanm 0:9b334a45a8ff 10952 ((INSTANCE) == USART2) || \
bogdanm 0:9b334a45a8ff 10953 ((INSTANCE) == USART3))
bogdanm 0:9b334a45a8ff 10954
bogdanm 0:9b334a45a8ff 10955 /******************** UART Instances : Asynchronous mode **********************/
bogdanm 0:9b334a45a8ff 10956 #define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
bogdanm 0:9b334a45a8ff 10957 ((INSTANCE) == USART2) || \
bogdanm 0:9b334a45a8ff 10958 ((INSTANCE) == USART3))
bogdanm 0:9b334a45a8ff 10959
bogdanm 0:9b334a45a8ff 10960 /******************** UART Instances : Half-Duplex mode **********************/
bogdanm 0:9b334a45a8ff 10961 #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
bogdanm 0:9b334a45a8ff 10962 ((INSTANCE) == USART2) || \
bogdanm 0:9b334a45a8ff 10963 ((INSTANCE) == USART3))
bogdanm 0:9b334a45a8ff 10964
bogdanm 0:9b334a45a8ff 10965 /******************** UART Instances : LIN mode **********************/
bogdanm 0:9b334a45a8ff 10966 #define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
bogdanm 0:9b334a45a8ff 10967 ((INSTANCE) == USART2) || \
bogdanm 0:9b334a45a8ff 10968 ((INSTANCE) == USART3))
bogdanm 0:9b334a45a8ff 10969
bogdanm 0:9b334a45a8ff 10970 /****************** UART Instances : Hardware Flow control ********************/
bogdanm 0:9b334a45a8ff 10971 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
bogdanm 0:9b334a45a8ff 10972 ((INSTANCE) == USART2) || \
bogdanm 0:9b334a45a8ff 10973 ((INSTANCE) == USART3))
bogdanm 0:9b334a45a8ff 10974
bogdanm 0:9b334a45a8ff 10975 /********************* UART Instances : Smard card mode ***********************/
bogdanm 0:9b334a45a8ff 10976 #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
bogdanm 0:9b334a45a8ff 10977 ((INSTANCE) == USART2) || \
bogdanm 0:9b334a45a8ff 10978 ((INSTANCE) == USART3))
bogdanm 0:9b334a45a8ff 10979
bogdanm 0:9b334a45a8ff 10980 /*********************** UART Instances : IRDA mode ***************************/
bogdanm 0:9b334a45a8ff 10981 #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
bogdanm 0:9b334a45a8ff 10982 ((INSTANCE) == USART2) || \
bogdanm 0:9b334a45a8ff 10983 ((INSTANCE) == USART3))
bogdanm 0:9b334a45a8ff 10984
bogdanm 0:9b334a45a8ff 10985 /***************** UART Instances : Multi-Processor mode **********************/
bogdanm 0:9b334a45a8ff 10986 #define IS_UART_MULTIPROCESSOR_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
bogdanm 0:9b334a45a8ff 10987 ((INSTANCE) == USART2) || \
bogdanm 0:9b334a45a8ff 10988 ((INSTANCE) == USART3))
bogdanm 0:9b334a45a8ff 10989
bogdanm 0:9b334a45a8ff 10990 /***************** UART Instances : DMA mode available **********************/
bogdanm 0:9b334a45a8ff 10991 #define IS_UART_DMA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
bogdanm 0:9b334a45a8ff 10992 ((INSTANCE) == USART2) || \
bogdanm 0:9b334a45a8ff 10993 ((INSTANCE) == USART3))
bogdanm 0:9b334a45a8ff 10994
bogdanm 0:9b334a45a8ff 10995 /****************************** RTC Instances *********************************/
bogdanm 0:9b334a45a8ff 10996 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
bogdanm 0:9b334a45a8ff 10997
bogdanm 0:9b334a45a8ff 10998 /**************************** WWDG Instances *****************************/
bogdanm 0:9b334a45a8ff 10999 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
bogdanm 0:9b334a45a8ff 11000
bogdanm 0:9b334a45a8ff 11001 /****************************** USB Instances ********************************/
bogdanm 0:9b334a45a8ff 11002 #define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)
bogdanm 0:9b334a45a8ff 11003
bogdanm 0:9b334a45a8ff 11004
bogdanm 0:9b334a45a8ff 11005
bogdanm 0:9b334a45a8ff 11006
bogdanm 0:9b334a45a8ff 11007 /**
bogdanm 0:9b334a45a8ff 11008 * @}
bogdanm 0:9b334a45a8ff 11009 */
bogdanm 0:9b334a45a8ff 11010 /******************************************************************************/
bogdanm 0:9b334a45a8ff 11011 /* For a painless codes migration between the STM32F1xx device product */
bogdanm 0:9b334a45a8ff 11012 /* lines, the aliases defined below are put in place to overcome the */
bogdanm 0:9b334a45a8ff 11013 /* differences in the interrupt handlers and IRQn definitions. */
bogdanm 0:9b334a45a8ff 11014 /* No need to update developed interrupt code when moving across */
bogdanm 0:9b334a45a8ff 11015 /* product lines within the same STM32F1 Family */
bogdanm 0:9b334a45a8ff 11016 /******************************************************************************/
bogdanm 0:9b334a45a8ff 11017
bogdanm 0:9b334a45a8ff 11018 /* Aliases for __IRQn */
mbed_official 124:6a4a5b7d7324 11019 #define ADC1_IRQn ADC1_2_IRQn
mbed_official 124:6a4a5b7d7324 11020 #define TIM1_BRK_TIM15_IRQn TIM1_BRK_IRQn
mbed_official 124:6a4a5b7d7324 11021 #define TIM1_BRK_TIM9_IRQn TIM1_BRK_IRQn
mbed_official 124:6a4a5b7d7324 11022 #define TIM9_IRQn TIM1_BRK_IRQn
mbed_official 124:6a4a5b7d7324 11023 #define TIM1_TRG_COM_TIM11_IRQn TIM1_TRG_COM_IRQn
mbed_official 124:6a4a5b7d7324 11024 #define TIM1_TRG_COM_TIM17_IRQn TIM1_TRG_COM_IRQn
mbed_official 124:6a4a5b7d7324 11025 #define TIM11_IRQn TIM1_TRG_COM_IRQn
mbed_official 124:6a4a5b7d7324 11026 #define TIM10_IRQn TIM1_UP_IRQn
mbed_official 124:6a4a5b7d7324 11027 #define TIM1_UP_TIM16_IRQn TIM1_UP_IRQn
mbed_official 124:6a4a5b7d7324 11028 #define TIM1_UP_TIM10_IRQn TIM1_UP_IRQn
mbed_official 124:6a4a5b7d7324 11029 #define CEC_IRQn USBWakeUp_IRQn
mbed_official 124:6a4a5b7d7324 11030 #define OTG_FS_WKUP_IRQn USBWakeUp_IRQn
mbed_official 124:6a4a5b7d7324 11031 #define CAN1_TX_IRQn USB_HP_CAN1_TX_IRQn
mbed_official 124:6a4a5b7d7324 11032 #define USB_HP_IRQn USB_HP_CAN1_TX_IRQn
mbed_official 124:6a4a5b7d7324 11033 #define USB_LP_IRQn USB_LP_CAN1_RX0_IRQn
mbed_official 124:6a4a5b7d7324 11034 #define CAN1_RX0_IRQn USB_LP_CAN1_RX0_IRQn
bogdanm 0:9b334a45a8ff 11035
bogdanm 0:9b334a45a8ff 11036
bogdanm 0:9b334a45a8ff 11037 /* Aliases for __IRQHandler */
mbed_official 124:6a4a5b7d7324 11038 #define ADC1_IRQHandler ADC1_2_IRQHandler
mbed_official 124:6a4a5b7d7324 11039 #define TIM1_BRK_TIM15_IRQHandler TIM1_BRK_IRQHandler
mbed_official 124:6a4a5b7d7324 11040 #define TIM1_BRK_TIM9_IRQHandler TIM1_BRK_IRQHandler
mbed_official 124:6a4a5b7d7324 11041 #define TIM9_IRQHandler TIM1_BRK_IRQHandler
mbed_official 124:6a4a5b7d7324 11042 #define TIM1_TRG_COM_TIM11_IRQHandler TIM1_TRG_COM_IRQHandler
mbed_official 124:6a4a5b7d7324 11043 #define TIM1_TRG_COM_TIM17_IRQHandler TIM1_TRG_COM_IRQHandler
mbed_official 124:6a4a5b7d7324 11044 #define TIM11_IRQHandler TIM1_TRG_COM_IRQHandler
mbed_official 124:6a4a5b7d7324 11045 #define TIM10_IRQHandler TIM1_UP_IRQHandler
mbed_official 124:6a4a5b7d7324 11046 #define TIM1_UP_TIM16_IRQHandler TIM1_UP_IRQHandler
mbed_official 124:6a4a5b7d7324 11047 #define TIM1_UP_TIM10_IRQHandler TIM1_UP_IRQHandler
mbed_official 124:6a4a5b7d7324 11048 #define CEC_IRQHandler USBWakeUp_IRQHandler
mbed_official 124:6a4a5b7d7324 11049 #define OTG_FS_WKUP_IRQHandler USBWakeUp_IRQHandler
mbed_official 124:6a4a5b7d7324 11050 #define CAN1_TX_IRQHandler USB_HP_CAN1_TX_IRQHandler
mbed_official 124:6a4a5b7d7324 11051 #define USB_HP_IRQHandler USB_HP_CAN1_TX_IRQHandler
mbed_official 124:6a4a5b7d7324 11052 #define USB_LP_IRQHandler USB_LP_CAN1_RX0_IRQHandler
mbed_official 124:6a4a5b7d7324 11053 #define CAN1_RX0_IRQHandler USB_LP_CAN1_RX0_IRQHandler
bogdanm 0:9b334a45a8ff 11054
bogdanm 0:9b334a45a8ff 11055
bogdanm 0:9b334a45a8ff 11056 /**
bogdanm 0:9b334a45a8ff 11057 * @}
bogdanm 0:9b334a45a8ff 11058 */
bogdanm 0:9b334a45a8ff 11059
bogdanm 0:9b334a45a8ff 11060 /**
bogdanm 0:9b334a45a8ff 11061 * @}
bogdanm 0:9b334a45a8ff 11062 */
bogdanm 0:9b334a45a8ff 11063
bogdanm 0:9b334a45a8ff 11064
bogdanm 0:9b334a45a8ff 11065 #ifdef __cplusplus
bogdanm 0:9b334a45a8ff 11066 }
bogdanm 0:9b334a45a8ff 11067 #endif /* __cplusplus */
bogdanm 0:9b334a45a8ff 11068
bogdanm 0:9b334a45a8ff 11069 #endif /* __STM32F103xB_H */
bogdanm 0:9b334a45a8ff 11070
bogdanm 0:9b334a45a8ff 11071
bogdanm 0:9b334a45a8ff 11072
bogdanm 0:9b334a45a8ff 11073 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/