Paul Paterson / mbed-dev

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of mbed-dev by mbed official

targets/TARGET_Maxim/TARGET_MAX32620/device/uart_regs.h@149:156823d33999, 2016-10-28 (annotated)

Committer:
<>
Date:
Fri Oct 28 11:17:30 2016 +0100
Revision:
149:156823d33999
Parent:
targets/cmsis/TARGET_Maxim/TARGET_MAX32620/uart_regs.h@144:ef7eb2e8f9f7 
This updates the lib to the mbed lib v128



NOTE: This release includes a restructuring of the file and directory locations and thus some

include paths in your code may need updating accordingly.

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 144:ef7eb2e8f9f7 1 /*******************************************************************************
<> 144:ef7eb2e8f9f7 2 * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.
<> 144:ef7eb2e8f9f7 3 *
<> 144:ef7eb2e8f9f7 4 * Permission is hereby granted, free of charge, to any person obtaining a
<> 144:ef7eb2e8f9f7 5 * copy of this software and associated documentation files (the "Software"),
<> 144:ef7eb2e8f9f7 6 * to deal in the Software without restriction, including without limitation
<> 144:ef7eb2e8f9f7 7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<> 144:ef7eb2e8f9f7 8 * and/or sell copies of the Software, and to permit persons to whom the
<> 144:ef7eb2e8f9f7 9 * Software is furnished to do so, subject to the following conditions:
<> 144:ef7eb2e8f9f7 10 *
<> 144:ef7eb2e8f9f7 11 * The above copyright notice and this permission notice shall be included
<> 144:ef7eb2e8f9f7 12 * in all copies or substantial portions of the Software.
<> 144:ef7eb2e8f9f7 13 *
<> 144:ef7eb2e8f9f7 14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
<> 144:ef7eb2e8f9f7 15 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
<> 144:ef7eb2e8f9f7 16 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
<> 144:ef7eb2e8f9f7 17 * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES
<> 144:ef7eb2e8f9f7 18 * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<> 144:ef7eb2e8f9f7 19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<> 144:ef7eb2e8f9f7 20 * OTHER DEALINGS IN THE SOFTWARE.
<> 144:ef7eb2e8f9f7 21 *
<> 144:ef7eb2e8f9f7 22 * Except as contained in this notice, the name of Maxim Integrated
<> 144:ef7eb2e8f9f7 23 * Products, Inc. shall not be used except as stated in the Maxim Integrated
<> 144:ef7eb2e8f9f7 24 * Products, Inc. Branding Policy.
<> 144:ef7eb2e8f9f7 25 *
<> 144:ef7eb2e8f9f7 26 * The mere transfer of this software does not imply any licenses
<> 144:ef7eb2e8f9f7 27 * of trade secrets, proprietary technology, copyrights, patents,
<> 144:ef7eb2e8f9f7 28 * trademarks, maskwork rights, or any other form of intellectual
<> 144:ef7eb2e8f9f7 29 * property whatsoever. Maxim Integrated Products, Inc. retains all
<> 144:ef7eb2e8f9f7 30 * ownership rights.
<> 144:ef7eb2e8f9f7 31 *******************************************************************************
<> 144:ef7eb2e8f9f7 32 */
<> 144:ef7eb2e8f9f7 33
<> 144:ef7eb2e8f9f7 34 #ifndef _MXC_UART_REGS_H_
<> 144:ef7eb2e8f9f7 35 #define _MXC_UART_REGS_H_
<> 144:ef7eb2e8f9f7 36
<> 144:ef7eb2e8f9f7 37 #ifdef __cplusplus
<> 144:ef7eb2e8f9f7 38 extern "C" {
<> 144:ef7eb2e8f9f7 39 #endif
<> 144:ef7eb2e8f9f7 40
<> 144:ef7eb2e8f9f7 41 #include <stdint.h>
<> 144:ef7eb2e8f9f7 42
<> 144:ef7eb2e8f9f7 43 /*
<> 144:ef7eb2e8f9f7 44 If types are not defined elsewhere (CMSIS) define them here
<> 144:ef7eb2e8f9f7 45 */
<> 144:ef7eb2e8f9f7 46 #ifndef __IO
<> 144:ef7eb2e8f9f7 47 #define __IO volatile
<> 144:ef7eb2e8f9f7 48 #endif
<> 144:ef7eb2e8f9f7 49 #ifndef __I
<> 144:ef7eb2e8f9f7 50 #define __I volatile const
<> 144:ef7eb2e8f9f7 51 #endif
<> 144:ef7eb2e8f9f7 52 #ifndef __O
<> 144:ef7eb2e8f9f7 53 #define __O volatile
<> 144:ef7eb2e8f9f7 54 #endif
<> 144:ef7eb2e8f9f7 55
<> 144:ef7eb2e8f9f7 56
<> 144:ef7eb2e8f9f7 57 /*
<> 144:ef7eb2e8f9f7 58 Typedefed structure(s) for module registers (per instance or section) with direct 32-bit
<> 144:ef7eb2e8f9f7 59 access to each register in module.
<> 144:ef7eb2e8f9f7 60 */
<> 144:ef7eb2e8f9f7 61
<> 144:ef7eb2e8f9f7 62 /* Offset Register Description
<> 144:ef7eb2e8f9f7 63 ============= ============================================================================ */
<> 144:ef7eb2e8f9f7 64 typedef struct {
<> 144:ef7eb2e8f9f7 65 __IO uint32_t ctrl; /* 0x0000 UART Control Register */
<> 144:ef7eb2e8f9f7 66 __IO uint32_t baud; /* 0x0004 UART Baud Control Register */
<> 144:ef7eb2e8f9f7 67 __IO uint32_t tx_fifo_ctrl; /* 0x0008 UART TX FIFO Control Register */
<> 144:ef7eb2e8f9f7 68 __IO uint32_t rx_fifo_ctrl; /* 0x000C UART RX FIFO Control Register */
<> 144:ef7eb2e8f9f7 69 __IO uint32_t md_ctrl; /* 0x0010 UART Multidrop Control Register */
<> 144:ef7eb2e8f9f7 70 __IO uint32_t intfl; /* 0x0014 UART Interrupt Flags */
<> 144:ef7eb2e8f9f7 71 __IO uint32_t inten; /* 0x0018 UART Interrupt Enable/Disable Controls */
<> 144:ef7eb2e8f9f7 72 } mxc_uart_regs_t;
<> 144:ef7eb2e8f9f7 73
<> 144:ef7eb2e8f9f7 74
<> 144:ef7eb2e8f9f7 75 /* Offset Register Description
<> 144:ef7eb2e8f9f7 76 ============= ============================================================================ */
<> 144:ef7eb2e8f9f7 77 typedef struct {
<> 144:ef7eb2e8f9f7 78 union { /* 0x0000-0x07FC FIFO Write Point for Data to Transmit */
<> 144:ef7eb2e8f9f7 79 __IO uint8_t tx_8[2048];
<> 144:ef7eb2e8f9f7 80 __IO uint16_t tx_16[1024];
<> 144:ef7eb2e8f9f7 81 __IO uint32_t tx_32[512];
<> 144:ef7eb2e8f9f7 82 };
<> 144:ef7eb2e8f9f7 83 union { /* 0x0800-0x0FFC FIFO Read Point for Received Data */
<> 144:ef7eb2e8f9f7 84 __IO uint8_t rx_8[2048];
<> 144:ef7eb2e8f9f7 85 __IO uint16_t rx_16[1024];
<> 144:ef7eb2e8f9f7 86 __IO uint32_t rx_32[512];
<> 144:ef7eb2e8f9f7 87 };
<> 144:ef7eb2e8f9f7 88 } mxc_uart_fifo_regs_t;
<> 144:ef7eb2e8f9f7 89
<> 144:ef7eb2e8f9f7 90
<> 144:ef7eb2e8f9f7 91 /*
<> 144:ef7eb2e8f9f7 92 Register offsets for module UART.
<> 144:ef7eb2e8f9f7 93 */
<> 144:ef7eb2e8f9f7 94
<> 144:ef7eb2e8f9f7 95 #define MXC_R_UART_OFFS_CTRL ((uint32_t)0x00000000UL)
<> 144:ef7eb2e8f9f7 96 #define MXC_R_UART_OFFS_BAUD ((uint32_t)0x00000004UL)
<> 144:ef7eb2e8f9f7 97 #define MXC_R_UART_OFFS_TX_FIFO_CTRL ((uint32_t)0x00000008UL)
<> 144:ef7eb2e8f9f7 98 #define MXC_R_UART_OFFS_RX_FIFO_CTRL ((uint32_t)0x0000000CUL)
<> 144:ef7eb2e8f9f7 99 #define MXC_R_UART_OFFS_MD_CTRL ((uint32_t)0x00000010UL)
<> 144:ef7eb2e8f9f7 100 #define MXC_R_UART_OFFS_INTFL ((uint32_t)0x00000014UL)
<> 144:ef7eb2e8f9f7 101 #define MXC_R_UART_OFFS_INTEN ((uint32_t)0x00000018UL)
<> 144:ef7eb2e8f9f7 102 #define MXC_R_UART_FIFO_OFFS_TX ((uint32_t)0x00000000UL)
<> 144:ef7eb2e8f9f7 103 #define MXC_R_UART_FIFO_OFFS_RX ((uint32_t)0x00000800UL)
<> 144:ef7eb2e8f9f7 104
<> 144:ef7eb2e8f9f7 105
<> 144:ef7eb2e8f9f7 106 /*
<> 144:ef7eb2e8f9f7 107 Field positions and masks for module UART.
<> 144:ef7eb2e8f9f7 108 */
<> 144:ef7eb2e8f9f7 109
<> 144:ef7eb2e8f9f7 110 #define MXC_F_UART_CTRL_UART_EN_POS 0
<> 144:ef7eb2e8f9f7 111 #define MXC_F_UART_CTRL_UART_EN ((uint32_t)(0x00000001UL << MXC_F_UART_CTRL_UART_EN_POS))
<> 144:ef7eb2e8f9f7 112 #define MXC_F_UART_CTRL_RX_FIFO_EN_POS 1
<> 144:ef7eb2e8f9f7 113 #define MXC_F_UART_CTRL_RX_FIFO_EN ((uint32_t)(0x00000001UL << MXC_F_UART_CTRL_RX_FIFO_EN_POS))
<> 144:ef7eb2e8f9f7 114 #define MXC_F_UART_CTRL_TX_FIFO_EN_POS 2
<> 144:ef7eb2e8f9f7 115 #define MXC_F_UART_CTRL_TX_FIFO_EN ((uint32_t)(0x00000001UL << MXC_F_UART_CTRL_TX_FIFO_EN_POS))
<> 144:ef7eb2e8f9f7 116 #define MXC_F_UART_CTRL_DATA_SIZE_POS 4
<> 144:ef7eb2e8f9f7 117 #define MXC_F_UART_CTRL_DATA_SIZE ((uint32_t)(0x00000003UL << MXC_F_UART_CTRL_DATA_SIZE_POS))
<> 144:ef7eb2e8f9f7 118 #define MXC_F_UART_CTRL_EXTRA_STOP_POS 8
<> 144:ef7eb2e8f9f7 119 #define MXC_F_UART_CTRL_EXTRA_STOP ((uint32_t)(0x00000001UL << MXC_F_UART_CTRL_EXTRA_STOP_POS))
<> 144:ef7eb2e8f9f7 120 #define MXC_F_UART_CTRL_PARITY_POS 12
<> 144:ef7eb2e8f9f7 121 #define MXC_F_UART_CTRL_PARITY ((uint32_t)(0x00000003UL << MXC_F_UART_CTRL_PARITY_POS))
<> 144:ef7eb2e8f9f7 122 #define MXC_F_UART_CTRL_CTS_EN_POS 16
<> 144:ef7eb2e8f9f7 123 #define MXC_F_UART_CTRL_CTS_EN ((uint32_t)(0x00000001UL << MXC_F_UART_CTRL_CTS_EN_POS))
<> 144:ef7eb2e8f9f7 124 #define MXC_F_UART_CTRL_CTS_POLARITY_POS 17
<> 144:ef7eb2e8f9f7 125 #define MXC_F_UART_CTRL_CTS_POLARITY ((uint32_t)(0x00000001UL << MXC_F_UART_CTRL_CTS_POLARITY_POS))
<> 144:ef7eb2e8f9f7 126 #define MXC_F_UART_CTRL_RTS_EN_POS 18
<> 144:ef7eb2e8f9f7 127 #define MXC_F_UART_CTRL_RTS_EN ((uint32_t)(0x00000001UL << MXC_F_UART_CTRL_RTS_EN_POS))
<> 144:ef7eb2e8f9f7 128 #define MXC_F_UART_CTRL_RTS_POLARITY_POS 19
<> 144:ef7eb2e8f9f7 129 #define MXC_F_UART_CTRL_RTS_POLARITY ((uint32_t)(0x00000001UL << MXC_F_UART_CTRL_RTS_POLARITY_POS))
<> 144:ef7eb2e8f9f7 130 #define MXC_F_UART_CTRL_RTS_LEVEL_POS 20
<> 144:ef7eb2e8f9f7 131 #define MXC_F_UART_CTRL_RTS_LEVEL ((uint32_t)(0x0000003FUL << MXC_F_UART_CTRL_RTS_LEVEL_POS))
<> 144:ef7eb2e8f9f7 132
<> 144:ef7eb2e8f9f7 133 #define MXC_F_UART_BAUD_BAUD_DIVISOR_POS 0
<> 144:ef7eb2e8f9f7 134 #define MXC_F_UART_BAUD_BAUD_DIVISOR ((uint32_t)(0x000000FFUL << MXC_F_UART_BAUD_BAUD_DIVISOR_POS))
<> 144:ef7eb2e8f9f7 135
<> 144:ef7eb2e8f9f7 136 #define MXC_F_UART_TX_FIFO_CTRL_FIFO_ENTRY_POS 0
<> 144:ef7eb2e8f9f7 137 #define MXC_F_UART_TX_FIFO_CTRL_FIFO_ENTRY ((uint32_t)(0x0000003FUL << MXC_F_UART_TX_FIFO_CTRL_FIFO_ENTRY_POS))
<> 144:ef7eb2e8f9f7 138 #define MXC_F_UART_TX_FIFO_CTRL_FIFO_AE_LVL_POS 16
<> 144:ef7eb2e8f9f7 139 #define MXC_F_UART_TX_FIFO_CTRL_FIFO_AE_LVL ((uint32_t)(0x0000001FUL << MXC_F_UART_TX_FIFO_CTRL_FIFO_AE_LVL_POS))
<> 144:ef7eb2e8f9f7 140
<> 144:ef7eb2e8f9f7 141 #define MXC_F_UART_RX_FIFO_CTRL_FIFO_ENTRY_POS 0
<> 144:ef7eb2e8f9f7 142 #define MXC_F_UART_RX_FIFO_CTRL_FIFO_ENTRY ((uint32_t)(0x0000003FUL << MXC_F_UART_RX_FIFO_CTRL_FIFO_ENTRY_POS))
<> 144:ef7eb2e8f9f7 143 #define MXC_F_UART_RX_FIFO_CTRL_FIFO_AF_LVL_POS 16
<> 144:ef7eb2e8f9f7 144 #define MXC_F_UART_RX_FIFO_CTRL_FIFO_AF_LVL ((uint32_t)(0x0000001FUL << MXC_F_UART_RX_FIFO_CTRL_FIFO_AF_LVL_POS))
<> 144:ef7eb2e8f9f7 145
<> 144:ef7eb2e8f9f7 146 #define MXC_F_UART_MD_CTRL_SLAVE_ADDR_POS 0
<> 144:ef7eb2e8f9f7 147 #define MXC_F_UART_MD_CTRL_SLAVE_ADDR ((uint32_t)(0x000000FFUL << MXC_F_UART_MD_CTRL_SLAVE_ADDR_POS))
<> 144:ef7eb2e8f9f7 148 #define MXC_F_UART_MD_CTRL_SLAVE_ADDR_MSK_POS 8
<> 144:ef7eb2e8f9f7 149 #define MXC_F_UART_MD_CTRL_SLAVE_ADDR_MSK ((uint32_t)(0x000000FFUL << MXC_F_UART_MD_CTRL_SLAVE_ADDR_MSK_POS))
<> 144:ef7eb2e8f9f7 150 #define MXC_F_UART_MD_CTRL_MD_MSTR_POS 16
<> 144:ef7eb2e8f9f7 151 #define MXC_F_UART_MD_CTRL_MD_MSTR ((uint32_t)(0x00000001UL << MXC_F_UART_MD_CTRL_MD_MSTR_POS))
<> 144:ef7eb2e8f9f7 152 #define MXC_F_UART_MD_CTRL_TX_ADDR_MARK_POS 17
<> 144:ef7eb2e8f9f7 153 #define MXC_F_UART_MD_CTRL_TX_ADDR_MARK ((uint32_t)(0x00000001UL << MXC_F_UART_MD_CTRL_TX_ADDR_MARK_POS))
<> 144:ef7eb2e8f9f7 154
<> 144:ef7eb2e8f9f7 155 #define MXC_F_UART_INTFL_TX_DONE_POS 0
<> 144:ef7eb2e8f9f7 156 #define MXC_F_UART_INTFL_TX_DONE ((uint32_t)(0x00000001UL << MXC_F_UART_INTFL_TX_DONE_POS))
<> 144:ef7eb2e8f9f7 157 #define MXC_F_UART_INTFL_TX_UNSTALLED_POS 1
<> 144:ef7eb2e8f9f7 158 #define MXC_F_UART_INTFL_TX_UNSTALLED ((uint32_t)(0x00000001UL << MXC_F_UART_INTFL_TX_UNSTALLED_POS))
<> 144:ef7eb2e8f9f7 159 #define MXC_F_UART_INTFL_TX_FIFO_AE_POS 2
<> 144:ef7eb2e8f9f7 160 #define MXC_F_UART_INTFL_TX_FIFO_AE ((uint32_t)(0x00000001UL << MXC_F_UART_INTFL_TX_FIFO_AE_POS))
<> 144:ef7eb2e8f9f7 161 #define MXC_F_UART_INTFL_RX_FIFO_NOT_EMPTY_POS 3
<> 144:ef7eb2e8f9f7 162 #define MXC_F_UART_INTFL_RX_FIFO_NOT_EMPTY ((uint32_t)(0x00000001UL << MXC_F_UART_INTFL_RX_FIFO_NOT_EMPTY_POS))
<> 144:ef7eb2e8f9f7 163 #define MXC_F_UART_INTFL_RX_STALLED_POS 4
<> 144:ef7eb2e8f9f7 164 #define MXC_F_UART_INTFL_RX_STALLED ((uint32_t)(0x00000001UL << MXC_F_UART_INTFL_RX_STALLED_POS))
<> 144:ef7eb2e8f9f7 165 #define MXC_F_UART_INTFL_RX_FIFO_AF_POS 5
<> 144:ef7eb2e8f9f7 166 #define MXC_F_UART_INTFL_RX_FIFO_AF ((uint32_t)(0x00000001UL << MXC_F_UART_INTFL_RX_FIFO_AF_POS))
<> 144:ef7eb2e8f9f7 167 #define MXC_F_UART_INTFL_RX_FIFO_OVERFLOW_POS 6
<> 144:ef7eb2e8f9f7 168 #define MXC_F_UART_INTFL_RX_FIFO_OVERFLOW ((uint32_t)(0x00000001UL << MXC_F_UART_INTFL_RX_FIFO_OVERFLOW_POS))
<> 144:ef7eb2e8f9f7 169 #define MXC_F_UART_INTFL_RX_FRAMING_ERR_POS 7
<> 144:ef7eb2e8f9f7 170 #define MXC_F_UART_INTFL_RX_FRAMING_ERR ((uint32_t)(0x00000001UL << MXC_F_UART_INTFL_RX_FRAMING_ERR_POS))
<> 144:ef7eb2e8f9f7 171 #define MXC_F_UART_INTFL_RX_PARITY_ERR_POS 8
<> 144:ef7eb2e8f9f7 172 #define MXC_F_UART_INTFL_RX_PARITY_ERR ((uint32_t)(0x00000001UL << MXC_F_UART_INTFL_RX_PARITY_ERR_POS))
<> 144:ef7eb2e8f9f7 173
<> 144:ef7eb2e8f9f7 174 #define MXC_F_UART_INTEN_TX_DONE_POS 0
<> 144:ef7eb2e8f9f7 175 #define MXC_F_UART_INTEN_TX_DONE ((uint32_t)(0x00000001UL << MXC_F_UART_INTEN_TX_DONE_POS))
<> 144:ef7eb2e8f9f7 176 #define MXC_F_UART_INTEN_TX_UNSTALLED_POS 1
<> 144:ef7eb2e8f9f7 177 #define MXC_F_UART_INTEN_TX_UNSTALLED ((uint32_t)(0x00000001UL << MXC_F_UART_INTEN_TX_UNSTALLED_POS))
<> 144:ef7eb2e8f9f7 178 #define MXC_F_UART_INTEN_TX_FIFO_AE_POS 2
<> 144:ef7eb2e8f9f7 179 #define MXC_F_UART_INTEN_TX_FIFO_AE ((uint32_t)(0x00000001UL << MXC_F_UART_INTEN_TX_FIFO_AE_POS))
<> 144:ef7eb2e8f9f7 180 #define MXC_F_UART_INTEN_RX_FIFO_NOT_EMPTY_POS 3
<> 144:ef7eb2e8f9f7 181 #define MXC_F_UART_INTEN_RX_FIFO_NOT_EMPTY ((uint32_t)(0x00000001UL << MXC_F_UART_INTEN_RX_FIFO_NOT_EMPTY_POS))
<> 144:ef7eb2e8f9f7 182 #define MXC_F_UART_INTEN_RX_STALLED_POS 4
<> 144:ef7eb2e8f9f7 183 #define MXC_F_UART_INTEN_RX_STALLED ((uint32_t)(0x00000001UL << MXC_F_UART_INTEN_RX_STALLED_POS))
<> 144:ef7eb2e8f9f7 184 #define MXC_F_UART_INTEN_RX_FIFO_AF_POS 5
<> 144:ef7eb2e8f9f7 185 #define MXC_F_UART_INTEN_RX_FIFO_AF ((uint32_t)(0x00000001UL << MXC_F_UART_INTEN_RX_FIFO_AF_POS))
<> 144:ef7eb2e8f9f7 186 #define MXC_F_UART_INTEN_RX_FIFO_OVERFLOW_POS 6
<> 144:ef7eb2e8f9f7 187 #define MXC_F_UART_INTEN_RX_FIFO_OVERFLOW ((uint32_t)(0x00000001UL << MXC_F_UART_INTEN_RX_FIFO_OVERFLOW_POS))
<> 144:ef7eb2e8f9f7 188 #define MXC_F_UART_INTEN_RX_FRAMING_ERR_POS 7
<> 144:ef7eb2e8f9f7 189 #define MXC_F_UART_INTEN_RX_FRAMING_ERR ((uint32_t)(0x00000001UL << MXC_F_UART_INTEN_RX_FRAMING_ERR_POS))
<> 144:ef7eb2e8f9f7 190 #define MXC_F_UART_INTEN_RX_PARITY_ERR_POS 8
<> 144:ef7eb2e8f9f7 191 #define MXC_F_UART_INTEN_RX_PARITY_ERR ((uint32_t)(0x00000001UL << MXC_F_UART_INTEN_RX_PARITY_ERR_POS))
<> 144:ef7eb2e8f9f7 192
<> 144:ef7eb2e8f9f7 193
<> 144:ef7eb2e8f9f7 194
<> 144:ef7eb2e8f9f7 195 /*
<> 144:ef7eb2e8f9f7 196 Field values and shifted values for module UART.
<> 144:ef7eb2e8f9f7 197 */
<> 144:ef7eb2e8f9f7 198
<> 144:ef7eb2e8f9f7 199 #define MXC_V_UART_CTRL_DATA_SIZE_5_BITS ((uint32_t)(0x00000000UL))
<> 144:ef7eb2e8f9f7 200 #define MXC_V_UART_CTRL_DATA_SIZE_6_BITS ((uint32_t)(0x00000001UL))
<> 144:ef7eb2e8f9f7 201 #define MXC_V_UART_CTRL_DATA_SIZE_7_BITS ((uint32_t)(0x00000002UL))
<> 144:ef7eb2e8f9f7 202 #define MXC_V_UART_CTRL_DATA_SIZE_8_BITS ((uint32_t)(0x00000003UL))
<> 144:ef7eb2e8f9f7 203
<> 144:ef7eb2e8f9f7 204 #define MXC_S_UART_CTRL_DATA_SIZE_5_BITS ((uint32_t)(MXC_V_UART_CTRL_DATA_SIZE_5_BITS << MXC_F_UART_CTRL_DATA_SIZE_POS))
<> 144:ef7eb2e8f9f7 205 #define MXC_S_UART_CTRL_DATA_SIZE_6_BITS ((uint32_t)(MXC_V_UART_CTRL_DATA_SIZE_6_BITS << MXC_F_UART_CTRL_DATA_SIZE_POS))
<> 144:ef7eb2e8f9f7 206 #define MXC_S_UART_CTRL_DATA_SIZE_7_BITS ((uint32_t)(MXC_V_UART_CTRL_DATA_SIZE_7_BITS << MXC_F_UART_CTRL_DATA_SIZE_POS))
<> 144:ef7eb2e8f9f7 207 #define MXC_S_UART_CTRL_DATA_SIZE_8_BITS ((uint32_t)(MXC_V_UART_CTRL_DATA_SIZE_8_BITS << MXC_F_UART_CTRL_DATA_SIZE_POS))
<> 144:ef7eb2e8f9f7 208
<> 144:ef7eb2e8f9f7 209 #define MXC_V_UART_CTRL_PARITY_DISABLE ((uint32_t)(0x00000000UL))
<> 144:ef7eb2e8f9f7 210 #define MXC_V_UART_CTRL_PARITY_ODD ((uint32_t)(0x00000001UL))
<> 144:ef7eb2e8f9f7 211 #define MXC_V_UART_CTRL_PARITY_EVEN ((uint32_t)(0x00000002UL))
<> 144:ef7eb2e8f9f7 212 #define MXC_V_UART_CTRL_PARITY_MARK ((uint32_t)(0x00000003UL))
<> 144:ef7eb2e8f9f7 213
<> 144:ef7eb2e8f9f7 214 #define MXC_S_UART_CTRL_PARITY_DISABLE ((uint32_t)(MXC_V_UART_CTRL_PARITY_DISABLE << MXC_F_UART_CTRL_PARITY_POS))
<> 144:ef7eb2e8f9f7 215 #define MXC_S_UART_CTRL_PARITY_ODD ((uint32_t)(MXC_V_UART_CTRL_PARITY_ODD << MXC_F_UART_CTRL_PARITY_POS))
<> 144:ef7eb2e8f9f7 216 #define MXC_S_UART_CTRL_PARITY_EVEN ((uint32_t)(MXC_V_UART_CTRL_PARITY_EVEN << MXC_F_UART_CTRL_PARITY_POS))
<> 144:ef7eb2e8f9f7 217 #define MXC_S_UART_CTRL_PARITY_MARK ((uint32_t)(MXC_V_UART_CTRL_PARITY_MARK << MXC_F_UART_CTRL_PARITY_POS))
<> 144:ef7eb2e8f9f7 218
<> 144:ef7eb2e8f9f7 219
<> 144:ef7eb2e8f9f7 220
<> 144:ef7eb2e8f9f7 221 #ifdef __cplusplus
<> 144:ef7eb2e8f9f7 222 }
<> 144:ef7eb2e8f9f7 223 #endif
<> 144:ef7eb2e8f9f7 224
<> 144:ef7eb2e8f9f7 225 #endif /* _MXC_UART_REGS_H_ */
<> 144:ef7eb2e8f9f7 226