Mike Pulice
Integrating the ublox LISA C200 modem
Fork of
SprintUSBModemHTTPClientTest
by 
Donatien Garnier
mbed-src/targets/cmsis/TARGET_NXP/TARGET_LPC176X/system_LPC17xx.c@5:3f93dd1d4cb3, 2013-09-26 (annotated)
- Committer:
- sam_grove
- Date:
- Thu Sep 26 00:44:20 2013 -0500
- Revision:
- 5:3f93dd1d4cb3
Exported program and replaced contents of the repo with the source
to build and debug using keil mdk. Libs NOT upto date are lwip, lwip-sys
and socket. these have newer versions under mbed_official but were starting
from a know working point
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| sam_grove | 5:3f93dd1d4cb3 | 1 | /**************************************************************************//** |
| sam_grove | 5:3f93dd1d4cb3 | 2 | * @file system_LPC17xx.c |
| sam_grove | 5:3f93dd1d4cb3 | 3 | * @brief CMSIS Cortex-M3 Device System Source File for |
| sam_grove | 5:3f93dd1d4cb3 | 4 | * NXP LPC17xx Device Series |
| sam_grove | 5:3f93dd1d4cb3 | 5 | * @version V1.11 |
| sam_grove | 5:3f93dd1d4cb3 | 6 | * @date 21. June 2011 |
| sam_grove | 5:3f93dd1d4cb3 | 7 | * |
| sam_grove | 5:3f93dd1d4cb3 | 8 | * @note |
| sam_grove | 5:3f93dd1d4cb3 | 9 | * Copyright (C) 2009-2011 ARM Limited. All rights reserved. |
| sam_grove | 5:3f93dd1d4cb3 | 10 | * |
| sam_grove | 5:3f93dd1d4cb3 | 11 | * @par |
| sam_grove | 5:3f93dd1d4cb3 | 12 | * ARM Limited (ARM) is supplying this software for use with Cortex-M |
| sam_grove | 5:3f93dd1d4cb3 | 13 | * processor based microcontrollers. This file can be freely distributed |
| sam_grove | 5:3f93dd1d4cb3 | 14 | * within development tools that are supporting such ARM based processors. |
| sam_grove | 5:3f93dd1d4cb3 | 15 | * |
| sam_grove | 5:3f93dd1d4cb3 | 16 | * @par |
| sam_grove | 5:3f93dd1d4cb3 | 17 | * THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED |
| sam_grove | 5:3f93dd1d4cb3 | 18 | * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF |
| sam_grove | 5:3f93dd1d4cb3 | 19 | * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. |
| sam_grove | 5:3f93dd1d4cb3 | 20 | * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR |
| sam_grove | 5:3f93dd1d4cb3 | 21 | * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER. |
| sam_grove | 5:3f93dd1d4cb3 | 22 | * |
| sam_grove | 5:3f93dd1d4cb3 | 23 | ******************************************************************************/ |
| sam_grove | 5:3f93dd1d4cb3 | 24 | |
| sam_grove | 5:3f93dd1d4cb3 | 25 | |
| sam_grove | 5:3f93dd1d4cb3 | 26 | #include <stdint.h> |
| sam_grove | 5:3f93dd1d4cb3 | 27 | #include "LPC17xx.h" |
| sam_grove | 5:3f93dd1d4cb3 | 28 | |
| sam_grove | 5:3f93dd1d4cb3 | 29 | |
| sam_grove | 5:3f93dd1d4cb3 | 30 | /** @addtogroup LPC17xx_System |
| sam_grove | 5:3f93dd1d4cb3 | 31 | * @{ |
| sam_grove | 5:3f93dd1d4cb3 | 32 | */ |
| sam_grove | 5:3f93dd1d4cb3 | 33 | |
| sam_grove | 5:3f93dd1d4cb3 | 34 | /* |
| sam_grove | 5:3f93dd1d4cb3 | 35 | //-------- <<< Use Configuration Wizard in Context Menu >>> ------------------ |
| sam_grove | 5:3f93dd1d4cb3 | 36 | */ |
| sam_grove | 5:3f93dd1d4cb3 | 37 | |
| sam_grove | 5:3f93dd1d4cb3 | 38 | /*--------------------- Clock Configuration ---------------------------------- |
| sam_grove | 5:3f93dd1d4cb3 | 39 | // |
| sam_grove | 5:3f93dd1d4cb3 | 40 | // <e> Clock Configuration |
| sam_grove | 5:3f93dd1d4cb3 | 41 | // <h> System Controls and Status Register (SCS) |
| sam_grove | 5:3f93dd1d4cb3 | 42 | // <o1.4> OSCRANGE: Main Oscillator Range Select |
| sam_grove | 5:3f93dd1d4cb3 | 43 | // <0=> 1 MHz to 20 MHz |
| sam_grove | 5:3f93dd1d4cb3 | 44 | // <1=> 15 MHz to 25 MHz |
| sam_grove | 5:3f93dd1d4cb3 | 45 | // <e1.5> OSCEN: Main Oscillator Enable |
| sam_grove | 5:3f93dd1d4cb3 | 46 | // </e> |
| sam_grove | 5:3f93dd1d4cb3 | 47 | // </h> |
| sam_grove | 5:3f93dd1d4cb3 | 48 | // |
| sam_grove | 5:3f93dd1d4cb3 | 49 | // <h> Clock Source Select Register (CLKSRCSEL) |
| sam_grove | 5:3f93dd1d4cb3 | 50 | // <o2.0..1> CLKSRC: PLL Clock Source Selection |
| sam_grove | 5:3f93dd1d4cb3 | 51 | // <0=> Internal RC oscillator |
| sam_grove | 5:3f93dd1d4cb3 | 52 | // <1=> Main oscillator |
| sam_grove | 5:3f93dd1d4cb3 | 53 | // <2=> RTC oscillator |
| sam_grove | 5:3f93dd1d4cb3 | 54 | // </h> |
| sam_grove | 5:3f93dd1d4cb3 | 55 | // |
| sam_grove | 5:3f93dd1d4cb3 | 56 | // <e3> PLL0 Configuration (Main PLL) |
| sam_grove | 5:3f93dd1d4cb3 | 57 | // <h> PLL0 Configuration Register (PLL0CFG) |
| sam_grove | 5:3f93dd1d4cb3 | 58 | // <i> F_cco0 = (2 * M * F_in) / N |
| sam_grove | 5:3f93dd1d4cb3 | 59 | // <i> F_in must be in the range of 32 kHz to 50 MHz |
| sam_grove | 5:3f93dd1d4cb3 | 60 | // <i> F_cco0 must be in the range of 275 MHz to 550 MHz |
| sam_grove | 5:3f93dd1d4cb3 | 61 | // <o4.0..14> MSEL: PLL Multiplier Selection |
| sam_grove | 5:3f93dd1d4cb3 | 62 | // <6-32768><#-1> |
| sam_grove | 5:3f93dd1d4cb3 | 63 | // <i> M Value |
| sam_grove | 5:3f93dd1d4cb3 | 64 | // <o4.16..23> NSEL: PLL Divider Selection |
| sam_grove | 5:3f93dd1d4cb3 | 65 | // <1-256><#-1> |
| sam_grove | 5:3f93dd1d4cb3 | 66 | // <i> N Value |
| sam_grove | 5:3f93dd1d4cb3 | 67 | // </h> |
| sam_grove | 5:3f93dd1d4cb3 | 68 | // </e> |
| sam_grove | 5:3f93dd1d4cb3 | 69 | // |
| sam_grove | 5:3f93dd1d4cb3 | 70 | // <e5> PLL1 Configuration (USB PLL) |
| sam_grove | 5:3f93dd1d4cb3 | 71 | // <h> PLL1 Configuration Register (PLL1CFG) |
| sam_grove | 5:3f93dd1d4cb3 | 72 | // <i> F_usb = M * F_osc or F_usb = F_cco1 / (2 * P) |
| sam_grove | 5:3f93dd1d4cb3 | 73 | // <i> F_cco1 = F_osc * M * 2 * P |
| sam_grove | 5:3f93dd1d4cb3 | 74 | // <i> F_cco1 must be in the range of 156 MHz to 320 MHz |
| sam_grove | 5:3f93dd1d4cb3 | 75 | // <o6.0..4> MSEL: PLL Multiplier Selection |
| sam_grove | 5:3f93dd1d4cb3 | 76 | // <1-32><#-1> |
| sam_grove | 5:3f93dd1d4cb3 | 77 | // <i> M Value (for USB maximum value is 4) |
| sam_grove | 5:3f93dd1d4cb3 | 78 | // <o6.5..6> PSEL: PLL Divider Selection |
| sam_grove | 5:3f93dd1d4cb3 | 79 | // <0=> 1 |
| sam_grove | 5:3f93dd1d4cb3 | 80 | // <1=> 2 |
| sam_grove | 5:3f93dd1d4cb3 | 81 | // <2=> 4 |
| sam_grove | 5:3f93dd1d4cb3 | 82 | // <3=> 8 |
| sam_grove | 5:3f93dd1d4cb3 | 83 | // <i> P Value |
| sam_grove | 5:3f93dd1d4cb3 | 84 | // </h> |
| sam_grove | 5:3f93dd1d4cb3 | 85 | // </e> |
| sam_grove | 5:3f93dd1d4cb3 | 86 | // |
| sam_grove | 5:3f93dd1d4cb3 | 87 | // <h> CPU Clock Configuration Register (CCLKCFG) |
| sam_grove | 5:3f93dd1d4cb3 | 88 | // <o7.0..7> CCLKSEL: Divide Value for CPU Clock from PLL0 |
| sam_grove | 5:3f93dd1d4cb3 | 89 | // <1-256><#-1> |
| sam_grove | 5:3f93dd1d4cb3 | 90 | // </h> |
| sam_grove | 5:3f93dd1d4cb3 | 91 | // |
| sam_grove | 5:3f93dd1d4cb3 | 92 | // <h> USB Clock Configuration Register (USBCLKCFG) |
| sam_grove | 5:3f93dd1d4cb3 | 93 | // <o8.0..3> USBSEL: Divide Value for USB Clock from PLL0 |
| sam_grove | 5:3f93dd1d4cb3 | 94 | // <0-15> |
| sam_grove | 5:3f93dd1d4cb3 | 95 | // <i> Divide is USBSEL + 1 |
| sam_grove | 5:3f93dd1d4cb3 | 96 | // </h> |
| sam_grove | 5:3f93dd1d4cb3 | 97 | // |
| sam_grove | 5:3f93dd1d4cb3 | 98 | // <h> Peripheral Clock Selection Register 0 (PCLKSEL0) |
| sam_grove | 5:3f93dd1d4cb3 | 99 | // <o9.0..1> PCLK_WDT: Peripheral Clock Selection for WDT |
| sam_grove | 5:3f93dd1d4cb3 | 100 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 101 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 102 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 103 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 104 | // <o9.2..3> PCLK_TIMER0: Peripheral Clock Selection for TIMER0 |
| sam_grove | 5:3f93dd1d4cb3 | 105 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 106 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 107 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 108 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 109 | // <o9.4..5> PCLK_TIMER1: Peripheral Clock Selection for TIMER1 |
| sam_grove | 5:3f93dd1d4cb3 | 110 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 111 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 112 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 113 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 114 | // <o9.6..7> PCLK_UART0: Peripheral Clock Selection for UART0 |
| sam_grove | 5:3f93dd1d4cb3 | 115 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 116 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 117 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 118 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 119 | // <o9.8..9> PCLK_UART1: Peripheral Clock Selection for UART1 |
| sam_grove | 5:3f93dd1d4cb3 | 120 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 121 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 122 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 123 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 124 | // <o9.12..13> PCLK_PWM1: Peripheral Clock Selection for PWM1 |
| sam_grove | 5:3f93dd1d4cb3 | 125 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 126 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 127 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 128 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 129 | // <o9.14..15> PCLK_I2C0: Peripheral Clock Selection for I2C0 |
| sam_grove | 5:3f93dd1d4cb3 | 130 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 131 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 132 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 133 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 134 | // <o9.16..17> PCLK_SPI: Peripheral Clock Selection for SPI |
| sam_grove | 5:3f93dd1d4cb3 | 135 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 136 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 137 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 138 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 139 | // <o9.20..21> PCLK_SSP1: Peripheral Clock Selection for SSP1 |
| sam_grove | 5:3f93dd1d4cb3 | 140 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 141 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 142 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 143 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 144 | // <o9.22..23> PCLK_DAC: Peripheral Clock Selection for DAC |
| sam_grove | 5:3f93dd1d4cb3 | 145 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 146 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 147 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 148 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 149 | // <o9.24..25> PCLK_ADC: Peripheral Clock Selection for ADC |
| sam_grove | 5:3f93dd1d4cb3 | 150 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 151 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 152 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 153 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 154 | // <o9.26..27> PCLK_CAN1: Peripheral Clock Selection for CAN1 |
| sam_grove | 5:3f93dd1d4cb3 | 155 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 156 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 157 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 158 | // <3=> Pclk = Hclk / 6 |
| sam_grove | 5:3f93dd1d4cb3 | 159 | // <o9.28..29> PCLK_CAN2: Peripheral Clock Selection for CAN2 |
| sam_grove | 5:3f93dd1d4cb3 | 160 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 161 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 162 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 163 | // <3=> Pclk = Hclk / 6 |
| sam_grove | 5:3f93dd1d4cb3 | 164 | // <o9.30..31> PCLK_ACF: Peripheral Clock Selection for ACF |
| sam_grove | 5:3f93dd1d4cb3 | 165 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 166 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 167 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 168 | // <3=> Pclk = Hclk / 6 |
| sam_grove | 5:3f93dd1d4cb3 | 169 | // </h> |
| sam_grove | 5:3f93dd1d4cb3 | 170 | // |
| sam_grove | 5:3f93dd1d4cb3 | 171 | // <h> Peripheral Clock Selection Register 1 (PCLKSEL1) |
| sam_grove | 5:3f93dd1d4cb3 | 172 | // <o10.0..1> PCLK_QEI: Peripheral Clock Selection for the Quadrature Encoder Interface |
| sam_grove | 5:3f93dd1d4cb3 | 173 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 174 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 175 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 176 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 177 | // <o10.2..3> PCLK_GPIO: Peripheral Clock Selection for GPIOs |
| sam_grove | 5:3f93dd1d4cb3 | 178 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 179 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 180 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 181 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 182 | // <o10.4..5> PCLK_PCB: Peripheral Clock Selection for the Pin Connect Block |
| sam_grove | 5:3f93dd1d4cb3 | 183 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 184 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 185 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 186 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 187 | // <o10.6..7> PCLK_I2C1: Peripheral Clock Selection for I2C1 |
| sam_grove | 5:3f93dd1d4cb3 | 188 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 189 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 190 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 191 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 192 | // <o10.10..11> PCLK_SSP0: Peripheral Clock Selection for SSP0 |
| sam_grove | 5:3f93dd1d4cb3 | 193 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 194 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 195 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 196 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 197 | // <o10.12..13> PCLK_TIMER2: Peripheral Clock Selection for TIMER2 |
| sam_grove | 5:3f93dd1d4cb3 | 198 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 199 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 200 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 201 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 202 | // <o10.14..15> PCLK_TIMER3: Peripheral Clock Selection for TIMER3 |
| sam_grove | 5:3f93dd1d4cb3 | 203 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 204 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 205 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 206 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 207 | // <o10.16..17> PCLK_UART2: Peripheral Clock Selection for UART2 |
| sam_grove | 5:3f93dd1d4cb3 | 208 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 209 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 210 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 211 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 212 | // <o10.18..19> PCLK_UART3: Peripheral Clock Selection for UART3 |
| sam_grove | 5:3f93dd1d4cb3 | 213 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 214 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 215 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 216 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 217 | // <o10.20..21> PCLK_I2C2: Peripheral Clock Selection for I2C2 |
| sam_grove | 5:3f93dd1d4cb3 | 218 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 219 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 220 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 221 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 222 | // <o10.22..23> PCLK_I2S: Peripheral Clock Selection for I2S |
| sam_grove | 5:3f93dd1d4cb3 | 223 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 224 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 225 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 226 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 227 | // <o10.26..27> PCLK_RIT: Peripheral Clock Selection for the Repetitive Interrupt Timer |
| sam_grove | 5:3f93dd1d4cb3 | 228 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 229 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 230 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 231 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 232 | // <o10.28..29> PCLK_SYSCON: Peripheral Clock Selection for the System Control Block |
| sam_grove | 5:3f93dd1d4cb3 | 233 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 234 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 235 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 236 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 237 | // <o10.30..31> PCLK_MC: Peripheral Clock Selection for the Motor Control PWM |
| sam_grove | 5:3f93dd1d4cb3 | 238 | // <0=> Pclk = Cclk / 4 |
| sam_grove | 5:3f93dd1d4cb3 | 239 | // <1=> Pclk = Cclk |
| sam_grove | 5:3f93dd1d4cb3 | 240 | // <2=> Pclk = Cclk / 2 |
| sam_grove | 5:3f93dd1d4cb3 | 241 | // <3=> Pclk = Hclk / 8 |
| sam_grove | 5:3f93dd1d4cb3 | 242 | // </h> |
| sam_grove | 5:3f93dd1d4cb3 | 243 | // |
| sam_grove | 5:3f93dd1d4cb3 | 244 | // <h> Power Control for Peripherals Register (PCONP) |
| sam_grove | 5:3f93dd1d4cb3 | 245 | // <o11.1> PCTIM0: Timer/Counter 0 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 246 | // <o11.2> PCTIM1: Timer/Counter 1 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 247 | // <o11.3> PCUART0: UART 0 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 248 | // <o11.4> PCUART1: UART 1 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 249 | // <o11.6> PCPWM1: PWM 1 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 250 | // <o11.7> PCI2C0: I2C interface 0 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 251 | // <o11.8> PCSPI: SPI interface power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 252 | // <o11.9> PCRTC: RTC power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 253 | // <o11.10> PCSSP1: SSP interface 1 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 254 | // <o11.12> PCAD: A/D converter power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 255 | // <o11.13> PCCAN1: CAN controller 1 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 256 | // <o11.14> PCCAN2: CAN controller 2 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 257 | // <o11.15> PCGPIO: GPIOs power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 258 | // <o11.16> PCRIT: Repetitive interrupt timer power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 259 | // <o11.17> PCMC: Motor control PWM power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 260 | // <o11.18> PCQEI: Quadrature encoder interface power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 261 | // <o11.19> PCI2C1: I2C interface 1 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 262 | // <o11.21> PCSSP0: SSP interface 0 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 263 | // <o11.22> PCTIM2: Timer 2 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 264 | // <o11.23> PCTIM3: Timer 3 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 265 | // <o11.24> PCUART2: UART 2 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 266 | // <o11.25> PCUART3: UART 3 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 267 | // <o11.26> PCI2C2: I2C interface 2 power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 268 | // <o11.27> PCI2S: I2S interface power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 269 | // <o11.29> PCGPDMA: GP DMA function power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 270 | // <o11.30> PCENET: Ethernet block power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 271 | // <o11.31> PCUSB: USB interface power/clock enable |
| sam_grove | 5:3f93dd1d4cb3 | 272 | // </h> |
| sam_grove | 5:3f93dd1d4cb3 | 273 | // |
| sam_grove | 5:3f93dd1d4cb3 | 274 | // <h> Clock Output Configuration Register (CLKOUTCFG) |
| sam_grove | 5:3f93dd1d4cb3 | 275 | // <o12.0..3> CLKOUTSEL: Selects clock source for CLKOUT |
| sam_grove | 5:3f93dd1d4cb3 | 276 | // <0=> CPU clock |
| sam_grove | 5:3f93dd1d4cb3 | 277 | // <1=> Main oscillator |
| sam_grove | 5:3f93dd1d4cb3 | 278 | // <2=> Internal RC oscillator |
| sam_grove | 5:3f93dd1d4cb3 | 279 | // <3=> USB clock |
| sam_grove | 5:3f93dd1d4cb3 | 280 | // <4=> RTC oscillator |
| sam_grove | 5:3f93dd1d4cb3 | 281 | // <o12.4..7> CLKOUTDIV: Selects clock divider for CLKOUT |
| sam_grove | 5:3f93dd1d4cb3 | 282 | // <1-16><#-1> |
| sam_grove | 5:3f93dd1d4cb3 | 283 | // <o12.8> CLKOUT_EN: CLKOUT enable control |
| sam_grove | 5:3f93dd1d4cb3 | 284 | // </h> |
| sam_grove | 5:3f93dd1d4cb3 | 285 | // |
| sam_grove | 5:3f93dd1d4cb3 | 286 | // </e> |
| sam_grove | 5:3f93dd1d4cb3 | 287 | */ |
| sam_grove | 5:3f93dd1d4cb3 | 288 | |
| sam_grove | 5:3f93dd1d4cb3 | 289 | |
| sam_grove | 5:3f93dd1d4cb3 | 290 | |
| sam_grove | 5:3f93dd1d4cb3 | 291 | /** @addtogroup LPC17xx_System_Defines LPC17xx System Defines |
| sam_grove | 5:3f93dd1d4cb3 | 292 | @{ |
| sam_grove | 5:3f93dd1d4cb3 | 293 | */ |
| sam_grove | 5:3f93dd1d4cb3 | 294 | |
| sam_grove | 5:3f93dd1d4cb3 | 295 | #define CLOCK_SETUP 1 |
| sam_grove | 5:3f93dd1d4cb3 | 296 | #define SCS_Val 0x00000020 |
| sam_grove | 5:3f93dd1d4cb3 | 297 | #define CLKSRCSEL_Val 0x00000001 |
| sam_grove | 5:3f93dd1d4cb3 | 298 | #define PLL0_SETUP 1 |
| sam_grove | 5:3f93dd1d4cb3 | 299 | |
| sam_grove | 5:3f93dd1d4cb3 | 300 | #ifdef MCB1700 |
| sam_grove | 5:3f93dd1d4cb3 | 301 | # define PLL0CFG_Val 0x00050063 |
| sam_grove | 5:3f93dd1d4cb3 | 302 | # define PLL1_SETUP 1 |
| sam_grove | 5:3f93dd1d4cb3 | 303 | # define PLL1CFG_Val 0x00000023 |
| sam_grove | 5:3f93dd1d4cb3 | 304 | # define CCLKCFG_Val 0x00000003 |
| sam_grove | 5:3f93dd1d4cb3 | 305 | # define USBCLKCFG_Val 0x00000000 |
| sam_grove | 5:3f93dd1d4cb3 | 306 | #else |
| sam_grove | 5:3f93dd1d4cb3 | 307 | # define PLL0CFG_Val 0x0000000B |
| sam_grove | 5:3f93dd1d4cb3 | 308 | # define PLL1_SETUP 0 |
| sam_grove | 5:3f93dd1d4cb3 | 309 | # define PLL1CFG_Val 0x00000000 |
| sam_grove | 5:3f93dd1d4cb3 | 310 | # define CCLKCFG_Val 0x00000002 |
| sam_grove | 5:3f93dd1d4cb3 | 311 | # define USBCLKCFG_Val 0x00000005 |
| sam_grove | 5:3f93dd1d4cb3 | 312 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 313 | |
| sam_grove | 5:3f93dd1d4cb3 | 314 | #define PCLKSEL0_Val 0x00000000 |
| sam_grove | 5:3f93dd1d4cb3 | 315 | #define PCLKSEL1_Val 0x00000000 |
| sam_grove | 5:3f93dd1d4cb3 | 316 | #define PCONP_Val 0x042887DE |
| sam_grove | 5:3f93dd1d4cb3 | 317 | #define CLKOUTCFG_Val 0x00000000 |
| sam_grove | 5:3f93dd1d4cb3 | 318 | |
| sam_grove | 5:3f93dd1d4cb3 | 319 | |
| sam_grove | 5:3f93dd1d4cb3 | 320 | /*--------------------- Flash Accelerator Configuration ---------------------- |
| sam_grove | 5:3f93dd1d4cb3 | 321 | // |
| sam_grove | 5:3f93dd1d4cb3 | 322 | // <e> Flash Accelerator Configuration |
| sam_grove | 5:3f93dd1d4cb3 | 323 | // <o1.12..15> FLASHTIM: Flash Access Time |
| sam_grove | 5:3f93dd1d4cb3 | 324 | // <0=> 1 CPU clock (for CPU clock up to 20 MHz) |
| sam_grove | 5:3f93dd1d4cb3 | 325 | // <1=> 2 CPU clocks (for CPU clock up to 40 MHz) |
| sam_grove | 5:3f93dd1d4cb3 | 326 | // <2=> 3 CPU clocks (for CPU clock up to 60 MHz) |
| sam_grove | 5:3f93dd1d4cb3 | 327 | // <3=> 4 CPU clocks (for CPU clock up to 80 MHz) |
| sam_grove | 5:3f93dd1d4cb3 | 328 | // <4=> 5 CPU clocks (for CPU clock up to 100 MHz) |
| sam_grove | 5:3f93dd1d4cb3 | 329 | // <5=> 6 CPU clocks (for any CPU clock) |
| sam_grove | 5:3f93dd1d4cb3 | 330 | // </e> |
| sam_grove | 5:3f93dd1d4cb3 | 331 | */ |
| sam_grove | 5:3f93dd1d4cb3 | 332 | #define FLASH_SETUP 1 |
| sam_grove | 5:3f93dd1d4cb3 | 333 | #define FLASHCFG_Val 0x0000303A |
| sam_grove | 5:3f93dd1d4cb3 | 334 | |
| sam_grove | 5:3f93dd1d4cb3 | 335 | /* |
| sam_grove | 5:3f93dd1d4cb3 | 336 | //-------- <<< end of configuration section >>> ------------------------------ |
| sam_grove | 5:3f93dd1d4cb3 | 337 | */ |
| sam_grove | 5:3f93dd1d4cb3 | 338 | |
| sam_grove | 5:3f93dd1d4cb3 | 339 | /*---------------------------------------------------------------------------- |
| sam_grove | 5:3f93dd1d4cb3 | 340 | Check the register settings |
| sam_grove | 5:3f93dd1d4cb3 | 341 | *----------------------------------------------------------------------------*/ |
| sam_grove | 5:3f93dd1d4cb3 | 342 | #define CHECK_RANGE(val, min, max) ((val < min) || (val > max)) |
| sam_grove | 5:3f93dd1d4cb3 | 343 | #define CHECK_RSVD(val, mask) (val & mask) |
| sam_grove | 5:3f93dd1d4cb3 | 344 | |
| sam_grove | 5:3f93dd1d4cb3 | 345 | /* Clock Configuration -------------------------------------------------------*/ |
| sam_grove | 5:3f93dd1d4cb3 | 346 | #if (CHECK_RSVD((SCS_Val), ~0x00000030)) |
| sam_grove | 5:3f93dd1d4cb3 | 347 | #error "SCS: Invalid values of reserved bits!" |
| sam_grove | 5:3f93dd1d4cb3 | 348 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 349 | |
| sam_grove | 5:3f93dd1d4cb3 | 350 | #if (CHECK_RANGE((CLKSRCSEL_Val), 0, 2)) |
| sam_grove | 5:3f93dd1d4cb3 | 351 | #error "CLKSRCSEL: Value out of range!" |
| sam_grove | 5:3f93dd1d4cb3 | 352 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 353 | |
| sam_grove | 5:3f93dd1d4cb3 | 354 | #if (CHECK_RSVD((PLL0CFG_Val), ~0x00FF7FFF)) |
| sam_grove | 5:3f93dd1d4cb3 | 355 | #error "PLL0CFG: Invalid values of reserved bits!" |
| sam_grove | 5:3f93dd1d4cb3 | 356 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 357 | |
| sam_grove | 5:3f93dd1d4cb3 | 358 | #if (CHECK_RSVD((PLL1CFG_Val), ~0x0000007F)) |
| sam_grove | 5:3f93dd1d4cb3 | 359 | #error "PLL1CFG: Invalid values of reserved bits!" |
| sam_grove | 5:3f93dd1d4cb3 | 360 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 361 | |
| sam_grove | 5:3f93dd1d4cb3 | 362 | #if (PLL0_SETUP) /* if PLL0 is used */ |
| sam_grove | 5:3f93dd1d4cb3 | 363 | #if (CCLKCFG_Val < 2) /* CCLKSEL must be greater then 1 */ |
| sam_grove | 5:3f93dd1d4cb3 | 364 | #error "CCLKCFG: CCLKSEL must be greater then 1 if PLL0 is used!" |
| sam_grove | 5:3f93dd1d4cb3 | 365 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 366 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 367 | |
| sam_grove | 5:3f93dd1d4cb3 | 368 | #if (CHECK_RANGE((CCLKCFG_Val), 2, 255)) |
| sam_grove | 5:3f93dd1d4cb3 | 369 | #error "CCLKCFG: Value out of range!" |
| sam_grove | 5:3f93dd1d4cb3 | 370 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 371 | |
| sam_grove | 5:3f93dd1d4cb3 | 372 | #if (CHECK_RSVD((USBCLKCFG_Val), ~0x0000000F)) |
| sam_grove | 5:3f93dd1d4cb3 | 373 | #error "USBCLKCFG: Invalid values of reserved bits!" |
| sam_grove | 5:3f93dd1d4cb3 | 374 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 375 | |
| sam_grove | 5:3f93dd1d4cb3 | 376 | #if (CHECK_RSVD((PCLKSEL0_Val), 0x000C0C00)) |
| sam_grove | 5:3f93dd1d4cb3 | 377 | #error "PCLKSEL0: Invalid values of reserved bits!" |
| sam_grove | 5:3f93dd1d4cb3 | 378 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 379 | |
| sam_grove | 5:3f93dd1d4cb3 | 380 | #if (CHECK_RSVD((PCLKSEL1_Val), 0x03000300)) |
| sam_grove | 5:3f93dd1d4cb3 | 381 | #error "PCLKSEL1: Invalid values of reserved bits!" |
| sam_grove | 5:3f93dd1d4cb3 | 382 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 383 | |
| sam_grove | 5:3f93dd1d4cb3 | 384 | #if (CHECK_RSVD((PCONP_Val), 0x10100821)) |
| sam_grove | 5:3f93dd1d4cb3 | 385 | #error "PCONP: Invalid values of reserved bits!" |
| sam_grove | 5:3f93dd1d4cb3 | 386 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 387 | |
| sam_grove | 5:3f93dd1d4cb3 | 388 | #if (CHECK_RSVD((CLKOUTCFG_Val), ~0x000001FF)) |
| sam_grove | 5:3f93dd1d4cb3 | 389 | #error "CLKOUTCFG: Invalid values of reserved bits!" |
| sam_grove | 5:3f93dd1d4cb3 | 390 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 391 | |
| sam_grove | 5:3f93dd1d4cb3 | 392 | /* Flash Accelerator Configuration -------------------------------------------*/ |
| sam_grove | 5:3f93dd1d4cb3 | 393 | #if (CHECK_RSVD((FLASHCFG_Val), ~0x0000F07F)) |
| sam_grove | 5:3f93dd1d4cb3 | 394 | #error "FLASHCFG: Invalid values of reserved bits!" |
| sam_grove | 5:3f93dd1d4cb3 | 395 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 396 | |
| sam_grove | 5:3f93dd1d4cb3 | 397 | |
| sam_grove | 5:3f93dd1d4cb3 | 398 | /*---------------------------------------------------------------------------- |
| sam_grove | 5:3f93dd1d4cb3 | 399 | DEFINES |
| sam_grove | 5:3f93dd1d4cb3 | 400 | *----------------------------------------------------------------------------*/ |
| sam_grove | 5:3f93dd1d4cb3 | 401 | |
| sam_grove | 5:3f93dd1d4cb3 | 402 | /*---------------------------------------------------------------------------- |
| sam_grove | 5:3f93dd1d4cb3 | 403 | Define clocks |
| sam_grove | 5:3f93dd1d4cb3 | 404 | *----------------------------------------------------------------------------*/ |
| sam_grove | 5:3f93dd1d4cb3 | 405 | #define XTAL (12000000UL) /* Oscillator frequency */ |
| sam_grove | 5:3f93dd1d4cb3 | 406 | #define OSC_CLK ( XTAL) /* Main oscillator frequency */ |
| sam_grove | 5:3f93dd1d4cb3 | 407 | #define RTC_CLK ( 32000UL) /* RTC oscillator frequency */ |
| sam_grove | 5:3f93dd1d4cb3 | 408 | #define IRC_OSC ( 4000000UL) /* Internal RC oscillator frequency */ |
| sam_grove | 5:3f93dd1d4cb3 | 409 | |
| sam_grove | 5:3f93dd1d4cb3 | 410 | |
| sam_grove | 5:3f93dd1d4cb3 | 411 | /* F_cco0 = (2 * M * F_in) / N */ |
| sam_grove | 5:3f93dd1d4cb3 | 412 | #define __M (((PLL0CFG_Val ) & 0x7FFF) + 1) |
| sam_grove | 5:3f93dd1d4cb3 | 413 | #define __N (((PLL0CFG_Val >> 16) & 0x00FF) + 1) |
| sam_grove | 5:3f93dd1d4cb3 | 414 | #define __FCCO(__F_IN) ((2ULL * __M * __F_IN) / __N) |
| sam_grove | 5:3f93dd1d4cb3 | 415 | #define __CCLK_DIV (((CCLKCFG_Val ) & 0x00FF) + 1) |
| sam_grove | 5:3f93dd1d4cb3 | 416 | |
| sam_grove | 5:3f93dd1d4cb3 | 417 | /* Determine core clock frequency according to settings */ |
| sam_grove | 5:3f93dd1d4cb3 | 418 | #if (PLL0_SETUP) |
| sam_grove | 5:3f93dd1d4cb3 | 419 | #if ((CLKSRCSEL_Val & 0x03) == 1) |
| sam_grove | 5:3f93dd1d4cb3 | 420 | #define __CORE_CLK (__FCCO(OSC_CLK) / __CCLK_DIV) |
| sam_grove | 5:3f93dd1d4cb3 | 421 | #elif ((CLKSRCSEL_Val & 0x03) == 2) |
| sam_grove | 5:3f93dd1d4cb3 | 422 | #define __CORE_CLK (__FCCO(RTC_CLK) / __CCLK_DIV) |
| sam_grove | 5:3f93dd1d4cb3 | 423 | #else |
| sam_grove | 5:3f93dd1d4cb3 | 424 | #define __CORE_CLK (__FCCO(IRC_OSC) / __CCLK_DIV) |
| sam_grove | 5:3f93dd1d4cb3 | 425 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 426 | #else |
| sam_grove | 5:3f93dd1d4cb3 | 427 | #if ((CLKSRCSEL_Val & 0x03) == 1) |
| sam_grove | 5:3f93dd1d4cb3 | 428 | #define __CORE_CLK (OSC_CLK / __CCLK_DIV) |
| sam_grove | 5:3f93dd1d4cb3 | 429 | #elif ((CLKSRCSEL_Val & 0x03) == 2) |
| sam_grove | 5:3f93dd1d4cb3 | 430 | #define __CORE_CLK (RTC_CLK / __CCLK_DIV) |
| sam_grove | 5:3f93dd1d4cb3 | 431 | #else |
| sam_grove | 5:3f93dd1d4cb3 | 432 | #define __CORE_CLK (IRC_OSC / __CCLK_DIV) |
| sam_grove | 5:3f93dd1d4cb3 | 433 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 434 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 435 | |
| sam_grove | 5:3f93dd1d4cb3 | 436 | /** |
| sam_grove | 5:3f93dd1d4cb3 | 437 | * @} |
| sam_grove | 5:3f93dd1d4cb3 | 438 | */ |
| sam_grove | 5:3f93dd1d4cb3 | 439 | |
| sam_grove | 5:3f93dd1d4cb3 | 440 | |
| sam_grove | 5:3f93dd1d4cb3 | 441 | /** @addtogroup LPC17xx_System_Public_Variables LPC17xx System Public Variables |
| sam_grove | 5:3f93dd1d4cb3 | 442 | @{ |
| sam_grove | 5:3f93dd1d4cb3 | 443 | */ |
| sam_grove | 5:3f93dd1d4cb3 | 444 | /*---------------------------------------------------------------------------- |
| sam_grove | 5:3f93dd1d4cb3 | 445 | Clock Variable definitions |
| sam_grove | 5:3f93dd1d4cb3 | 446 | *----------------------------------------------------------------------------*/ |
| sam_grove | 5:3f93dd1d4cb3 | 447 | uint32_t SystemCoreClock = __CORE_CLK;/*!< System Clock Frequency (Core Clock)*/ |
| sam_grove | 5:3f93dd1d4cb3 | 448 | |
| sam_grove | 5:3f93dd1d4cb3 | 449 | /** |
| sam_grove | 5:3f93dd1d4cb3 | 450 | * @} |
| sam_grove | 5:3f93dd1d4cb3 | 451 | */ |
| sam_grove | 5:3f93dd1d4cb3 | 452 | |
| sam_grove | 5:3f93dd1d4cb3 | 453 | |
| sam_grove | 5:3f93dd1d4cb3 | 454 | /** @addtogroup LPC17xx_System_Public_Functions LPC17xx System Public Functions |
| sam_grove | 5:3f93dd1d4cb3 | 455 | @{ |
| sam_grove | 5:3f93dd1d4cb3 | 456 | */ |
| sam_grove | 5:3f93dd1d4cb3 | 457 | |
| sam_grove | 5:3f93dd1d4cb3 | 458 | /** |
| sam_grove | 5:3f93dd1d4cb3 | 459 | * Update SystemCoreClock variable |
| sam_grove | 5:3f93dd1d4cb3 | 460 | * |
| sam_grove | 5:3f93dd1d4cb3 | 461 | * @param none |
| sam_grove | 5:3f93dd1d4cb3 | 462 | * @return none |
| sam_grove | 5:3f93dd1d4cb3 | 463 | * |
| sam_grove | 5:3f93dd1d4cb3 | 464 | * @brief Updates the SystemCoreClock with current core Clock |
| sam_grove | 5:3f93dd1d4cb3 | 465 | * retrieved from cpu registers. |
| sam_grove | 5:3f93dd1d4cb3 | 466 | */void SystemCoreClockUpdate (void) /* Get Core Clock Frequency */ |
| sam_grove | 5:3f93dd1d4cb3 | 467 | { |
| sam_grove | 5:3f93dd1d4cb3 | 468 | /* Determine clock frequency according to clock register values */ |
| sam_grove | 5:3f93dd1d4cb3 | 469 | if (((LPC_SC->PLL0STAT >> 24) & 3) == 3) { /* If PLL0 enabled and connected */ |
| sam_grove | 5:3f93dd1d4cb3 | 470 | switch (LPC_SC->CLKSRCSEL & 0x03) { |
| sam_grove | 5:3f93dd1d4cb3 | 471 | case 0: /* Int. RC oscillator => PLL0 */ |
| sam_grove | 5:3f93dd1d4cb3 | 472 | case 3: /* Reserved, default to Int. RC */ |
| sam_grove | 5:3f93dd1d4cb3 | 473 | SystemCoreClock = (IRC_OSC * |
| sam_grove | 5:3f93dd1d4cb3 | 474 | ((2ULL * ((LPC_SC->PLL0STAT & 0x7FFF) + 1))) / |
| sam_grove | 5:3f93dd1d4cb3 | 475 | (((LPC_SC->PLL0STAT >> 16) & 0xFF) + 1) / |
| sam_grove | 5:3f93dd1d4cb3 | 476 | ((LPC_SC->CCLKCFG & 0xFF)+ 1)); |
| sam_grove | 5:3f93dd1d4cb3 | 477 | break; |
| sam_grove | 5:3f93dd1d4cb3 | 478 | case 1: /* Main oscillator => PLL0 */ |
| sam_grove | 5:3f93dd1d4cb3 | 479 | SystemCoreClock = (OSC_CLK * |
| sam_grove | 5:3f93dd1d4cb3 | 480 | ((2ULL * ((LPC_SC->PLL0STAT & 0x7FFF) + 1))) / |
| sam_grove | 5:3f93dd1d4cb3 | 481 | (((LPC_SC->PLL0STAT >> 16) & 0xFF) + 1) / |
| sam_grove | 5:3f93dd1d4cb3 | 482 | ((LPC_SC->CCLKCFG & 0xFF)+ 1)); |
| sam_grove | 5:3f93dd1d4cb3 | 483 | break; |
| sam_grove | 5:3f93dd1d4cb3 | 484 | case 2: /* RTC oscillator => PLL0 */ |
| sam_grove | 5:3f93dd1d4cb3 | 485 | SystemCoreClock = (RTC_CLK * |
| sam_grove | 5:3f93dd1d4cb3 | 486 | ((2ULL * ((LPC_SC->PLL0STAT & 0x7FFF) + 1))) / |
| sam_grove | 5:3f93dd1d4cb3 | 487 | (((LPC_SC->PLL0STAT >> 16) & 0xFF) + 1) / |
| sam_grove | 5:3f93dd1d4cb3 | 488 | ((LPC_SC->CCLKCFG & 0xFF)+ 1)); |
| sam_grove | 5:3f93dd1d4cb3 | 489 | break; |
| sam_grove | 5:3f93dd1d4cb3 | 490 | } |
| sam_grove | 5:3f93dd1d4cb3 | 491 | } else { |
| sam_grove | 5:3f93dd1d4cb3 | 492 | switch (LPC_SC->CLKSRCSEL & 0x03) { |
| sam_grove | 5:3f93dd1d4cb3 | 493 | case 0: /* Int. RC oscillator => PLL0 */ |
| sam_grove | 5:3f93dd1d4cb3 | 494 | case 3: /* Reserved, default to Int. RC */ |
| sam_grove | 5:3f93dd1d4cb3 | 495 | SystemCoreClock = IRC_OSC / ((LPC_SC->CCLKCFG & 0xFF)+ 1); |
| sam_grove | 5:3f93dd1d4cb3 | 496 | break; |
| sam_grove | 5:3f93dd1d4cb3 | 497 | case 1: /* Main oscillator => PLL0 */ |
| sam_grove | 5:3f93dd1d4cb3 | 498 | SystemCoreClock = OSC_CLK / ((LPC_SC->CCLKCFG & 0xFF)+ 1); |
| sam_grove | 5:3f93dd1d4cb3 | 499 | break; |
| sam_grove | 5:3f93dd1d4cb3 | 500 | case 2: /* RTC oscillator => PLL0 */ |
| sam_grove | 5:3f93dd1d4cb3 | 501 | SystemCoreClock = RTC_CLK / ((LPC_SC->CCLKCFG & 0xFF)+ 1); |
| sam_grove | 5:3f93dd1d4cb3 | 502 | break; |
| sam_grove | 5:3f93dd1d4cb3 | 503 | } |
| sam_grove | 5:3f93dd1d4cb3 | 504 | } |
| sam_grove | 5:3f93dd1d4cb3 | 505 | |
| sam_grove | 5:3f93dd1d4cb3 | 506 | } |
| sam_grove | 5:3f93dd1d4cb3 | 507 | |
| sam_grove | 5:3f93dd1d4cb3 | 508 | /** |
| sam_grove | 5:3f93dd1d4cb3 | 509 | * Initialize the system |
| sam_grove | 5:3f93dd1d4cb3 | 510 | * |
| sam_grove | 5:3f93dd1d4cb3 | 511 | * @param none |
| sam_grove | 5:3f93dd1d4cb3 | 512 | * @return none |
| sam_grove | 5:3f93dd1d4cb3 | 513 | * |
| sam_grove | 5:3f93dd1d4cb3 | 514 | * @brief Setup the microcontroller system. |
| sam_grove | 5:3f93dd1d4cb3 | 515 | * Initialize the System. |
| sam_grove | 5:3f93dd1d4cb3 | 516 | */ |
| sam_grove | 5:3f93dd1d4cb3 | 517 | void SystemInit (void) |
| sam_grove | 5:3f93dd1d4cb3 | 518 | { |
| sam_grove | 5:3f93dd1d4cb3 | 519 | #if (CLOCK_SETUP) /* Clock Setup */ |
| sam_grove | 5:3f93dd1d4cb3 | 520 | LPC_SC->SCS = SCS_Val; |
| sam_grove | 5:3f93dd1d4cb3 | 521 | if (LPC_SC->SCS & (1 << 5)) { /* If Main Oscillator is enabled */ |
| sam_grove | 5:3f93dd1d4cb3 | 522 | while ((LPC_SC->SCS & (1<<6)) == 0);/* Wait for Oscillator to be ready */ |
| sam_grove | 5:3f93dd1d4cb3 | 523 | } |
| sam_grove | 5:3f93dd1d4cb3 | 524 | |
| sam_grove | 5:3f93dd1d4cb3 | 525 | LPC_SC->CCLKCFG = CCLKCFG_Val; /* Setup Clock Divider */ |
| sam_grove | 5:3f93dd1d4cb3 | 526 | /* Periphral clock must be selected before PLL0 enabling and connecting |
| sam_grove | 5:3f93dd1d4cb3 | 527 | * - according errata.lpc1768-16.March.2010 - |
| sam_grove | 5:3f93dd1d4cb3 | 528 | */ |
| sam_grove | 5:3f93dd1d4cb3 | 529 | LPC_SC->PCLKSEL0 = PCLKSEL0_Val; /* Peripheral Clock Selection */ |
| sam_grove | 5:3f93dd1d4cb3 | 530 | LPC_SC->PCLKSEL1 = PCLKSEL1_Val; |
| sam_grove | 5:3f93dd1d4cb3 | 531 | |
| sam_grove | 5:3f93dd1d4cb3 | 532 | #if (PLL0_SETUP) |
| sam_grove | 5:3f93dd1d4cb3 | 533 | LPC_SC->CLKSRCSEL = CLKSRCSEL_Val; /* Select Clock Source for PLL0 */ |
| sam_grove | 5:3f93dd1d4cb3 | 534 | |
| sam_grove | 5:3f93dd1d4cb3 | 535 | LPC_SC->PLL0CFG = PLL0CFG_Val; /* configure PLL0 */ |
| sam_grove | 5:3f93dd1d4cb3 | 536 | LPC_SC->PLL0FEED = 0xAA; |
| sam_grove | 5:3f93dd1d4cb3 | 537 | LPC_SC->PLL0FEED = 0x55; |
| sam_grove | 5:3f93dd1d4cb3 | 538 | |
| sam_grove | 5:3f93dd1d4cb3 | 539 | LPC_SC->PLL0CON = 0x01; /* PLL0 Enable */ |
| sam_grove | 5:3f93dd1d4cb3 | 540 | LPC_SC->PLL0FEED = 0xAA; |
| sam_grove | 5:3f93dd1d4cb3 | 541 | LPC_SC->PLL0FEED = 0x55; |
| sam_grove | 5:3f93dd1d4cb3 | 542 | while (!(LPC_SC->PLL0STAT & (1<<26)));/* Wait for PLOCK0 */ |
| sam_grove | 5:3f93dd1d4cb3 | 543 | |
| sam_grove | 5:3f93dd1d4cb3 | 544 | LPC_SC->PLL0CON = 0x03; /* PLL0 Enable & Connect */ |
| sam_grove | 5:3f93dd1d4cb3 | 545 | LPC_SC->PLL0FEED = 0xAA; |
| sam_grove | 5:3f93dd1d4cb3 | 546 | LPC_SC->PLL0FEED = 0x55; |
| sam_grove | 5:3f93dd1d4cb3 | 547 | while (!(LPC_SC->PLL0STAT & ((1<<25) | (1<<24))));/* Wait for PLLC0_STAT & PLLE0_STAT */ |
| sam_grove | 5:3f93dd1d4cb3 | 548 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 549 | |
| sam_grove | 5:3f93dd1d4cb3 | 550 | #if (PLL1_SETUP) |
| sam_grove | 5:3f93dd1d4cb3 | 551 | LPC_SC->PLL1CFG = PLL1CFG_Val; |
| sam_grove | 5:3f93dd1d4cb3 | 552 | LPC_SC->PLL1FEED = 0xAA; |
| sam_grove | 5:3f93dd1d4cb3 | 553 | LPC_SC->PLL1FEED = 0x55; |
| sam_grove | 5:3f93dd1d4cb3 | 554 | |
| sam_grove | 5:3f93dd1d4cb3 | 555 | LPC_SC->PLL1CON = 0x01; /* PLL1 Enable */ |
| sam_grove | 5:3f93dd1d4cb3 | 556 | LPC_SC->PLL1FEED = 0xAA; |
| sam_grove | 5:3f93dd1d4cb3 | 557 | LPC_SC->PLL1FEED = 0x55; |
| sam_grove | 5:3f93dd1d4cb3 | 558 | while (!(LPC_SC->PLL1STAT & (1<<10)));/* Wait for PLOCK1 */ |
| sam_grove | 5:3f93dd1d4cb3 | 559 | |
| sam_grove | 5:3f93dd1d4cb3 | 560 | LPC_SC->PLL1CON = 0x03; /* PLL1 Enable & Connect */ |
| sam_grove | 5:3f93dd1d4cb3 | 561 | LPC_SC->PLL1FEED = 0xAA; |
| sam_grove | 5:3f93dd1d4cb3 | 562 | LPC_SC->PLL1FEED = 0x55; |
| sam_grove | 5:3f93dd1d4cb3 | 563 | while (!(LPC_SC->PLL1STAT & ((1<< 9) | (1<< 8))));/* Wait for PLLC1_STAT & PLLE1_STAT */ |
| sam_grove | 5:3f93dd1d4cb3 | 564 | #else |
| sam_grove | 5:3f93dd1d4cb3 | 565 | LPC_SC->USBCLKCFG = USBCLKCFG_Val; /* Setup USB Clock Divider */ |
| sam_grove | 5:3f93dd1d4cb3 | 566 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 567 | |
| sam_grove | 5:3f93dd1d4cb3 | 568 | LPC_SC->PCONP = PCONP_Val; /* Power Control for Peripherals */ |
| sam_grove | 5:3f93dd1d4cb3 | 569 | |
| sam_grove | 5:3f93dd1d4cb3 | 570 | LPC_SC->CLKOUTCFG = CLKOUTCFG_Val; /* Clock Output Configuration */ |
| sam_grove | 5:3f93dd1d4cb3 | 571 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 572 | |
| sam_grove | 5:3f93dd1d4cb3 | 573 | #if (FLASH_SETUP == 1) /* Flash Accelerator Setup */ |
| sam_grove | 5:3f93dd1d4cb3 | 574 | LPC_SC->FLASHCFG = (LPC_SC->FLASHCFG & ~0x0000F000) | FLASHCFG_Val; |
| sam_grove | 5:3f93dd1d4cb3 | 575 | #endif |
| sam_grove | 5:3f93dd1d4cb3 | 576 | } |
| sam_grove | 5:3f93dd1d4cb3 | 577 | |
| sam_grove | 5:3f93dd1d4cb3 | 578 | /** |
| sam_grove | 5:3f93dd1d4cb3 | 579 | * @} |
| sam_grove | 5:3f93dd1d4cb3 | 580 | */ |
| sam_grove | 5:3f93dd1d4cb3 | 581 | |
| sam_grove | 5:3f93dd1d4cb3 | 582 | /** |
| sam_grove | 5:3f93dd1d4cb3 | 583 | * @} |
| sam_grove | 5:3f93dd1d4cb3 | 584 | */ |
Repository toolbox
| Export to desktop IDE |
| Build repository |
Repository details
| Type: | Program |
|---|---|
| Created: | 24 Sep 2013 |
| Imports: | 6 |
| Forks: | 0 |
| Commits: | 22 |
| Dependents: | 0 |
| Dependencies: | 0 |
| Followers: | 4 |
This repository is Public (Unlisted).
The code in this repository is Apache licensed.