modtronix H / SX1276Lib

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of SX1276Lib by Gregory Cristian

sx1276/sx1276-hal.cpp@7:2b555111463f, 2014-09-19 (annotated)

Committer:
GregCr
Date:
Fri Sep 19 14:16:35 2014 +0000
Revision:
7:2b555111463f
Parent:
6:e7f02929cd3d
Child:
8:0fe3e0e8007b
Added support for CAD; Changed Rssi into an int16_t

Who changed what in which revision?

UserRevisionLine numberNew contents of line
GregCr 0:e6ceb13d2d05 1 /*
GregCr 0:e6ceb13d2d05 2 / _____) _ | |
GregCr 0:e6ceb13d2d05 3 ( (____ _____ ____ _| |_ _____ ____| |__
GregCr 0:e6ceb13d2d05 4 \____ \| ___ | (_ _) ___ |/ ___) _ \
GregCr 0:e6ceb13d2d05 5 _____) ) ____| | | || |_| ____( (___| | | |
GregCr 0:e6ceb13d2d05 6 (______/|_____)_|_|_| \__)_____)\____)_| |_|
GregCr 0:e6ceb13d2d05 7 ( C )2014 Semtech
GregCr 0:e6ceb13d2d05 8
GregCr 0:e6ceb13d2d05 9 Description: -
GregCr 0:e6ceb13d2d05 10
GregCr 0:e6ceb13d2d05 11 License: Revised BSD License, see LICENSE.TXT file include in the project
GregCr 0:e6ceb13d2d05 12
GregCr 0:e6ceb13d2d05 13 Maintainers: Miguel Luis, Gregory Cristian and Nicolas Huguenin
GregCr 0:e6ceb13d2d05 14 */
GregCr 0:e6ceb13d2d05 15 #include "sx1276-hal.h"
GregCr 0:e6ceb13d2d05 16
GregCr 0:e6ceb13d2d05 17 const RadioRegisters_t SX1276MB1xAS::RadioRegsInit[] =
GregCr 0:e6ceb13d2d05 18 {
GregCr 0:e6ceb13d2d05 19 { MODEM_FSK , REG_LNA , 0x23 },
GregCr 0:e6ceb13d2d05 20 { MODEM_FSK , REG_RXCONFIG , 0x1E },
GregCr 0:e6ceb13d2d05 21 { MODEM_FSK , REG_RSSICONFIG , 0xD2 },
GregCr 0:e6ceb13d2d05 22 { MODEM_FSK , REG_PREAMBLEDETECT , 0xAA },
GregCr 0:e6ceb13d2d05 23 { MODEM_FSK , REG_OSC , 0x07 },
GregCr 0:e6ceb13d2d05 24 { MODEM_FSK , REG_SYNCCONFIG , 0x12 },
GregCr 0:e6ceb13d2d05 25 { MODEM_FSK , REG_SYNCVALUE1 , 0xC1 },
GregCr 0:e6ceb13d2d05 26 { MODEM_FSK , REG_SYNCVALUE2 , 0x94 },
GregCr 0:e6ceb13d2d05 27 { MODEM_FSK , REG_SYNCVALUE3 , 0xC1 },
GregCr 5:11ec8a6ba4f0 28 { MODEM_FSK , REG_PACKETCONFIG1 , 0x98 },
GregCr 0:e6ceb13d2d05 29 { MODEM_FSK , REG_FIFOTHRESH , 0x8F },
GregCr 0:e6ceb13d2d05 30 { MODEM_FSK , REG_IMAGECAL , 0x02 },
GregCr 0:e6ceb13d2d05 31 { MODEM_FSK , REG_DIOMAPPING1 , 0x00 },
GregCr 0:e6ceb13d2d05 32 { MODEM_FSK , REG_DIOMAPPING2 , 0x30 },
GregCr 0:e6ceb13d2d05 33 { MODEM_LORA, REG_LR_PAYLOADMAXLENGTH, 0x40 },
GregCr 0:e6ceb13d2d05 34 };
GregCr 0:e6ceb13d2d05 35
GregCr 7:2b555111463f 36 SX1276MB1xAS::SX1276MB1xAS( void ( *txDone )( ), void ( *txTimeout ) ( ), void ( *rxDone ) ( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr ),
GregCr 7:2b555111463f 37 void ( *rxTimeout ) ( ), void ( *rxError ) ( ), void ( *fhssChangeChannel ) ( uint8_t channelIndex ), void ( *cadDone ) ( ),
GregCr 0:e6ceb13d2d05 38 PinName mosi, PinName miso, PinName sclk, PinName nss, PinName reset,
GregCr 0:e6ceb13d2d05 39 PinName dio0, PinName dio1, PinName dio2, PinName dio3, PinName dio4, PinName dio5,
GregCr 0:e6ceb13d2d05 40 PinName antSwitch )
GregCr 7:2b555111463f 41 : SX1276( txDone, txTimeout, rxDone, rxTimeout, rxError, fhssChangeChannel, cadDone, mosi, miso, sclk, nss, reset, dio0, dio1, dio2, dio3, dio4, dio5),
GregCr 0:e6ceb13d2d05 42 antSwitch( antSwitch ),
GregCr 0:e6ceb13d2d05 43 #if( defined ( TARGET_KL25Z ) || defined ( TARGET_LPC11U6X ) )
GregCr 0:e6ceb13d2d05 44 fake( A3 )
GregCr 0:e6ceb13d2d05 45 #elif defined ( TARGET_NUCLEO_L152RE )
GregCr 0:e6ceb13d2d05 46 fake( D8 )
GregCr 0:e6ceb13d2d05 47 #else
GregCr 0:e6ceb13d2d05 48 #warning "Check availability of IRQs on your selected board"
GregCr 0:e6ceb13d2d05 49 #endif
GregCr 0:e6ceb13d2d05 50 {
GregCr 0:e6ceb13d2d05 51 Reset( );
GregCr 0:e6ceb13d2d05 52
GregCr 0:e6ceb13d2d05 53 RxChainCalibration( );
GregCr 0:e6ceb13d2d05 54
GregCr 0:e6ceb13d2d05 55 IoInit( );
GregCr 0:e6ceb13d2d05 56
GregCr 0:e6ceb13d2d05 57 SetOpMode( RF_OPMODE_SLEEP );
GregCr 0:e6ceb13d2d05 58
GregCr 0:e6ceb13d2d05 59 IoIrqInit( dioIrq );
GregCr 0:e6ceb13d2d05 60
GregCr 0:e6ceb13d2d05 61 RadioRegistersInit( );
GregCr 0:e6ceb13d2d05 62
GregCr 0:e6ceb13d2d05 63 SetModem( MODEM_FSK );
GregCr 0:e6ceb13d2d05 64
GregCr 0:e6ceb13d2d05 65 this->settings.State = IDLE ;
GregCr 0:e6ceb13d2d05 66 }
GregCr 0:e6ceb13d2d05 67
GregCr 7:2b555111463f 68 SX1276MB1xAS::SX1276MB1xAS( void ( *txDone )( ), void ( *txTimeout ) ( ), void ( *rxDone ) ( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr ),
GregCr 7:2b555111463f 69 void ( *rxTimeout ) ( ), void ( *rxError ) ( ), void ( *fhssChangeChannel ) ( uint8_t channelIndex ), void ( *cadDone ) ( ) )
GregCr 0:e6ceb13d2d05 70 #if( defined ( TARGET_KL25Z ) || defined ( TARGET_LPC11U6X ) )
GregCr 7:2b555111463f 71 : SX1276( txDone, txTimeout, rxDone, rxTimeout, rxError, fhssChangeChannel, cadDone, D11, D12, D13, D10, A0, D2, D3, D4, D5, D8, D9 ),
GregCr 0:e6ceb13d2d05 72 antSwitch( A4 ),
GregCr 0:e6ceb13d2d05 73 fake( A3 )
GregCr 0:e6ceb13d2d05 74 #elif defined ( TARGET_NUCLEO_L152RE )
GregCr 7:2b555111463f 75 : SX1276( txDone, txTimeout, rxDone, rxTimeout, rxError, fhssChangeChannel, cadDone, D11, D12, D13, D10, A0, D2, D3, D4, D5, A3, D9 ), // For NUCLEO L152RE dio4 is on port A3
GregCr 0:e6ceb13d2d05 76 antSwitch( A4 ),
GregCr 0:e6ceb13d2d05 77 fake( D8 )
GregCr 0:e6ceb13d2d05 78 #else
GregCr 0:e6ceb13d2d05 79 #warning "Check availability of IRQs on your selected board"
GregCr 0:e6ceb13d2d05 80 #endif
GregCr 0:e6ceb13d2d05 81 {
GregCr 0:e6ceb13d2d05 82 Reset( );
GregCr 0:e6ceb13d2d05 83
GregCr 5:11ec8a6ba4f0 84 boardConnected = UNKNOWN;
GregCr 5:11ec8a6ba4f0 85
GregCr 1:f979673946c0 86 DetectBoardType( );
GregCr 1:f979673946c0 87
GregCr 0:e6ceb13d2d05 88 RxChainCalibration( );
GregCr 0:e6ceb13d2d05 89
GregCr 0:e6ceb13d2d05 90 IoInit( );
GregCr 0:e6ceb13d2d05 91
GregCr 0:e6ceb13d2d05 92 SetOpMode( RF_OPMODE_SLEEP );
GregCr 0:e6ceb13d2d05 93 IoIrqInit( dioIrq );
GregCr 0:e6ceb13d2d05 94
GregCr 0:e6ceb13d2d05 95 RadioRegistersInit( );
GregCr 0:e6ceb13d2d05 96
GregCr 0:e6ceb13d2d05 97 SetModem( MODEM_FSK );
GregCr 0:e6ceb13d2d05 98
GregCr 0:e6ceb13d2d05 99 this->settings.State = IDLE ;
GregCr 0:e6ceb13d2d05 100 }
GregCr 0:e6ceb13d2d05 101
GregCr 0:e6ceb13d2d05 102 //-------------------------------------------------------------------------
GregCr 0:e6ceb13d2d05 103 // Board relative functions
GregCr 0:e6ceb13d2d05 104 //-------------------------------------------------------------------------
GregCr 2:5eb3066446dd 105 uint8_t SX1276MB1xAS::DetectBoardType( void )
GregCr 1:f979673946c0 106 {
GregCr 5:11ec8a6ba4f0 107 if( boardConnected == UNKNOWN )
GregCr 1:f979673946c0 108 {
GregCr 5:11ec8a6ba4f0 109 antSwitch.input( );
GregCr 5:11ec8a6ba4f0 110 wait_ms( 1 );
GregCr 5:11ec8a6ba4f0 111 if( antSwitch == 1 )
GregCr 5:11ec8a6ba4f0 112 {
GregCr 5:11ec8a6ba4f0 113 boardConnected = SX1276MB1LAS;
GregCr 5:11ec8a6ba4f0 114 }
GregCr 5:11ec8a6ba4f0 115 else
GregCr 5:11ec8a6ba4f0 116 {
GregCr 5:11ec8a6ba4f0 117 boardConnected = SX1276MB1MAS;
GregCr 5:11ec8a6ba4f0 118 }
GregCr 5:11ec8a6ba4f0 119 antSwitch.output( );
GregCr 5:11ec8a6ba4f0 120 wait_ms( 1 );
GregCr 1:f979673946c0 121 }
GregCr 2:5eb3066446dd 122 return ( boardConnected );
GregCr 1:f979673946c0 123 }
GregCr 0:e6ceb13d2d05 124
GregCr 0:e6ceb13d2d05 125 void SX1276MB1xAS::IoInit( void )
GregCr 0:e6ceb13d2d05 126 {
GregCr 0:e6ceb13d2d05 127 AntSwInit( );
GregCr 0:e6ceb13d2d05 128 SpiInit( );
GregCr 0:e6ceb13d2d05 129 }
GregCr 0:e6ceb13d2d05 130
GregCr 0:e6ceb13d2d05 131 void SX1276MB1xAS::RadioRegistersInit( ){
GregCr 0:e6ceb13d2d05 132 uint8_t i = 0;
GregCr 0:e6ceb13d2d05 133 for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
GregCr 0:e6ceb13d2d05 134 {
GregCr 0:e6ceb13d2d05 135 SetModem( RadioRegsInit[i].Modem );
GregCr 0:e6ceb13d2d05 136 Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
GregCr 0:e6ceb13d2d05 137 }
GregCr 0:e6ceb13d2d05 138 }
GregCr 0:e6ceb13d2d05 139
GregCr 0:e6ceb13d2d05 140 void SX1276MB1xAS::SpiInit( void )
GregCr 0:e6ceb13d2d05 141 {
GregCr 0:e6ceb13d2d05 142 nss = 1;
GregCr 0:e6ceb13d2d05 143 spi.format( 8,0 );
GregCr 0:e6ceb13d2d05 144 uint32_t frequencyToSet = 8000000;
GregCr 0:e6ceb13d2d05 145 #if( defined ( TARGET_NUCLEO_L152RE ) || defined ( TARGET_LPC11U6X ) )
GregCr 0:e6ceb13d2d05 146 spi.frequency( frequencyToSet );
GregCr 0:e6ceb13d2d05 147 #elif( defined ( TARGET_KL25Z ) ) //busclock frequency is halved -> double the spi frequency to compensate
GregCr 0:e6ceb13d2d05 148 spi.frequency( frequencyToSet * 2 );
GregCr 0:e6ceb13d2d05 149 #else
GregCr 0:e6ceb13d2d05 150 #warning "Check the board's SPI frequency"
GregCr 0:e6ceb13d2d05 151 #endif
GregCr 0:e6ceb13d2d05 152 wait(0.1);
GregCr 0:e6ceb13d2d05 153 }
GregCr 0:e6ceb13d2d05 154
GregCr 0:e6ceb13d2d05 155 void SX1276MB1xAS::IoIrqInit( DioIrqHandler *irqHandlers )
GregCr 0:e6ceb13d2d05 156 {
GregCr 0:e6ceb13d2d05 157 #if( defined ( TARGET_NUCLEO_L152RE ) || defined ( TARGET_LPC11U6X ) )
GregCr 0:e6ceb13d2d05 158 dio0.mode(PullDown);
GregCr 0:e6ceb13d2d05 159 dio1.mode(PullDown);
GregCr 0:e6ceb13d2d05 160 dio2.mode(PullDown);
GregCr 0:e6ceb13d2d05 161 dio3.mode(PullDown);
GregCr 0:e6ceb13d2d05 162 dio4.mode(PullDown);
GregCr 0:e6ceb13d2d05 163 #endif
GregCr 0:e6ceb13d2d05 164 dio0.rise( this, static_cast< TriggerMB1xAS > ( irqHandlers[0] ) );
GregCr 0:e6ceb13d2d05 165 dio1.rise( this, static_cast< TriggerMB1xAS > ( irqHandlers[1] ) );
GregCr 0:e6ceb13d2d05 166 dio2.rise( this, static_cast< TriggerMB1xAS > ( irqHandlers[2] ) );
GregCr 0:e6ceb13d2d05 167 dio3.rise( this, static_cast< TriggerMB1xAS > ( irqHandlers[3] ) );
GregCr 0:e6ceb13d2d05 168 dio4.rise( this, static_cast< TriggerMB1xAS > ( irqHandlers[4] ) );
GregCr 0:e6ceb13d2d05 169 }
GregCr 0:e6ceb13d2d05 170
GregCr 0:e6ceb13d2d05 171 void SX1276MB1xAS::IoDeInit( void )
GregCr 0:e6ceb13d2d05 172 {
GregCr 0:e6ceb13d2d05 173 //nothing
GregCr 0:e6ceb13d2d05 174 }
GregCr 0:e6ceb13d2d05 175
GregCr 0:e6ceb13d2d05 176 uint8_t SX1276MB1xAS::GetPaSelect( uint32_t channel )
GregCr 0:e6ceb13d2d05 177 {
GregCr 0:e6ceb13d2d05 178 if( channel > RF_MID_BAND_THRESH )
GregCr 0:e6ceb13d2d05 179 {
GregCr 3:ca84be1f3fac 180 if( boardConnected == SX1276MB1LAS )
GregCr 1:f979673946c0 181 {
GregCr 1:f979673946c0 182 return RF_PACONFIG_PASELECT_PABOOST;
GregCr 1:f979673946c0 183 }
GregCr 1:f979673946c0 184 else
GregCr 1:f979673946c0 185 {
GregCr 1:f979673946c0 186 return RF_PACONFIG_PASELECT_RFO;
GregCr 1:f979673946c0 187 }
GregCr 0:e6ceb13d2d05 188 }
GregCr 0:e6ceb13d2d05 189 else
GregCr 0:e6ceb13d2d05 190 {
GregCr 0:e6ceb13d2d05 191 return RF_PACONFIG_PASELECT_RFO;
GregCr 0:e6ceb13d2d05 192 }
GregCr 0:e6ceb13d2d05 193 }
GregCr 0:e6ceb13d2d05 194
GregCr 0:e6ceb13d2d05 195 void SX1276MB1xAS::SetAntSwLowPower( bool status )
GregCr 0:e6ceb13d2d05 196 {
GregCr 0:e6ceb13d2d05 197 if( isRadioActive != status )
GregCr 0:e6ceb13d2d05 198 {
GregCr 0:e6ceb13d2d05 199 isRadioActive = status;
GregCr 0:e6ceb13d2d05 200
GregCr 0:e6ceb13d2d05 201 if( status == false )
GregCr 0:e6ceb13d2d05 202 {
GregCr 0:e6ceb13d2d05 203 AntSwInit( );
GregCr 0:e6ceb13d2d05 204 }
GregCr 0:e6ceb13d2d05 205 else
GregCr 0:e6ceb13d2d05 206 {
GregCr 0:e6ceb13d2d05 207 AntSwDeInit( );
GregCr 0:e6ceb13d2d05 208 }
GregCr 0:e6ceb13d2d05 209 }
GregCr 0:e6ceb13d2d05 210 }
GregCr 0:e6ceb13d2d05 211
GregCr 0:e6ceb13d2d05 212 void SX1276MB1xAS::AntSwInit( void )
GregCr 0:e6ceb13d2d05 213 {
GregCr 0:e6ceb13d2d05 214 antSwitch = 0;
GregCr 0:e6ceb13d2d05 215 }
GregCr 0:e6ceb13d2d05 216
GregCr 0:e6ceb13d2d05 217 void SX1276MB1xAS::AntSwDeInit( void )
GregCr 0:e6ceb13d2d05 218 {
GregCr 0:e6ceb13d2d05 219 antSwitch = 0;
GregCr 0:e6ceb13d2d05 220 }
GregCr 0:e6ceb13d2d05 221
GregCr 0:e6ceb13d2d05 222 void SX1276MB1xAS::SetAntSw( uint8_t rxTx )
GregCr 0:e6ceb13d2d05 223 {
GregCr 0:e6ceb13d2d05 224 if( this->rxTx == rxTx )
GregCr 0:e6ceb13d2d05 225 {
GregCr 0:e6ceb13d2d05 226 //no need to go further
GregCr 0:e6ceb13d2d05 227 return;
GregCr 0:e6ceb13d2d05 228 }
GregCr 0:e6ceb13d2d05 229
GregCr 0:e6ceb13d2d05 230 this->rxTx = rxTx;
GregCr 0:e6ceb13d2d05 231
GregCr 0:e6ceb13d2d05 232 if( rxTx != 0 )
GregCr 0:e6ceb13d2d05 233 {
GregCr 0:e6ceb13d2d05 234 antSwitch = 1;
GregCr 0:e6ceb13d2d05 235 }
GregCr 0:e6ceb13d2d05 236 else
GregCr 0:e6ceb13d2d05 237 {
GregCr 0:e6ceb13d2d05 238 antSwitch = 0;
GregCr 0:e6ceb13d2d05 239 }
GregCr 0:e6ceb13d2d05 240 }
GregCr 0:e6ceb13d2d05 241
GregCr 0:e6ceb13d2d05 242 bool SX1276MB1xAS::CheckRfFrequency( uint32_t frequency )
GregCr 0:e6ceb13d2d05 243 {
GregCr 0:e6ceb13d2d05 244 //TODO: Implement check, currently all frequencies are supported
GregCr 0:e6ceb13d2d05 245 return true;
GregCr 0:e6ceb13d2d05 246 }
GregCr 0:e6ceb13d2d05 247
GregCr 0:e6ceb13d2d05 248
GregCr 0:e6ceb13d2d05 249 void SX1276MB1xAS::Reset( void )
GregCr 0:e6ceb13d2d05 250 {
GregCr 4:f0ce52e94d3f 251 reset.output();
GregCr 0:e6ceb13d2d05 252 reset = 0;
GregCr 0:e6ceb13d2d05 253 wait_ms( 1 );
GregCr 4:f0ce52e94d3f 254 reset.input();
GregCr 0:e6ceb13d2d05 255 wait_ms( 6 );
GregCr 0:e6ceb13d2d05 256 }
GregCr 0:e6ceb13d2d05 257
GregCr 0:e6ceb13d2d05 258 void SX1276MB1xAS::Write( uint8_t addr, uint8_t data )
GregCr 0:e6ceb13d2d05 259 {
GregCr 0:e6ceb13d2d05 260 Write( addr, &data, 1 );
GregCr 0:e6ceb13d2d05 261 }
GregCr 0:e6ceb13d2d05 262
GregCr 0:e6ceb13d2d05 263 uint8_t SX1276MB1xAS::Read( uint8_t addr )
GregCr 0:e6ceb13d2d05 264 {
GregCr 0:e6ceb13d2d05 265 uint8_t data;
GregCr 0:e6ceb13d2d05 266 Read( addr, &data, 1 );
GregCr 0:e6ceb13d2d05 267 return data;
GregCr 0:e6ceb13d2d05 268 }
GregCr 0:e6ceb13d2d05 269
GregCr 0:e6ceb13d2d05 270 void SX1276MB1xAS::Write( uint8_t addr, uint8_t *buffer, uint8_t size )
GregCr 0:e6ceb13d2d05 271 {
GregCr 0:e6ceb13d2d05 272 uint8_t i;
GregCr 0:e6ceb13d2d05 273
GregCr 0:e6ceb13d2d05 274 nss = 0;
GregCr 0:e6ceb13d2d05 275 spi.write( addr | 0x80 );
GregCr 0:e6ceb13d2d05 276 for( i = 0; i < size; i++ )
GregCr 0:e6ceb13d2d05 277 {
GregCr 0:e6ceb13d2d05 278 spi.write( buffer[i] );
GregCr 0:e6ceb13d2d05 279 }
GregCr 0:e6ceb13d2d05 280 nss = 1;
GregCr 0:e6ceb13d2d05 281 }
GregCr 0:e6ceb13d2d05 282
GregCr 0:e6ceb13d2d05 283 void SX1276MB1xAS::Read( uint8_t addr, uint8_t *buffer, uint8_t size )
GregCr 0:e6ceb13d2d05 284 {
GregCr 0:e6ceb13d2d05 285 uint8_t i;
GregCr 0:e6ceb13d2d05 286
GregCr 0:e6ceb13d2d05 287 nss = 0;
GregCr 0:e6ceb13d2d05 288 spi.write( addr & 0x7F );
GregCr 0:e6ceb13d2d05 289 for( i = 0; i < size; i++ )
GregCr 0:e6ceb13d2d05 290 {
GregCr 0:e6ceb13d2d05 291 buffer[i] = spi.write( 0 );
GregCr 0:e6ceb13d2d05 292 }
GregCr 0:e6ceb13d2d05 293 nss = 1;
GregCr 0:e6ceb13d2d05 294 }
GregCr 0:e6ceb13d2d05 295
GregCr 0:e6ceb13d2d05 296 void SX1276MB1xAS::WriteFifo( uint8_t *buffer, uint8_t size )
GregCr 0:e6ceb13d2d05 297 {
GregCr 0:e6ceb13d2d05 298 Write( 0, buffer, size );
GregCr 0:e6ceb13d2d05 299 }
GregCr 0:e6ceb13d2d05 300
GregCr 0:e6ceb13d2d05 301 void SX1276MB1xAS::ReadFifo( uint8_t *buffer, uint8_t size )
GregCr 0:e6ceb13d2d05 302 {
GregCr 0:e6ceb13d2d05 303 Read( 0, buffer, size );
GregCr 0:e6ceb13d2d05 304 }