mbed official / mbed

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

Committer:
AnnaBridge
Date:
Wed Jun 21 17:31:38 2017 +0100
Revision:
145:64910690c574
Child:
161:aa5281ff4a02
Release 145 of the mbed library.

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 145:64910690c574 1 /**
AnnaBridge 145:64910690c574 2 ******************************************************************************
AnnaBridge 145:64910690c574 3 * @file stm32l4xx_hal_smbus.h
AnnaBridge 145:64910690c574 4 * @author MCD Application Team
AnnaBridge 145:64910690c574 5 * @version V1.7.1
AnnaBridge 145:64910690c574 6 * @date 21-April-2017
AnnaBridge 145:64910690c574 7 * @brief Header file of SMBUS HAL module.
AnnaBridge 145:64910690c574 8 ******************************************************************************
AnnaBridge 145:64910690c574 9 * @attention
AnnaBridge 145:64910690c574 10 *
AnnaBridge 145:64910690c574 11 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
AnnaBridge 145:64910690c574 12 *
AnnaBridge 145:64910690c574 13 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 145:64910690c574 14 * are permitted provided that the following conditions are met:
AnnaBridge 145:64910690c574 15 * 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge 145:64910690c574 16 * this list of conditions and the following disclaimer.
AnnaBridge 145:64910690c574 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge 145:64910690c574 18 * this list of conditions and the following disclaimer in the documentation
AnnaBridge 145:64910690c574 19 * and/or other materials provided with the distribution.
AnnaBridge 145:64910690c574 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge 145:64910690c574 21 * may be used to endorse or promote products derived from this software
AnnaBridge 145:64910690c574 22 * without specific prior written permission.
AnnaBridge 145:64910690c574 23 *
AnnaBridge 145:64910690c574 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge 145:64910690c574 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge 145:64910690c574 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 145:64910690c574 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge 145:64910690c574 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge 145:64910690c574 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge 145:64910690c574 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge 145:64910690c574 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge 145:64910690c574 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge 145:64910690c574 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 145:64910690c574 34 *
AnnaBridge 145:64910690c574 35 ******************************************************************************
AnnaBridge 145:64910690c574 36 */
AnnaBridge 145:64910690c574 37
AnnaBridge 145:64910690c574 38 /* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge 145:64910690c574 39 #ifndef __STM32L4xx_HAL_SMBUS_H
AnnaBridge 145:64910690c574 40 #define __STM32L4xx_HAL_SMBUS_H
AnnaBridge 145:64910690c574 41
AnnaBridge 145:64910690c574 42 #ifdef __cplusplus
AnnaBridge 145:64910690c574 43 extern "C" {
AnnaBridge 145:64910690c574 44 #endif
AnnaBridge 145:64910690c574 45
AnnaBridge 145:64910690c574 46 /* Includes ------------------------------------------------------------------*/
AnnaBridge 145:64910690c574 47 #include "stm32l4xx_hal_def.h"
AnnaBridge 145:64910690c574 48
AnnaBridge 145:64910690c574 49 /** @addtogroup STM32L4xx_HAL_Driver
AnnaBridge 145:64910690c574 50 * @{
AnnaBridge 145:64910690c574 51 */
AnnaBridge 145:64910690c574 52
AnnaBridge 145:64910690c574 53 /** @addtogroup SMBUS
AnnaBridge 145:64910690c574 54 * @{
AnnaBridge 145:64910690c574 55 */
AnnaBridge 145:64910690c574 56
AnnaBridge 145:64910690c574 57 /* Exported types ------------------------------------------------------------*/
AnnaBridge 145:64910690c574 58 /** @defgroup SMBUS_Exported_Types SMBUS Exported Types
AnnaBridge 145:64910690c574 59 * @{
AnnaBridge 145:64910690c574 60 */
AnnaBridge 145:64910690c574 61
AnnaBridge 145:64910690c574 62 /** @defgroup SMBUS_Configuration_Structure_definition SMBUS Configuration Structure definition
AnnaBridge 145:64910690c574 63 * @brief SMBUS Configuration Structure definition
AnnaBridge 145:64910690c574 64 * @{
AnnaBridge 145:64910690c574 65 */
AnnaBridge 145:64910690c574 66 typedef struct
AnnaBridge 145:64910690c574 67 {
AnnaBridge 145:64910690c574 68 uint32_t Timing; /*!< Specifies the SMBUS_TIMINGR_register value.
AnnaBridge 145:64910690c574 69 This parameter calculated by referring to SMBUS initialization
AnnaBridge 145:64910690c574 70 section in Reference manual */
AnnaBridge 145:64910690c574 71 uint32_t AnalogFilter; /*!< Specifies if Analog Filter is enable or not.
AnnaBridge 145:64910690c574 72 This parameter can be a value of @ref SMBUS_Analog_Filter */
AnnaBridge 145:64910690c574 73
AnnaBridge 145:64910690c574 74 uint32_t OwnAddress1; /*!< Specifies the first device own address.
AnnaBridge 145:64910690c574 75 This parameter can be a 7-bit or 10-bit address. */
AnnaBridge 145:64910690c574 76
AnnaBridge 145:64910690c574 77 uint32_t AddressingMode; /*!< Specifies if 7-bit or 10-bit addressing mode for master is selected.
AnnaBridge 145:64910690c574 78 This parameter can be a value of @ref SMBUS_addressing_mode */
AnnaBridge 145:64910690c574 79
AnnaBridge 145:64910690c574 80 uint32_t DualAddressMode; /*!< Specifies if dual addressing mode is selected.
AnnaBridge 145:64910690c574 81 This parameter can be a value of @ref SMBUS_dual_addressing_mode */
AnnaBridge 145:64910690c574 82
AnnaBridge 145:64910690c574 83 uint32_t OwnAddress2; /*!< Specifies the second device own address if dual addressing mode is selected
AnnaBridge 145:64910690c574 84 This parameter can be a 7-bit address. */
AnnaBridge 145:64910690c574 85
AnnaBridge 145:64910690c574 86 uint32_t OwnAddress2Masks; /*!< Specifies the acknoledge mask address second device own address if dual addressing mode is selected
AnnaBridge 145:64910690c574 87 This parameter can be a value of @ref SMBUS_own_address2_masks. */
AnnaBridge 145:64910690c574 88
AnnaBridge 145:64910690c574 89 uint32_t GeneralCallMode; /*!< Specifies if general call mode is selected.
AnnaBridge 145:64910690c574 90 This parameter can be a value of @ref SMBUS_general_call_addressing_mode. */
AnnaBridge 145:64910690c574 91
AnnaBridge 145:64910690c574 92 uint32_t NoStretchMode; /*!< Specifies if nostretch mode is selected.
AnnaBridge 145:64910690c574 93 This parameter can be a value of @ref SMBUS_nostretch_mode */
AnnaBridge 145:64910690c574 94
AnnaBridge 145:64910690c574 95 uint32_t PacketErrorCheckMode; /*!< Specifies if Packet Error Check mode is selected.
AnnaBridge 145:64910690c574 96 This parameter can be a value of @ref SMBUS_packet_error_check_mode */
AnnaBridge 145:64910690c574 97
AnnaBridge 145:64910690c574 98 uint32_t PeripheralMode; /*!< Specifies which mode of Periphal is selected.
AnnaBridge 145:64910690c574 99 This parameter can be a value of @ref SMBUS_peripheral_mode */
AnnaBridge 145:64910690c574 100
AnnaBridge 145:64910690c574 101 uint32_t SMBusTimeout; /*!< Specifies the content of the 32 Bits SMBUS_TIMEOUT_register value.
AnnaBridge 145:64910690c574 102 (Enable bits and different timeout values)
AnnaBridge 145:64910690c574 103 This parameter calculated by referring to SMBUS initialization
AnnaBridge 145:64910690c574 104 section in Reference manual */
AnnaBridge 145:64910690c574 105 } SMBUS_InitTypeDef;
AnnaBridge 145:64910690c574 106 /**
AnnaBridge 145:64910690c574 107 * @}
AnnaBridge 145:64910690c574 108 */
AnnaBridge 145:64910690c574 109
AnnaBridge 145:64910690c574 110 /** @defgroup HAL_state_definition HAL state definition
AnnaBridge 145:64910690c574 111 * @brief HAL State definition
AnnaBridge 145:64910690c574 112 * @{
AnnaBridge 145:64910690c574 113 */
AnnaBridge 145:64910690c574 114 #define HAL_SMBUS_STATE_RESET (0x00000000U) /*!< SMBUS not yet initialized or disabled */
AnnaBridge 145:64910690c574 115 #define HAL_SMBUS_STATE_READY (0x00000001U) /*!< SMBUS initialized and ready for use */
AnnaBridge 145:64910690c574 116 #define HAL_SMBUS_STATE_BUSY (0x00000002U) /*!< SMBUS internal process is ongoing */
AnnaBridge 145:64910690c574 117 #define HAL_SMBUS_STATE_MASTER_BUSY_TX (0x00000012U) /*!< Master Data Transmission process is ongoing */
AnnaBridge 145:64910690c574 118 #define HAL_SMBUS_STATE_MASTER_BUSY_RX (0x00000022U) /*!< Master Data Reception process is ongoing */
AnnaBridge 145:64910690c574 119 #define HAL_SMBUS_STATE_SLAVE_BUSY_TX (0x00000032U) /*!< Slave Data Transmission process is ongoing */
AnnaBridge 145:64910690c574 120 #define HAL_SMBUS_STATE_SLAVE_BUSY_RX (0x00000042U) /*!< Slave Data Reception process is ongoing */
AnnaBridge 145:64910690c574 121 #define HAL_SMBUS_STATE_TIMEOUT (0x00000003U) /*!< Timeout state */
AnnaBridge 145:64910690c574 122 #define HAL_SMBUS_STATE_ERROR (0x00000004U) /*!< Reception process is ongoing */
AnnaBridge 145:64910690c574 123 #define HAL_SMBUS_STATE_LISTEN (0x00000008U) /*!< Address Listen Mode is ongoing */
AnnaBridge 145:64910690c574 124 /**
AnnaBridge 145:64910690c574 125 * @}
AnnaBridge 145:64910690c574 126 */
AnnaBridge 145:64910690c574 127
AnnaBridge 145:64910690c574 128 /** @defgroup SMBUS_Error_Code_definition SMBUS Error Code definition
AnnaBridge 145:64910690c574 129 * @brief SMBUS Error Code definition
AnnaBridge 145:64910690c574 130 * @{
AnnaBridge 145:64910690c574 131 */
AnnaBridge 145:64910690c574 132 #define HAL_SMBUS_ERROR_NONE (0x00000000U) /*!< No error */
AnnaBridge 145:64910690c574 133 #define HAL_SMBUS_ERROR_BERR (0x00000001U) /*!< BERR error */
AnnaBridge 145:64910690c574 134 #define HAL_SMBUS_ERROR_ARLO (0x00000002U) /*!< ARLO error */
AnnaBridge 145:64910690c574 135 #define HAL_SMBUS_ERROR_ACKF (0x00000004U) /*!< ACKF error */
AnnaBridge 145:64910690c574 136 #define HAL_SMBUS_ERROR_OVR (0x00000008U) /*!< OVR error */
AnnaBridge 145:64910690c574 137 #define HAL_SMBUS_ERROR_HALTIMEOUT (0x00000010U) /*!< Timeout error */
AnnaBridge 145:64910690c574 138 #define HAL_SMBUS_ERROR_BUSTIMEOUT (0x00000020U) /*!< Bus Timeout error */
AnnaBridge 145:64910690c574 139 #define HAL_SMBUS_ERROR_ALERT (0x00000040U) /*!< Alert error */
AnnaBridge 145:64910690c574 140 #define HAL_SMBUS_ERROR_PECERR (0x00000080U) /*!< PEC error */
AnnaBridge 145:64910690c574 141 /**
AnnaBridge 145:64910690c574 142 * @}
AnnaBridge 145:64910690c574 143 */
AnnaBridge 145:64910690c574 144
AnnaBridge 145:64910690c574 145 /** @defgroup SMBUS_handle_Structure_definition SMBUS handle Structure definition
AnnaBridge 145:64910690c574 146 * @brief SMBUS handle Structure definition
AnnaBridge 145:64910690c574 147 * @{
AnnaBridge 145:64910690c574 148 */
AnnaBridge 145:64910690c574 149 typedef struct
AnnaBridge 145:64910690c574 150 {
AnnaBridge 145:64910690c574 151 I2C_TypeDef *Instance; /*!< SMBUS registers base address */
AnnaBridge 145:64910690c574 152
AnnaBridge 145:64910690c574 153 SMBUS_InitTypeDef Init; /*!< SMBUS communication parameters */
AnnaBridge 145:64910690c574 154
AnnaBridge 145:64910690c574 155 uint8_t *pBuffPtr; /*!< Pointer to SMBUS transfer buffer */
AnnaBridge 145:64910690c574 156
AnnaBridge 145:64910690c574 157 uint16_t XferSize; /*!< SMBUS transfer size */
AnnaBridge 145:64910690c574 158
AnnaBridge 145:64910690c574 159 __IO uint16_t XferCount; /*!< SMBUS transfer counter */
AnnaBridge 145:64910690c574 160
AnnaBridge 145:64910690c574 161 __IO uint32_t XferOptions; /*!< SMBUS transfer options */
AnnaBridge 145:64910690c574 162
AnnaBridge 145:64910690c574 163 __IO uint32_t PreviousState; /*!< SMBUS communication Previous state */
AnnaBridge 145:64910690c574 164
AnnaBridge 145:64910690c574 165 HAL_LockTypeDef Lock; /*!< SMBUS locking object */
AnnaBridge 145:64910690c574 166
AnnaBridge 145:64910690c574 167 __IO uint32_t State; /*!< SMBUS communication state */
AnnaBridge 145:64910690c574 168
AnnaBridge 145:64910690c574 169 __IO uint32_t ErrorCode; /*!< SMBUS Error code */
AnnaBridge 145:64910690c574 170
AnnaBridge 145:64910690c574 171 }SMBUS_HandleTypeDef;
AnnaBridge 145:64910690c574 172 /**
AnnaBridge 145:64910690c574 173 * @}
AnnaBridge 145:64910690c574 174 */
AnnaBridge 145:64910690c574 175
AnnaBridge 145:64910690c574 176 /**
AnnaBridge 145:64910690c574 177 * @}
AnnaBridge 145:64910690c574 178 */
AnnaBridge 145:64910690c574 179 /* Exported constants --------------------------------------------------------*/
AnnaBridge 145:64910690c574 180
AnnaBridge 145:64910690c574 181 /** @defgroup SMBUS_Exported_Constants SMBUS Exported Constants
AnnaBridge 145:64910690c574 182 * @{
AnnaBridge 145:64910690c574 183 */
AnnaBridge 145:64910690c574 184
AnnaBridge 145:64910690c574 185 /** @defgroup SMBUS_Analog_Filter SMBUS Analog Filter
AnnaBridge 145:64910690c574 186 * @{
AnnaBridge 145:64910690c574 187 */
AnnaBridge 145:64910690c574 188 #define SMBUS_ANALOGFILTER_ENABLE (0x00000000U)
AnnaBridge 145:64910690c574 189 #define SMBUS_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF
AnnaBridge 145:64910690c574 190 /**
AnnaBridge 145:64910690c574 191 * @}
AnnaBridge 145:64910690c574 192 */
AnnaBridge 145:64910690c574 193
AnnaBridge 145:64910690c574 194 /** @defgroup SMBUS_addressing_mode SMBUS addressing mode
AnnaBridge 145:64910690c574 195 * @{
AnnaBridge 145:64910690c574 196 */
AnnaBridge 145:64910690c574 197 #define SMBUS_ADDRESSINGMODE_7BIT (0x00000001U)
AnnaBridge 145:64910690c574 198 #define SMBUS_ADDRESSINGMODE_10BIT (0x00000002U)
AnnaBridge 145:64910690c574 199 /**
AnnaBridge 145:64910690c574 200 * @}
AnnaBridge 145:64910690c574 201 */
AnnaBridge 145:64910690c574 202
AnnaBridge 145:64910690c574 203 /** @defgroup SMBUS_dual_addressing_mode SMBUS dual addressing mode
AnnaBridge 145:64910690c574 204 * @{
AnnaBridge 145:64910690c574 205 */
AnnaBridge 145:64910690c574 206
AnnaBridge 145:64910690c574 207 #define SMBUS_DUALADDRESS_DISABLE (0x00000000U)
AnnaBridge 145:64910690c574 208 #define SMBUS_DUALADDRESS_ENABLE I2C_OAR2_OA2EN
AnnaBridge 145:64910690c574 209 /**
AnnaBridge 145:64910690c574 210 * @}
AnnaBridge 145:64910690c574 211 */
AnnaBridge 145:64910690c574 212
AnnaBridge 145:64910690c574 213 /** @defgroup SMBUS_own_address2_masks SMBUS ownaddress2 masks
AnnaBridge 145:64910690c574 214 * @{
AnnaBridge 145:64910690c574 215 */
AnnaBridge 145:64910690c574 216
AnnaBridge 145:64910690c574 217 #define SMBUS_OA2_NOMASK ((uint8_t)0x00U)
AnnaBridge 145:64910690c574 218 #define SMBUS_OA2_MASK01 ((uint8_t)0x01U)
AnnaBridge 145:64910690c574 219 #define SMBUS_OA2_MASK02 ((uint8_t)0x02U)
AnnaBridge 145:64910690c574 220 #define SMBUS_OA2_MASK03 ((uint8_t)0x03U)
AnnaBridge 145:64910690c574 221 #define SMBUS_OA2_MASK04 ((uint8_t)0x04U)
AnnaBridge 145:64910690c574 222 #define SMBUS_OA2_MASK05 ((uint8_t)0x05U)
AnnaBridge 145:64910690c574 223 #define SMBUS_OA2_MASK06 ((uint8_t)0x06U)
AnnaBridge 145:64910690c574 224 #define SMBUS_OA2_MASK07 ((uint8_t)0x07U)
AnnaBridge 145:64910690c574 225 /**
AnnaBridge 145:64910690c574 226 * @}
AnnaBridge 145:64910690c574 227 */
AnnaBridge 145:64910690c574 228
AnnaBridge 145:64910690c574 229
AnnaBridge 145:64910690c574 230 /** @defgroup SMBUS_general_call_addressing_mode SMBUS general call addressing mode
AnnaBridge 145:64910690c574 231 * @{
AnnaBridge 145:64910690c574 232 */
AnnaBridge 145:64910690c574 233 #define SMBUS_GENERALCALL_DISABLE (0x00000000U)
AnnaBridge 145:64910690c574 234 #define SMBUS_GENERALCALL_ENABLE I2C_CR1_GCEN
AnnaBridge 145:64910690c574 235 /**
AnnaBridge 145:64910690c574 236 * @}
AnnaBridge 145:64910690c574 237 */
AnnaBridge 145:64910690c574 238
AnnaBridge 145:64910690c574 239 /** @defgroup SMBUS_nostretch_mode SMBUS nostretch mode
AnnaBridge 145:64910690c574 240 * @{
AnnaBridge 145:64910690c574 241 */
AnnaBridge 145:64910690c574 242 #define SMBUS_NOSTRETCH_DISABLE (0x00000000U)
AnnaBridge 145:64910690c574 243 #define SMBUS_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH
AnnaBridge 145:64910690c574 244 /**
AnnaBridge 145:64910690c574 245 * @}
AnnaBridge 145:64910690c574 246 */
AnnaBridge 145:64910690c574 247
AnnaBridge 145:64910690c574 248 /** @defgroup SMBUS_packet_error_check_mode SMBUS packet error check mode
AnnaBridge 145:64910690c574 249 * @{
AnnaBridge 145:64910690c574 250 */
AnnaBridge 145:64910690c574 251 #define SMBUS_PEC_DISABLE (0x00000000U)
AnnaBridge 145:64910690c574 252 #define SMBUS_PEC_ENABLE I2C_CR1_PECEN
AnnaBridge 145:64910690c574 253 /**
AnnaBridge 145:64910690c574 254 * @}
AnnaBridge 145:64910690c574 255 */
AnnaBridge 145:64910690c574 256
AnnaBridge 145:64910690c574 257 /** @defgroup SMBUS_peripheral_mode SMBUS peripheral mode
AnnaBridge 145:64910690c574 258 * @{
AnnaBridge 145:64910690c574 259 */
AnnaBridge 145:64910690c574 260 #define SMBUS_PERIPHERAL_MODE_SMBUS_HOST I2C_CR1_SMBHEN
AnnaBridge 145:64910690c574 261 #define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE (0x00000000U)
AnnaBridge 145:64910690c574 262 #define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP I2C_CR1_SMBDEN
AnnaBridge 145:64910690c574 263 /**
AnnaBridge 145:64910690c574 264 * @}
AnnaBridge 145:64910690c574 265 */
AnnaBridge 145:64910690c574 266
AnnaBridge 145:64910690c574 267 /** @defgroup SMBUS_ReloadEndMode_definition SMBUS ReloadEndMode definition
AnnaBridge 145:64910690c574 268 * @{
AnnaBridge 145:64910690c574 269 */
AnnaBridge 145:64910690c574 270
AnnaBridge 145:64910690c574 271 #define SMBUS_SOFTEND_MODE (0x00000000U)
AnnaBridge 145:64910690c574 272 #define SMBUS_RELOAD_MODE I2C_CR2_RELOAD
AnnaBridge 145:64910690c574 273 #define SMBUS_AUTOEND_MODE I2C_CR2_AUTOEND
AnnaBridge 145:64910690c574 274 #define SMBUS_SENDPEC_MODE I2C_CR2_PECBYTE
AnnaBridge 145:64910690c574 275 /**
AnnaBridge 145:64910690c574 276 * @}
AnnaBridge 145:64910690c574 277 */
AnnaBridge 145:64910690c574 278
AnnaBridge 145:64910690c574 279 /** @defgroup SMBUS_StartStopMode_definition SMBUS StartStopMode definition
AnnaBridge 145:64910690c574 280 * @{
AnnaBridge 145:64910690c574 281 */
AnnaBridge 145:64910690c574 282
AnnaBridge 145:64910690c574 283 #define SMBUS_NO_STARTSTOP (0x00000000U)
AnnaBridge 145:64910690c574 284 #define SMBUS_GENERATE_STOP I2C_CR2_STOP
AnnaBridge 145:64910690c574 285 #define SMBUS_GENERATE_START_READ (uint32_t)(I2C_CR2_START | I2C_CR2_RD_WRN)
AnnaBridge 145:64910690c574 286 #define SMBUS_GENERATE_START_WRITE I2C_CR2_START
AnnaBridge 145:64910690c574 287 /**
AnnaBridge 145:64910690c574 288 * @}
AnnaBridge 145:64910690c574 289 */
AnnaBridge 145:64910690c574 290
AnnaBridge 145:64910690c574 291 /** @defgroup SMBUS_XferOptions_definition SMBUS XferOptions definition
AnnaBridge 145:64910690c574 292 * @{
AnnaBridge 145:64910690c574 293 */
AnnaBridge 145:64910690c574 294
AnnaBridge 145:64910690c574 295 /* List of XferOptions in usage of :
AnnaBridge 145:64910690c574 296 * 1- Restart condition when direction change
AnnaBridge 145:64910690c574 297 * 2- No Restart condition in other use cases
AnnaBridge 145:64910690c574 298 */
AnnaBridge 145:64910690c574 299 #define SMBUS_FIRST_FRAME SMBUS_SOFTEND_MODE
AnnaBridge 145:64910690c574 300 #define SMBUS_NEXT_FRAME ((uint32_t)(SMBUS_RELOAD_MODE | SMBUS_SOFTEND_MODE))
AnnaBridge 145:64910690c574 301 #define SMBUS_FIRST_AND_LAST_FRAME_NO_PEC SMBUS_AUTOEND_MODE
AnnaBridge 145:64910690c574 302 #define SMBUS_LAST_FRAME_NO_PEC SMBUS_AUTOEND_MODE
AnnaBridge 145:64910690c574 303 #define SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE))
AnnaBridge 145:64910690c574 304 #define SMBUS_LAST_FRAME_WITH_PEC ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE))
AnnaBridge 145:64910690c574 305
AnnaBridge 145:64910690c574 306 /* List of XferOptions in usage of :
AnnaBridge 145:64910690c574 307 * 1- Restart condition in all use cases (direction change or not)
AnnaBridge 145:64910690c574 308 */
AnnaBridge 145:64910690c574 309 #define SMBUS_OTHER_FRAME_NO_PEC (0x000000AAU)
AnnaBridge 145:64910690c574 310 #define SMBUS_OTHER_FRAME_WITH_PEC (0x0000AA00U)
AnnaBridge 145:64910690c574 311 #define SMBUS_OTHER_AND_LAST_FRAME_NO_PEC (0x00AA0000U)
AnnaBridge 145:64910690c574 312 #define SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC (0xAA000000U)
AnnaBridge 145:64910690c574 313 /**
AnnaBridge 145:64910690c574 314 * @}
AnnaBridge 145:64910690c574 315 */
AnnaBridge 145:64910690c574 316
AnnaBridge 145:64910690c574 317 /** @defgroup SMBUS_Interrupt_configuration_definition SMBUS Interrupt configuration definition
AnnaBridge 145:64910690c574 318 * @brief SMBUS Interrupt definition
AnnaBridge 145:64910690c574 319 * Elements values convention: 0xXXXXXXXX
AnnaBridge 145:64910690c574 320 * - XXXXXXXX : Interrupt control mask
AnnaBridge 145:64910690c574 321 * @{
AnnaBridge 145:64910690c574 322 */
AnnaBridge 145:64910690c574 323 #define SMBUS_IT_ERRI I2C_CR1_ERRIE
AnnaBridge 145:64910690c574 324 #define SMBUS_IT_TCI I2C_CR1_TCIE
AnnaBridge 145:64910690c574 325 #define SMBUS_IT_STOPI I2C_CR1_STOPIE
AnnaBridge 145:64910690c574 326 #define SMBUS_IT_NACKI I2C_CR1_NACKIE
AnnaBridge 145:64910690c574 327 #define SMBUS_IT_ADDRI I2C_CR1_ADDRIE
AnnaBridge 145:64910690c574 328 #define SMBUS_IT_RXI I2C_CR1_RXIE
AnnaBridge 145:64910690c574 329 #define SMBUS_IT_TXI I2C_CR1_TXIE
AnnaBridge 145:64910690c574 330 #define SMBUS_IT_TX (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_TXI)
AnnaBridge 145:64910690c574 331 #define SMBUS_IT_RX (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_NACKI | SMBUS_IT_RXI)
AnnaBridge 145:64910690c574 332 #define SMBUS_IT_ALERT (SMBUS_IT_ERRI)
AnnaBridge 145:64910690c574 333 #define SMBUS_IT_ADDR (SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI)
AnnaBridge 145:64910690c574 334 /**
AnnaBridge 145:64910690c574 335 * @}
AnnaBridge 145:64910690c574 336 */
AnnaBridge 145:64910690c574 337
AnnaBridge 145:64910690c574 338 /** @defgroup SMBUS_Flag_definition SMBUS Flag definition
AnnaBridge 145:64910690c574 339 * @brief Flag definition
AnnaBridge 145:64910690c574 340 * Elements values convention: 0xXXXXYYYY
AnnaBridge 145:64910690c574 341 * - XXXXXXXX : Flag mask
AnnaBridge 145:64910690c574 342 * @{
AnnaBridge 145:64910690c574 343 */
AnnaBridge 145:64910690c574 344
AnnaBridge 145:64910690c574 345 #define SMBUS_FLAG_TXE I2C_ISR_TXE
AnnaBridge 145:64910690c574 346 #define SMBUS_FLAG_TXIS I2C_ISR_TXIS
AnnaBridge 145:64910690c574 347 #define SMBUS_FLAG_RXNE I2C_ISR_RXNE
AnnaBridge 145:64910690c574 348 #define SMBUS_FLAG_ADDR I2C_ISR_ADDR
AnnaBridge 145:64910690c574 349 #define SMBUS_FLAG_AF I2C_ISR_NACKF
AnnaBridge 145:64910690c574 350 #define SMBUS_FLAG_STOPF I2C_ISR_STOPF
AnnaBridge 145:64910690c574 351 #define SMBUS_FLAG_TC I2C_ISR_TC
AnnaBridge 145:64910690c574 352 #define SMBUS_FLAG_TCR I2C_ISR_TCR
AnnaBridge 145:64910690c574 353 #define SMBUS_FLAG_BERR I2C_ISR_BERR
AnnaBridge 145:64910690c574 354 #define SMBUS_FLAG_ARLO I2C_ISR_ARLO
AnnaBridge 145:64910690c574 355 #define SMBUS_FLAG_OVR I2C_ISR_OVR
AnnaBridge 145:64910690c574 356 #define SMBUS_FLAG_PECERR I2C_ISR_PECERR
AnnaBridge 145:64910690c574 357 #define SMBUS_FLAG_TIMEOUT I2C_ISR_TIMEOUT
AnnaBridge 145:64910690c574 358 #define SMBUS_FLAG_ALERT I2C_ISR_ALERT
AnnaBridge 145:64910690c574 359 #define SMBUS_FLAG_BUSY I2C_ISR_BUSY
AnnaBridge 145:64910690c574 360 #define SMBUS_FLAG_DIR I2C_ISR_DIR
AnnaBridge 145:64910690c574 361 /**
AnnaBridge 145:64910690c574 362 * @}
AnnaBridge 145:64910690c574 363 */
AnnaBridge 145:64910690c574 364
AnnaBridge 145:64910690c574 365 /**
AnnaBridge 145:64910690c574 366 * @}
AnnaBridge 145:64910690c574 367 */
AnnaBridge 145:64910690c574 368
AnnaBridge 145:64910690c574 369 /* Exported macros ------------------------------------------------------------*/
AnnaBridge 145:64910690c574 370 /** @defgroup SMBUS_Exported_Macros SMBUS Exported Macros
AnnaBridge 145:64910690c574 371 * @{
AnnaBridge 145:64910690c574 372 */
AnnaBridge 145:64910690c574 373
AnnaBridge 145:64910690c574 374 /** @brief Reset SMBUS handle state.
AnnaBridge 145:64910690c574 375 * @param __HANDLE__ specifies the SMBUS Handle.
AnnaBridge 145:64910690c574 376 * @retval None
AnnaBridge 145:64910690c574 377 */
AnnaBridge 145:64910690c574 378 #define __HAL_SMBUS_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SMBUS_STATE_RESET)
AnnaBridge 145:64910690c574 379
AnnaBridge 145:64910690c574 380 /** @brief Enable the specified SMBUS interrupts.
AnnaBridge 145:64910690c574 381 * @param __HANDLE__ specifies the SMBUS Handle.
AnnaBridge 145:64910690c574 382 * @param __INTERRUPT__ specifies the interrupt source to enable.
AnnaBridge 145:64910690c574 383 * This parameter can be one of the following values:
AnnaBridge 145:64910690c574 384 * @arg @ref SMBUS_IT_ERRI Errors interrupt enable
AnnaBridge 145:64910690c574 385 * @arg @ref SMBUS_IT_TCI Transfer complete interrupt enable
AnnaBridge 145:64910690c574 386 * @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable
AnnaBridge 145:64910690c574 387 * @arg @ref SMBUS_IT_NACKI NACK received interrupt enable
AnnaBridge 145:64910690c574 388 * @arg @ref SMBUS_IT_ADDRI Address match interrupt enable
AnnaBridge 145:64910690c574 389 * @arg @ref SMBUS_IT_RXI RX interrupt enable
AnnaBridge 145:64910690c574 390 * @arg @ref SMBUS_IT_TXI TX interrupt enable
AnnaBridge 145:64910690c574 391 *
AnnaBridge 145:64910690c574 392 * @retval None
AnnaBridge 145:64910690c574 393 */
AnnaBridge 145:64910690c574 394 #define __HAL_SMBUS_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__))
AnnaBridge 145:64910690c574 395
AnnaBridge 145:64910690c574 396 /** @brief Disable the specified SMBUS interrupts.
AnnaBridge 145:64910690c574 397 * @param __HANDLE__ specifies the SMBUS Handle.
AnnaBridge 145:64910690c574 398 * @param __INTERRUPT__ specifies the interrupt source to disable.
AnnaBridge 145:64910690c574 399 * This parameter can be one of the following values:
AnnaBridge 145:64910690c574 400 * @arg @ref SMBUS_IT_ERRI Errors interrupt enable
AnnaBridge 145:64910690c574 401 * @arg @ref SMBUS_IT_TCI Transfer complete interrupt enable
AnnaBridge 145:64910690c574 402 * @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable
AnnaBridge 145:64910690c574 403 * @arg @ref SMBUS_IT_NACKI NACK received interrupt enable
AnnaBridge 145:64910690c574 404 * @arg @ref SMBUS_IT_ADDRI Address match interrupt enable
AnnaBridge 145:64910690c574 405 * @arg @ref SMBUS_IT_RXI RX interrupt enable
AnnaBridge 145:64910690c574 406 * @arg @ref SMBUS_IT_TXI TX interrupt enable
AnnaBridge 145:64910690c574 407 *
AnnaBridge 145:64910690c574 408 * @retval None
AnnaBridge 145:64910690c574 409 */
AnnaBridge 145:64910690c574 410 #define __HAL_SMBUS_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__)))
AnnaBridge 145:64910690c574 411
AnnaBridge 145:64910690c574 412 /** @brief Check whether the specified SMBUS interrupt source is enabled or not.
AnnaBridge 145:64910690c574 413 * @param __HANDLE__ specifies the SMBUS Handle.
AnnaBridge 145:64910690c574 414 * @param __INTERRUPT__ specifies the SMBUS interrupt source to check.
AnnaBridge 145:64910690c574 415 * This parameter can be one of the following values:
AnnaBridge 145:64910690c574 416 * @arg @ref SMBUS_IT_ERRI Errors interrupt enable
AnnaBridge 145:64910690c574 417 * @arg @ref SMBUS_IT_TCI Transfer complete interrupt enable
AnnaBridge 145:64910690c574 418 * @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable
AnnaBridge 145:64910690c574 419 * @arg @ref SMBUS_IT_NACKI NACK received interrupt enable
AnnaBridge 145:64910690c574 420 * @arg @ref SMBUS_IT_ADDRI Address match interrupt enable
AnnaBridge 145:64910690c574 421 * @arg @ref SMBUS_IT_RXI RX interrupt enable
AnnaBridge 145:64910690c574 422 * @arg @ref SMBUS_IT_TXI TX interrupt enable
AnnaBridge 145:64910690c574 423 *
AnnaBridge 145:64910690c574 424 * @retval The new state of __IT__ (TRUE or FALSE).
AnnaBridge 145:64910690c574 425 */
AnnaBridge 145:64910690c574 426 #define __HAL_SMBUS_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
AnnaBridge 145:64910690c574 427
AnnaBridge 145:64910690c574 428 /** @brief Check whether the specified SMBUS flag is set or not.
AnnaBridge 145:64910690c574 429 * @param __HANDLE__ specifies the SMBUS Handle.
AnnaBridge 145:64910690c574 430 * @param __FLAG__ specifies the flag to check.
AnnaBridge 145:64910690c574 431 * This parameter can be one of the following values:
AnnaBridge 145:64910690c574 432 * @arg @ref SMBUS_FLAG_TXE Transmit data register empty
AnnaBridge 145:64910690c574 433 * @arg @ref SMBUS_FLAG_TXIS Transmit interrupt status
AnnaBridge 145:64910690c574 434 * @arg @ref SMBUS_FLAG_RXNE Receive data register not empty
AnnaBridge 145:64910690c574 435 * @arg @ref SMBUS_FLAG_ADDR Address matched (slave mode)
AnnaBridge 145:64910690c574 436 * @arg @ref SMBUS_FLAG_AF NACK received flag
AnnaBridge 145:64910690c574 437 * @arg @ref SMBUS_FLAG_STOPF STOP detection flag
AnnaBridge 145:64910690c574 438 * @arg @ref SMBUS_FLAG_TC Transfer complete (master mode)
AnnaBridge 145:64910690c574 439 * @arg @ref SMBUS_FLAG_TCR Transfer complete reload
AnnaBridge 145:64910690c574 440 * @arg @ref SMBUS_FLAG_BERR Bus error
AnnaBridge 145:64910690c574 441 * @arg @ref SMBUS_FLAG_ARLO Arbitration lost
AnnaBridge 145:64910690c574 442 * @arg @ref SMBUS_FLAG_OVR Overrun/Underrun
AnnaBridge 145:64910690c574 443 * @arg @ref SMBUS_FLAG_PECERR PEC error in reception
AnnaBridge 145:64910690c574 444 * @arg @ref SMBUS_FLAG_TIMEOUT Timeout or Tlow detection flag
AnnaBridge 145:64910690c574 445 * @arg @ref SMBUS_FLAG_ALERT SMBus alert
AnnaBridge 145:64910690c574 446 * @arg @ref SMBUS_FLAG_BUSY Bus busy
AnnaBridge 145:64910690c574 447 * @arg @ref SMBUS_FLAG_DIR Transfer direction (slave mode)
AnnaBridge 145:64910690c574 448 *
AnnaBridge 145:64910690c574 449 * @retval The new state of __FLAG__ (TRUE or FALSE).
AnnaBridge 145:64910690c574 450 */
AnnaBridge 145:64910690c574 451 #define SMBUS_FLAG_MASK (0x0001FFFFU)
AnnaBridge 145:64910690c574 452 #define __HAL_SMBUS_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & ((__FLAG__) & SMBUS_FLAG_MASK)) == ((__FLAG__) & SMBUS_FLAG_MASK)))
AnnaBridge 145:64910690c574 453
AnnaBridge 145:64910690c574 454 /** @brief Clear the SMBUS pending flags which are cleared by writing 1 in a specific bit.
AnnaBridge 145:64910690c574 455 * @param __HANDLE__ specifies the SMBUS Handle.
AnnaBridge 145:64910690c574 456 * @param __FLAG__ specifies the flag to clear.
AnnaBridge 145:64910690c574 457 * This parameter can be any combination of the following values:
AnnaBridge 145:64910690c574 458 * @arg @ref SMBUS_FLAG_ADDR Address matched (slave mode)
AnnaBridge 145:64910690c574 459 * @arg @ref SMBUS_FLAG_AF NACK received flag
AnnaBridge 145:64910690c574 460 * @arg @ref SMBUS_FLAG_STOPF STOP detection flag
AnnaBridge 145:64910690c574 461 * @arg @ref SMBUS_FLAG_BERR Bus error
AnnaBridge 145:64910690c574 462 * @arg @ref SMBUS_FLAG_ARLO Arbitration lost
AnnaBridge 145:64910690c574 463 * @arg @ref SMBUS_FLAG_OVR Overrun/Underrun
AnnaBridge 145:64910690c574 464 * @arg @ref SMBUS_FLAG_PECERR PEC error in reception
AnnaBridge 145:64910690c574 465 * @arg @ref SMBUS_FLAG_TIMEOUT Timeout or Tlow detection flag
AnnaBridge 145:64910690c574 466 * @arg @ref SMBUS_FLAG_ALERT SMBus alert
AnnaBridge 145:64910690c574 467 *
AnnaBridge 145:64910690c574 468 * @retval None
AnnaBridge 145:64910690c574 469 */
AnnaBridge 145:64910690c574 470 #define __HAL_SMBUS_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))
AnnaBridge 145:64910690c574 471
AnnaBridge 145:64910690c574 472 /** @brief Enable the specified SMBUS peripheral.
AnnaBridge 145:64910690c574 473 * @param __HANDLE__ specifies the SMBUS Handle.
AnnaBridge 145:64910690c574 474 * @retval None
AnnaBridge 145:64910690c574 475 */
AnnaBridge 145:64910690c574 476 #define __HAL_SMBUS_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
AnnaBridge 145:64910690c574 477
AnnaBridge 145:64910690c574 478 /** @brief Disable the specified SMBUS peripheral.
AnnaBridge 145:64910690c574 479 * @param __HANDLE__ specifies the SMBUS Handle.
AnnaBridge 145:64910690c574 480 * @retval None
AnnaBridge 145:64910690c574 481 */
AnnaBridge 145:64910690c574 482 #define __HAL_SMBUS_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
AnnaBridge 145:64910690c574 483
AnnaBridge 145:64910690c574 484 /** @brief Generate a Non-Acknowledge SMBUS peripheral in Slave mode.
AnnaBridge 145:64910690c574 485 * @param __HANDLE__ specifies the SMBUS Handle.
AnnaBridge 145:64910690c574 486 * @retval None
AnnaBridge 145:64910690c574 487 */
AnnaBridge 145:64910690c574 488 #define __HAL_SMBUS_GENERATE_NACK(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK))
AnnaBridge 145:64910690c574 489
AnnaBridge 145:64910690c574 490 /**
AnnaBridge 145:64910690c574 491 * @}
AnnaBridge 145:64910690c574 492 */
AnnaBridge 145:64910690c574 493
AnnaBridge 145:64910690c574 494
AnnaBridge 145:64910690c574 495 /* Private constants ---------------------------------------------------------*/
AnnaBridge 145:64910690c574 496
AnnaBridge 145:64910690c574 497 /* Private macros ------------------------------------------------------------*/
AnnaBridge 145:64910690c574 498 /** @defgroup SMBUS_Private_Macro SMBUS Private Macros
AnnaBridge 145:64910690c574 499 * @{
AnnaBridge 145:64910690c574 500 */
AnnaBridge 145:64910690c574 501
AnnaBridge 145:64910690c574 502 #define IS_SMBUS_ANALOG_FILTER(FILTER) (((FILTER) == SMBUS_ANALOGFILTER_ENABLE) || \
AnnaBridge 145:64910690c574 503 ((FILTER) == SMBUS_ANALOGFILTER_DISABLE))
AnnaBridge 145:64910690c574 504
AnnaBridge 145:64910690c574 505 #define IS_SMBUS_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000FU)
AnnaBridge 145:64910690c574 506
AnnaBridge 145:64910690c574 507 #define IS_SMBUS_ADDRESSING_MODE(MODE) (((MODE) == SMBUS_ADDRESSINGMODE_7BIT) || \
AnnaBridge 145:64910690c574 508 ((MODE) == SMBUS_ADDRESSINGMODE_10BIT))
AnnaBridge 145:64910690c574 509
AnnaBridge 145:64910690c574 510 #define IS_SMBUS_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == SMBUS_DUALADDRESS_DISABLE) || \
AnnaBridge 145:64910690c574 511 ((ADDRESS) == SMBUS_DUALADDRESS_ENABLE))
AnnaBridge 145:64910690c574 512
AnnaBridge 145:64910690c574 513 #define IS_SMBUS_OWN_ADDRESS2_MASK(MASK) (((MASK) == SMBUS_OA2_NOMASK) || \
AnnaBridge 145:64910690c574 514 ((MASK) == SMBUS_OA2_MASK01) || \
AnnaBridge 145:64910690c574 515 ((MASK) == SMBUS_OA2_MASK02) || \
AnnaBridge 145:64910690c574 516 ((MASK) == SMBUS_OA2_MASK03) || \
AnnaBridge 145:64910690c574 517 ((MASK) == SMBUS_OA2_MASK04) || \
AnnaBridge 145:64910690c574 518 ((MASK) == SMBUS_OA2_MASK05) || \
AnnaBridge 145:64910690c574 519 ((MASK) == SMBUS_OA2_MASK06) || \
AnnaBridge 145:64910690c574 520 ((MASK) == SMBUS_OA2_MASK07))
AnnaBridge 145:64910690c574 521
AnnaBridge 145:64910690c574 522 #define IS_SMBUS_GENERAL_CALL(CALL) (((CALL) == SMBUS_GENERALCALL_DISABLE) || \
AnnaBridge 145:64910690c574 523 ((CALL) == SMBUS_GENERALCALL_ENABLE))
AnnaBridge 145:64910690c574 524
AnnaBridge 145:64910690c574 525 #define IS_SMBUS_NO_STRETCH(STRETCH) (((STRETCH) == SMBUS_NOSTRETCH_DISABLE) || \
AnnaBridge 145:64910690c574 526 ((STRETCH) == SMBUS_NOSTRETCH_ENABLE))
AnnaBridge 145:64910690c574 527
AnnaBridge 145:64910690c574 528 #define IS_SMBUS_PEC(PEC) (((PEC) == SMBUS_PEC_DISABLE) || \
AnnaBridge 145:64910690c574 529 ((PEC) == SMBUS_PEC_ENABLE))
AnnaBridge 145:64910690c574 530
AnnaBridge 145:64910690c574 531 #define IS_SMBUS_PERIPHERAL_MODE(MODE) (((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_HOST) || \
AnnaBridge 145:64910690c574 532 ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
AnnaBridge 145:64910690c574 533 ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP))
AnnaBridge 145:64910690c574 534
AnnaBridge 145:64910690c574 535 #define IS_SMBUS_TRANSFER_MODE(MODE) (((MODE) == SMBUS_RELOAD_MODE) || \
AnnaBridge 145:64910690c574 536 ((MODE) == SMBUS_AUTOEND_MODE) || \
AnnaBridge 145:64910690c574 537 ((MODE) == SMBUS_SOFTEND_MODE) || \
AnnaBridge 145:64910690c574 538 ((MODE) == SMBUS_SENDPEC_MODE) || \
AnnaBridge 145:64910690c574 539 ((MODE) == (SMBUS_RELOAD_MODE | SMBUS_SENDPEC_MODE)) || \
AnnaBridge 145:64910690c574 540 ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) || \
AnnaBridge 145:64910690c574 541 ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_RELOAD_MODE)) || \
AnnaBridge 145:64910690c574 542 ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE | SMBUS_RELOAD_MODE )))
AnnaBridge 145:64910690c574 543
AnnaBridge 145:64910690c574 544
AnnaBridge 145:64910690c574 545 #define IS_SMBUS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == SMBUS_GENERATE_STOP) || \
AnnaBridge 145:64910690c574 546 ((REQUEST) == SMBUS_GENERATE_START_READ) || \
AnnaBridge 145:64910690c574 547 ((REQUEST) == SMBUS_GENERATE_START_WRITE) || \
AnnaBridge 145:64910690c574 548 ((REQUEST) == SMBUS_NO_STARTSTOP))
AnnaBridge 145:64910690c574 549
AnnaBridge 145:64910690c574 550
AnnaBridge 145:64910690c574 551 #define IS_SMBUS_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == SMBUS_FIRST_FRAME) || \
AnnaBridge 145:64910690c574 552 ((REQUEST) == SMBUS_NEXT_FRAME) || \
AnnaBridge 145:64910690c574 553 ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_NO_PEC) || \
AnnaBridge 145:64910690c574 554 ((REQUEST) == SMBUS_LAST_FRAME_NO_PEC) || \
AnnaBridge 145:64910690c574 555 ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC) || \
AnnaBridge 145:64910690c574 556 ((REQUEST) == SMBUS_LAST_FRAME_WITH_PEC) || \
AnnaBridge 145:64910690c574 557 IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST))
AnnaBridge 145:64910690c574 558
AnnaBridge 145:64910690c574 559 #define IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == SMBUS_OTHER_FRAME_NO_PEC) || \
AnnaBridge 145:64910690c574 560 ((REQUEST) == SMBUS_OTHER_AND_LAST_FRAME_NO_PEC) || \
AnnaBridge 145:64910690c574 561 ((REQUEST) == SMBUS_OTHER_FRAME_WITH_PEC) || \
AnnaBridge 145:64910690c574 562 ((REQUEST) == SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC))
AnnaBridge 145:64910690c574 563
AnnaBridge 145:64910690c574 564 #define SMBUS_RESET_CR1(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= (uint32_t)~((uint32_t)(I2C_CR1_SMBHEN | I2C_CR1_SMBDEN | I2C_CR1_PECEN)))
AnnaBridge 145:64910690c574 565 #define SMBUS_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_RD_WRN)))
AnnaBridge 145:64910690c574 566
AnnaBridge 145:64910690c574 567 #define SMBUS_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == SMBUS_ADDRESSINGMODE_7BIT) ? (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & (~I2C_CR2_RD_WRN)) : \
AnnaBridge 145:64910690c574 568 (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_ADD10) | (I2C_CR2_START)) & (~I2C_CR2_RD_WRN)))
AnnaBridge 145:64910690c574 569
AnnaBridge 145:64910690c574 570 #define SMBUS_GET_ADDR_MATCH(__HANDLE__) (((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) >> 17U)
AnnaBridge 145:64910690c574 571 #define SMBUS_GET_DIR(__HANDLE__) (((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) >> 16U)
AnnaBridge 145:64910690c574 572 #define SMBUS_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND)
AnnaBridge 145:64910690c574 573 #define SMBUS_GET_PEC_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_PECBYTE)
AnnaBridge 145:64910690c574 574 #define SMBUS_GET_ALERT_ENABLED(__HANDLE__) ((__HANDLE__)->Instance->CR1 & I2C_CR1_ALERTEN)
AnnaBridge 145:64910690c574 575
AnnaBridge 145:64910690c574 576 #define SMBUS_GET_ISR_REG(__HANDLE__) ((__HANDLE__)->Instance->ISR)
AnnaBridge 145:64910690c574 577 #define SMBUS_CHECK_FLAG(__ISR__, __FLAG__) ((((__ISR__) & ((__FLAG__) & SMBUS_FLAG_MASK)) == ((__FLAG__) & SMBUS_FLAG_MASK)))
AnnaBridge 145:64910690c574 578
AnnaBridge 145:64910690c574 579 #define IS_SMBUS_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x000003FFU)
AnnaBridge 145:64910690c574 580 #define IS_SMBUS_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU)
AnnaBridge 145:64910690c574 581
AnnaBridge 145:64910690c574 582 /**
AnnaBridge 145:64910690c574 583 * @}
AnnaBridge 145:64910690c574 584 */
AnnaBridge 145:64910690c574 585
AnnaBridge 145:64910690c574 586 /* Exported functions --------------------------------------------------------*/
AnnaBridge 145:64910690c574 587 /** @addtogroup SMBUS_Exported_Functions SMBUS Exported Functions
AnnaBridge 145:64910690c574 588 * @{
AnnaBridge 145:64910690c574 589 */
AnnaBridge 145:64910690c574 590
AnnaBridge 145:64910690c574 591 /** @addtogroup SMBUS_Exported_Functions_Group1 Initialization and de-initialization functions
AnnaBridge 145:64910690c574 592 * @{
AnnaBridge 145:64910690c574 593 */
AnnaBridge 145:64910690c574 594
AnnaBridge 145:64910690c574 595 /* Initialization and de-initialization functions **********************************/
AnnaBridge 145:64910690c574 596 HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 597 HAL_StatusTypeDef HAL_SMBUS_DeInit (SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 598 void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 599 void HAL_SMBUS_MspDeInit(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 600 HAL_StatusTypeDef HAL_SMBUS_ConfigAnalogFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t AnalogFilter);
AnnaBridge 145:64910690c574 601 HAL_StatusTypeDef HAL_SMBUS_ConfigDigitalFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t DigitalFilter);
AnnaBridge 145:64910690c574 602
AnnaBridge 145:64910690c574 603 /**
AnnaBridge 145:64910690c574 604 * @}
AnnaBridge 145:64910690c574 605 */
AnnaBridge 145:64910690c574 606
AnnaBridge 145:64910690c574 607 /** @addtogroup SMBUS_Exported_Functions_Group2 Input and Output operation functions
AnnaBridge 145:64910690c574 608 * @{
AnnaBridge 145:64910690c574 609 */
AnnaBridge 145:64910690c574 610
AnnaBridge 145:64910690c574 611 /* IO operation functions *****************************************************/
AnnaBridge 145:64910690c574 612 /** @addtogroup Blocking_mode_Polling Blocking mode Polling
AnnaBridge 145:64910690c574 613 * @{
AnnaBridge 145:64910690c574 614 */
AnnaBridge 145:64910690c574 615 /******* Blocking mode: Polling */
AnnaBridge 145:64910690c574 616 HAL_StatusTypeDef HAL_SMBUS_IsDeviceReady(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout);
AnnaBridge 145:64910690c574 617 /**
AnnaBridge 145:64910690c574 618 * @}
AnnaBridge 145:64910690c574 619 */
AnnaBridge 145:64910690c574 620
AnnaBridge 145:64910690c574 621 /** @addtogroup Non-Blocking_mode_Interrupt Non-Blocking mode Interrupt
AnnaBridge 145:64910690c574 622 * @{
AnnaBridge 145:64910690c574 623 */
AnnaBridge 145:64910690c574 624 /******* Non-Blocking mode: Interrupt */
AnnaBridge 145:64910690c574 625 HAL_StatusTypeDef HAL_SMBUS_Master_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions);
AnnaBridge 145:64910690c574 626 HAL_StatusTypeDef HAL_SMBUS_Master_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions);
AnnaBridge 145:64910690c574 627 HAL_StatusTypeDef HAL_SMBUS_Master_Abort_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress);
AnnaBridge 145:64910690c574 628 HAL_StatusTypeDef HAL_SMBUS_Slave_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions);
AnnaBridge 145:64910690c574 629 HAL_StatusTypeDef HAL_SMBUS_Slave_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions);
AnnaBridge 145:64910690c574 630
AnnaBridge 145:64910690c574 631 HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 632 HAL_StatusTypeDef HAL_SMBUS_DisableAlert_IT(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 633 HAL_StatusTypeDef HAL_SMBUS_EnableListen_IT(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 634 HAL_StatusTypeDef HAL_SMBUS_DisableListen_IT(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 635 /**
AnnaBridge 145:64910690c574 636 * @}
AnnaBridge 145:64910690c574 637 */
AnnaBridge 145:64910690c574 638
AnnaBridge 145:64910690c574 639 /** @addtogroup SMBUS_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks
AnnaBridge 145:64910690c574 640 * @{
AnnaBridge 145:64910690c574 641 */
AnnaBridge 145:64910690c574 642 /******* SMBUS IRQHandler and Callbacks used in non blocking modes (Interrupt) */
AnnaBridge 145:64910690c574 643 void HAL_SMBUS_EV_IRQHandler(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 644 void HAL_SMBUS_ER_IRQHandler(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 645 void HAL_SMBUS_MasterTxCpltCallback(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 646 void HAL_SMBUS_MasterRxCpltCallback(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 647 void HAL_SMBUS_SlaveTxCpltCallback(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 648 void HAL_SMBUS_SlaveRxCpltCallback(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 649 void HAL_SMBUS_AddrCallback(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, uint16_t AddrMatchCode);
AnnaBridge 145:64910690c574 650 void HAL_SMBUS_ListenCpltCallback(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 651 void HAL_SMBUS_ErrorCallback(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 652
AnnaBridge 145:64910690c574 653 /**
AnnaBridge 145:64910690c574 654 * @}
AnnaBridge 145:64910690c574 655 */
AnnaBridge 145:64910690c574 656
AnnaBridge 145:64910690c574 657 /** @addtogroup SMBUS_Exported_Functions_Group3 Peripheral State and Errors functions
AnnaBridge 145:64910690c574 658 * @{
AnnaBridge 145:64910690c574 659 */
AnnaBridge 145:64910690c574 660
AnnaBridge 145:64910690c574 661 /* Peripheral State and Errors functions **************************************************/
AnnaBridge 145:64910690c574 662 uint32_t HAL_SMBUS_GetState(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 663 uint32_t HAL_SMBUS_GetError(SMBUS_HandleTypeDef *hsmbus);
AnnaBridge 145:64910690c574 664
AnnaBridge 145:64910690c574 665 /**
AnnaBridge 145:64910690c574 666 * @}
AnnaBridge 145:64910690c574 667 */
AnnaBridge 145:64910690c574 668
AnnaBridge 145:64910690c574 669 /**
AnnaBridge 145:64910690c574 670 * @}
AnnaBridge 145:64910690c574 671 */
AnnaBridge 145:64910690c574 672
AnnaBridge 145:64910690c574 673 /* Private Functions ---------------------------------------------------------*/
AnnaBridge 145:64910690c574 674 /** @defgroup SMBUS_Private_Functions SMBUS Private Functions
AnnaBridge 145:64910690c574 675 * @{
AnnaBridge 145:64910690c574 676 */
AnnaBridge 145:64910690c574 677 /* Private functions are defined in stm32l4xx_hal_smbus.c file */
AnnaBridge 145:64910690c574 678 /**
AnnaBridge 145:64910690c574 679 * @}
AnnaBridge 145:64910690c574 680 */
AnnaBridge 145:64910690c574 681
AnnaBridge 145:64910690c574 682 /**
AnnaBridge 145:64910690c574 683 * @}
AnnaBridge 145:64910690c574 684 */
AnnaBridge 145:64910690c574 685
AnnaBridge 145:64910690c574 686 /**
AnnaBridge 145:64910690c574 687 * @}
AnnaBridge 145:64910690c574 688 */
AnnaBridge 145:64910690c574 689
AnnaBridge 145:64910690c574 690 /**
AnnaBridge 145:64910690c574 691 * @}
AnnaBridge 145:64910690c574 692 */
AnnaBridge 145:64910690c574 693
AnnaBridge 145:64910690c574 694 #ifdef __cplusplus
AnnaBridge 145:64910690c574 695 }
AnnaBridge 145:64910690c574 696 #endif
AnnaBridge 145:64910690c574 697
AnnaBridge 145:64910690c574 698
AnnaBridge 145:64910690c574 699 #endif /* __STM32L4xx_HAL_SMBUS_H */
AnnaBridge 145:64910690c574 700
AnnaBridge 145:64910690c574 701 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/