mbed official / mbed

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

TARGET_TB_SENSE_12/TARGET_Silicon_Labs/TARGET_EFM32/emlib/inc/em_emu.h@160:5571c4ff569f, 2018-01-17 (annotated)

Committer:
Anna Bridge
Date:
Wed Jan 17 16:13:02 2018 +0000
Revision:
160:5571c4ff569f
Parent:
142:4eea097334d6 
mbed library. Release version 158

Who changed what in which revision?

UserRevisionLine numberNew contents of line
Anna Bridge 142:4eea097334d6 1 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 2 * @file em_emu.h
Anna Bridge 142:4eea097334d6 3 * @brief Energy management unit (EMU) peripheral API
Anna Bridge 160:5571c4ff569f 4 * @version 5.3.3
Anna Bridge 142:4eea097334d6 5 *******************************************************************************
Anna Bridge 160:5571c4ff569f 6 * # License
Anna Bridge 142:4eea097334d6 7 * <b>Copyright 2016 Silicon Laboratories, Inc. http://www.silabs.com</b>
Anna Bridge 142:4eea097334d6 8 *******************************************************************************
Anna Bridge 142:4eea097334d6 9 *
Anna Bridge 142:4eea097334d6 10 * Permission is granted to anyone to use this software for any purpose,
Anna Bridge 142:4eea097334d6 11 * including commercial applications, and to alter it and redistribute it
Anna Bridge 142:4eea097334d6 12 * freely, subject to the following restrictions:
Anna Bridge 142:4eea097334d6 13 *
Anna Bridge 142:4eea097334d6 14 * 1. The origin of this software must not be misrepresented; you must not
Anna Bridge 142:4eea097334d6 15 * claim that you wrote the original software.
Anna Bridge 142:4eea097334d6 16 * 2. Altered source versions must be plainly marked as such, and must not be
Anna Bridge 142:4eea097334d6 17 * misrepresented as being the original software.
Anna Bridge 142:4eea097334d6 18 * 3. This notice may not be removed or altered from any source distribution.
Anna Bridge 142:4eea097334d6 19 *
Anna Bridge 142:4eea097334d6 20 * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Labs has no
Anna Bridge 142:4eea097334d6 21 * obligation to support this Software. Silicon Labs is providing the
Anna Bridge 142:4eea097334d6 22 * Software "AS IS", with no express or implied warranties of any kind,
Anna Bridge 142:4eea097334d6 23 * including, but not limited to, any implied warranties of merchantability
Anna Bridge 142:4eea097334d6 24 * or fitness for any particular purpose or warranties against infringement
Anna Bridge 142:4eea097334d6 25 * of any proprietary rights of a third party.
Anna Bridge 142:4eea097334d6 26 *
Anna Bridge 142:4eea097334d6 27 * Silicon Labs will not be liable for any consequential, incidental, or
Anna Bridge 142:4eea097334d6 28 * special damages, or any other relief, or for any claim by any third party,
Anna Bridge 142:4eea097334d6 29 * arising from your use of this Software.
Anna Bridge 142:4eea097334d6 30 *
Anna Bridge 142:4eea097334d6 31 ******************************************************************************/
Anna Bridge 142:4eea097334d6 32
Anna Bridge 142:4eea097334d6 33 #ifndef EM_EMU_H
Anna Bridge 142:4eea097334d6 34 #define EM_EMU_H
Anna Bridge 142:4eea097334d6 35
Anna Bridge 142:4eea097334d6 36 #include "em_device.h"
Anna Bridge 160:5571c4ff569f 37 #if defined(EMU_PRESENT)
Anna Bridge 142:4eea097334d6 38
Anna Bridge 142:4eea097334d6 39 #include <stdbool.h>
Anna Bridge 142:4eea097334d6 40 #include "em_bus.h"
Anna Bridge 142:4eea097334d6 41
Anna Bridge 142:4eea097334d6 42 #ifdef __cplusplus
Anna Bridge 142:4eea097334d6 43 extern "C" {
Anna Bridge 142:4eea097334d6 44 #endif
Anna Bridge 142:4eea097334d6 45
Anna Bridge 142:4eea097334d6 46 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 47 * @addtogroup emlib
Anna Bridge 142:4eea097334d6 48 * @{
Anna Bridge 142:4eea097334d6 49 ******************************************************************************/
Anna Bridge 142:4eea097334d6 50
Anna Bridge 142:4eea097334d6 51 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 52 * @addtogroup EMU
Anna Bridge 142:4eea097334d6 53 * @{
Anna Bridge 142:4eea097334d6 54 ******************************************************************************/
Anna Bridge 142:4eea097334d6 55
Anna Bridge 142:4eea097334d6 56 /*******************************************************************************
Anna Bridge 142:4eea097334d6 57 ******************************** ENUMS ************************************
Anna Bridge 142:4eea097334d6 58 ******************************************************************************/
Anna Bridge 142:4eea097334d6 59
Anna Bridge 160:5571c4ff569f 60 #if defined(_EMU_EM4CONF_OSC_MASK)
Anna Bridge 142:4eea097334d6 61 /** EM4 duty oscillator */
Anna Bridge 160:5571c4ff569f 62 typedef enum {
Anna Bridge 142:4eea097334d6 63 /** Select ULFRCO as duty oscillator in EM4 */
Anna Bridge 142:4eea097334d6 64 emuEM4Osc_ULFRCO = EMU_EM4CONF_OSC_ULFRCO,
Anna Bridge 142:4eea097334d6 65 /** Select LFXO as duty oscillator in EM4 */
Anna Bridge 142:4eea097334d6 66 emuEM4Osc_LFXO = EMU_EM4CONF_OSC_LFXO,
Anna Bridge 142:4eea097334d6 67 /** Select LFRCO as duty oscillator in EM4 */
Anna Bridge 142:4eea097334d6 68 emuEM4Osc_LFRCO = EMU_EM4CONF_OSC_LFRCO
Anna Bridge 142:4eea097334d6 69 } EMU_EM4Osc_TypeDef;
Anna Bridge 142:4eea097334d6 70 #endif
Anna Bridge 142:4eea097334d6 71
Anna Bridge 160:5571c4ff569f 72 #if defined(_EMU_BUCTRL_PROBE_MASK)
Anna Bridge 142:4eea097334d6 73 /** Backup Power Voltage Probe types */
Anna Bridge 160:5571c4ff569f 74 typedef enum {
Anna Bridge 142:4eea097334d6 75 /** Disable voltage probe */
Anna Bridge 142:4eea097334d6 76 emuProbe_Disable = EMU_BUCTRL_PROBE_DISABLE,
Anna Bridge 142:4eea097334d6 77 /** Connect probe to VDD_DREG */
Anna Bridge 142:4eea097334d6 78 emuProbe_VDDDReg = EMU_BUCTRL_PROBE_VDDDREG,
Anna Bridge 142:4eea097334d6 79 /** Connect probe to BU_IN */
Anna Bridge 142:4eea097334d6 80 emuProbe_BUIN = EMU_BUCTRL_PROBE_BUIN,
Anna Bridge 142:4eea097334d6 81 /** Connect probe to BU_OUT */
Anna Bridge 142:4eea097334d6 82 emuProbe_BUOUT = EMU_BUCTRL_PROBE_BUOUT
Anna Bridge 142:4eea097334d6 83 } EMU_Probe_TypeDef;
Anna Bridge 142:4eea097334d6 84 #endif
Anna Bridge 142:4eea097334d6 85
Anna Bridge 160:5571c4ff569f 86 #if defined(_EMU_PWRCONF_PWRRES_MASK)
Anna Bridge 142:4eea097334d6 87 /** Backup Power Domain resistor selection */
Anna Bridge 160:5571c4ff569f 88 typedef enum {
Anna Bridge 142:4eea097334d6 89 /** Main power and backup power connected with RES0 series resistance */
Anna Bridge 142:4eea097334d6 90 emuRes_Res0 = EMU_PWRCONF_PWRRES_RES0,
Anna Bridge 142:4eea097334d6 91 /** Main power and backup power connected with RES1 series resistance */
Anna Bridge 142:4eea097334d6 92 emuRes_Res1 = EMU_PWRCONF_PWRRES_RES1,
Anna Bridge 142:4eea097334d6 93 /** Main power and backup power connected with RES2 series resistance */
Anna Bridge 142:4eea097334d6 94 emuRes_Res2 = EMU_PWRCONF_PWRRES_RES2,
Anna Bridge 142:4eea097334d6 95 /** Main power and backup power connected with RES3 series resistance */
Anna Bridge 142:4eea097334d6 96 emuRes_Res3 = EMU_PWRCONF_PWRRES_RES3,
Anna Bridge 142:4eea097334d6 97 } EMU_Resistor_TypeDef;
Anna Bridge 142:4eea097334d6 98 #endif
Anna Bridge 142:4eea097334d6 99
Anna Bridge 160:5571c4ff569f 100 #if defined(BU_PRESENT) && defined(_SILICON_LABS_32B_SERIES_0)
Anna Bridge 142:4eea097334d6 101 /** Backup Power Domain power connection */
Anna Bridge 160:5571c4ff569f 102 typedef enum {
Anna Bridge 142:4eea097334d6 103 /** No connection between main and backup power */
Anna Bridge 142:4eea097334d6 104 emuPower_None = EMU_BUINACT_PWRCON_NONE,
Anna Bridge 142:4eea097334d6 105 /** Main power and backup power connected through diode,
Anna Bridge 142:4eea097334d6 106 allowing current from backup to main only */
Anna Bridge 142:4eea097334d6 107 emuPower_BUMain = EMU_BUINACT_PWRCON_BUMAIN,
Anna Bridge 142:4eea097334d6 108 /** Main power and backup power connected through diode,
Anna Bridge 142:4eea097334d6 109 allowing current from main to backup only */
Anna Bridge 142:4eea097334d6 110 emuPower_MainBU = EMU_BUINACT_PWRCON_MAINBU,
Anna Bridge 142:4eea097334d6 111 /** Main power and backup power connected without diode */
Anna Bridge 142:4eea097334d6 112 emuPower_NoDiode = EMU_BUINACT_PWRCON_NODIODE,
Anna Bridge 142:4eea097334d6 113 } EMU_Power_TypeDef;
Anna Bridge 142:4eea097334d6 114 #endif
Anna Bridge 142:4eea097334d6 115
Anna Bridge 142:4eea097334d6 116 /** BOD threshold setting selector, active or inactive mode */
Anna Bridge 160:5571c4ff569f 117 typedef enum {
Anna Bridge 142:4eea097334d6 118 /** Configure BOD threshold for active mode */
Anna Bridge 142:4eea097334d6 119 emuBODMode_Active,
Anna Bridge 142:4eea097334d6 120 /** Configure BOD threshold for inactive mode */
Anna Bridge 142:4eea097334d6 121 emuBODMode_Inactive,
Anna Bridge 142:4eea097334d6 122 } EMU_BODMode_TypeDef;
Anna Bridge 142:4eea097334d6 123
Anna Bridge 160:5571c4ff569f 124 #if defined(_EMU_EM4CTRL_EM4STATE_MASK)
Anna Bridge 142:4eea097334d6 125 /** EM4 modes */
Anna Bridge 160:5571c4ff569f 126 typedef enum {
Anna Bridge 142:4eea097334d6 127 /** EM4 Hibernate */
Anna Bridge 142:4eea097334d6 128 emuEM4Hibernate = EMU_EM4CTRL_EM4STATE_EM4H,
Anna Bridge 142:4eea097334d6 129 /** EM4 Shutoff */
Anna Bridge 142:4eea097334d6 130 emuEM4Shutoff = EMU_EM4CTRL_EM4STATE_EM4S,
Anna Bridge 142:4eea097334d6 131 } EMU_EM4State_TypeDef;
Anna Bridge 142:4eea097334d6 132 #endif
Anna Bridge 142:4eea097334d6 133
Anna Bridge 160:5571c4ff569f 134 #if defined(_EMU_EM4CTRL_EM4IORETMODE_MASK)
Anna Bridge 160:5571c4ff569f 135 typedef enum {
Anna Bridge 142:4eea097334d6 136 /** No Retention: Pads enter reset state when entering EM4 */
Anna Bridge 142:4eea097334d6 137 emuPinRetentionDisable = EMU_EM4CTRL_EM4IORETMODE_DISABLE,
Anna Bridge 142:4eea097334d6 138 /** Retention through EM4: Pads enter reset state when exiting EM4 */
Anna Bridge 142:4eea097334d6 139 emuPinRetentionEm4Exit = EMU_EM4CTRL_EM4IORETMODE_EM4EXIT,
Anna Bridge 160:5571c4ff569f 140 /** Retention through EM4 and wakeup: call @ref EMU_UnlatchPinRetention() to
Anna Bridge 142:4eea097334d6 141 release pins from retention after EM4 wakeup */
Anna Bridge 142:4eea097334d6 142 emuPinRetentionLatch = EMU_EM4CTRL_EM4IORETMODE_SWUNLATCH,
Anna Bridge 142:4eea097334d6 143 } EMU_EM4PinRetention_TypeDef;
Anna Bridge 142:4eea097334d6 144 #endif
Anna Bridge 142:4eea097334d6 145
Anna Bridge 142:4eea097334d6 146 /** Power configurations. DCDC-to-DVDD is currently the only supported mode. */
Anna Bridge 160:5571c4ff569f 147 typedef enum {
Anna Bridge 142:4eea097334d6 148 /** DCDC is connected to DVDD */
Anna Bridge 142:4eea097334d6 149 emuPowerConfig_DcdcToDvdd,
Anna Bridge 142:4eea097334d6 150 } EMU_PowerConfig_TypeDef;
Anna Bridge 142:4eea097334d6 151
Anna Bridge 160:5571c4ff569f 152 #if defined(_EMU_DCDCCTRL_MASK)
Anna Bridge 142:4eea097334d6 153 /** DCDC operating modes */
Anna Bridge 160:5571c4ff569f 154 typedef enum {
Anna Bridge 142:4eea097334d6 155 /** DCDC regulator bypass */
Anna Bridge 142:4eea097334d6 156 emuDcdcMode_Bypass = EMU_DCDCCTRL_DCDCMODE_BYPASS,
Anna Bridge 142:4eea097334d6 157 /** DCDC low-noise mode */
Anna Bridge 142:4eea097334d6 158 emuDcdcMode_LowNoise = EMU_DCDCCTRL_DCDCMODE_LOWNOISE,
Anna Bridge 142:4eea097334d6 159 #if defined(_EMU_DCDCLPEM01CFG_MASK)
Anna Bridge 142:4eea097334d6 160 /** DCDC low-power mode */
Anna Bridge 142:4eea097334d6 161 emuDcdcMode_LowPower = EMU_DCDCCTRL_DCDCMODE_LOWPOWER,
Anna Bridge 142:4eea097334d6 162 #endif
Anna Bridge 142:4eea097334d6 163 } EMU_DcdcMode_TypeDef;
Anna Bridge 142:4eea097334d6 164 #endif
Anna Bridge 142:4eea097334d6 165
Anna Bridge 160:5571c4ff569f 166 #if defined(_EMU_DCDCCTRL_MASK)
Anna Bridge 142:4eea097334d6 167 /** DCDC conduction modes */
Anna Bridge 160:5571c4ff569f 168 typedef enum {
Anna Bridge 142:4eea097334d6 169 /** DCDC Low-Noise Continuous Conduction Mode (CCM). EFR32 interference minimization
Anna Bridge 142:4eea097334d6 170 features are available in this mode. */
Anna Bridge 142:4eea097334d6 171 emuDcdcConductionMode_ContinuousLN,
Anna Bridge 142:4eea097334d6 172 /** DCDC Low-Noise Discontinuous Conduction Mode (DCM). This mode should be used for EFM32 or
Anna Bridge 142:4eea097334d6 173 when the EFR32 radio is not enabled. */
Anna Bridge 142:4eea097334d6 174 emuDcdcConductionMode_DiscontinuousLN,
Anna Bridge 142:4eea097334d6 175 } EMU_DcdcConductionMode_TypeDef;
Anna Bridge 142:4eea097334d6 176 #endif
Anna Bridge 142:4eea097334d6 177
Anna Bridge 160:5571c4ff569f 178 #if defined(_EMU_PWRCTRL_MASK)
Anna Bridge 142:4eea097334d6 179 /** DCDC to DVDD mode analog peripheral power supply select */
Anna Bridge 160:5571c4ff569f 180 typedef enum {
Anna Bridge 142:4eea097334d6 181 /** Select AVDD as analog power supply. Typically lower noise, but less energy efficient. */
Anna Bridge 142:4eea097334d6 182 emuDcdcAnaPeripheralPower_AVDD = EMU_PWRCTRL_ANASW_AVDD,
Anna Bridge 142:4eea097334d6 183 /** Select DCDC (DVDD) as analog power supply. Typically more energy efficient, but more noise. */
Anna Bridge 142:4eea097334d6 184 emuDcdcAnaPeripheralPower_DCDC = EMU_PWRCTRL_ANASW_DVDD
Anna Bridge 142:4eea097334d6 185 } EMU_DcdcAnaPeripheralPower_TypeDef;
Anna Bridge 142:4eea097334d6 186 #endif
Anna Bridge 142:4eea097334d6 187
Anna Bridge 160:5571c4ff569f 188 #if defined(_EMU_DCDCMISCCTRL_MASK)
Anna Bridge 142:4eea097334d6 189 /** DCDC Forced CCM and reverse current limiter control. Positive values have unit mA. */
Anna Bridge 142:4eea097334d6 190 typedef int16_t EMU_DcdcLnReverseCurrentControl_TypeDef;
Anna Bridge 142:4eea097334d6 191
Anna Bridge 142:4eea097334d6 192 /** High efficiency mode. EMU_DCDCZDETCTRL_ZDETILIMSEL is "don't care". */
Anna Bridge 142:4eea097334d6 193 #define emuDcdcLnHighEfficiency -1
Anna Bridge 142:4eea097334d6 194
Anna Bridge 142:4eea097334d6 195 /** Default reverse current for fast transient response mode (low noise). */
Anna Bridge 142:4eea097334d6 196 #define emuDcdcLnFastTransient 160
Anna Bridge 142:4eea097334d6 197 #endif
Anna Bridge 142:4eea097334d6 198
Anna Bridge 160:5571c4ff569f 199 #if defined(_EMU_DCDCCTRL_MASK)
Anna Bridge 142:4eea097334d6 200 /** DCDC Low-noise RCO band select */
Anna Bridge 160:5571c4ff569f 201 typedef enum {
Anna Bridge 142:4eea097334d6 202 /** Set RCO to 3MHz */
Anna Bridge 142:4eea097334d6 203 emuDcdcLnRcoBand_3MHz = 0,
Anna Bridge 142:4eea097334d6 204 /** Set RCO to 4MHz */
Anna Bridge 142:4eea097334d6 205 emuDcdcLnRcoBand_4MHz = 1,
Anna Bridge 142:4eea097334d6 206 /** Set RCO to 5MHz */
Anna Bridge 142:4eea097334d6 207 emuDcdcLnRcoBand_5MHz = 2,
Anna Bridge 142:4eea097334d6 208 /** Set RCO to 6MHz */
Anna Bridge 142:4eea097334d6 209 emuDcdcLnRcoBand_6MHz = 3,
Anna Bridge 142:4eea097334d6 210 /** Set RCO to 7MHz */
Anna Bridge 142:4eea097334d6 211 emuDcdcLnRcoBand_7MHz = 4,
Anna Bridge 142:4eea097334d6 212 /** Set RCO to 8MHz */
Anna Bridge 142:4eea097334d6 213 emuDcdcLnRcoBand_8MHz = 5,
Anna Bridge 142:4eea097334d6 214 /** Set RCO to 9MHz */
Anna Bridge 142:4eea097334d6 215 emuDcdcLnRcoBand_9MHz = 6,
Anna Bridge 142:4eea097334d6 216 /** Set RCO to 10MHz */
Anna Bridge 142:4eea097334d6 217 emuDcdcLnRcoBand_10MHz = 7,
Anna Bridge 142:4eea097334d6 218 } EMU_DcdcLnRcoBand_TypeDef;
Anna Bridge 142:4eea097334d6 219
Anna Bridge 142:4eea097334d6 220 /** @cond DO_NOT_INCLUDE_WITH_DOXYGEN */
Anna Bridge 142:4eea097334d6 221 /* Deprecated. */
Anna Bridge 142:4eea097334d6 222 #define EMU_DcdcLnRcoBand_3MHz emuDcdcLnRcoBand_3MHz
Anna Bridge 142:4eea097334d6 223 #define EMU_DcdcLnRcoBand_4MHz emuDcdcLnRcoBand_4MHz
Anna Bridge 142:4eea097334d6 224 #define EMU_DcdcLnRcoBand_5MHz emuDcdcLnRcoBand_5MHz
Anna Bridge 142:4eea097334d6 225 #define EMU_DcdcLnRcoBand_6MHz emuDcdcLnRcoBand_6MHz
Anna Bridge 142:4eea097334d6 226 #define EMU_DcdcLnRcoBand_7MHz emuDcdcLnRcoBand_7MHz
Anna Bridge 142:4eea097334d6 227 #define EMU_DcdcLnRcoBand_8MHz emuDcdcLnRcoBand_8MHz
Anna Bridge 142:4eea097334d6 228 #define EMU_DcdcLnRcoBand_9MHz emuDcdcLnRcoBand_9MHz
Anna Bridge 142:4eea097334d6 229 #define EMU_DcdcLnRcoBand_10MHz emuDcdcLnRcoBand_10MHz
Anna Bridge 142:4eea097334d6 230 /** @endcond */
Anna Bridge 142:4eea097334d6 231 #endif
Anna Bridge 142:4eea097334d6 232
Anna Bridge 160:5571c4ff569f 233 #if defined(_EMU_DCDCCTRL_MASK)
Anna Bridge 142:4eea097334d6 234 /** DCDC Low Noise Compensator Control register. */
Anna Bridge 160:5571c4ff569f 235 typedef enum {
Anna Bridge 142:4eea097334d6 236 /** DCDC capacitor is 1uF. */
Anna Bridge 142:4eea097334d6 237 emuDcdcLnCompCtrl_1u0F,
Anna Bridge 142:4eea097334d6 238 /** DCDC capacitor is 4.7uF. */
Anna Bridge 142:4eea097334d6 239 emuDcdcLnCompCtrl_4u7F,
Anna Bridge 142:4eea097334d6 240 } EMU_DcdcLnCompCtrl_TypeDef;
Anna Bridge 142:4eea097334d6 241 #endif
Anna Bridge 142:4eea097334d6 242
Anna Bridge 160:5571c4ff569f 243 #if defined(EMU_STATUS_VMONRDY)
Anna Bridge 142:4eea097334d6 244 /** VMON channels */
Anna Bridge 160:5571c4ff569f 245 typedef enum {
Anna Bridge 142:4eea097334d6 246 emuVmonChannel_AVDD,
Anna Bridge 142:4eea097334d6 247 emuVmonChannel_ALTAVDD,
Anna Bridge 142:4eea097334d6 248 emuVmonChannel_DVDD,
Anna Bridge 160:5571c4ff569f 249 emuVmonChannel_IOVDD0,
Anna Bridge 160:5571c4ff569f 250 #if defined(_EMU_VMONIO1CTRL_EN_MASK)
Anna Bridge 160:5571c4ff569f 251 emuVmonChannel_IOVDD1,
Anna Bridge 160:5571c4ff569f 252 #endif
Anna Bridge 160:5571c4ff569f 253 #if defined(_EMU_VMONBUVDDCTRL_EN_MASK)
Anna Bridge 160:5571c4ff569f 254 emuVmonChannel_BUVDD,
Anna Bridge 160:5571c4ff569f 255 #endif
Anna Bridge 142:4eea097334d6 256 } EMU_VmonChannel_TypeDef;
Anna Bridge 142:4eea097334d6 257 #endif /* EMU_STATUS_VMONRDY */
Anna Bridge 142:4eea097334d6 258
Anna Bridge 160:5571c4ff569f 259 #if defined(_SILICON_LABS_GECKO_INTERNAL_SDID_80)
Anna Bridge 142:4eea097334d6 260 /** Bias mode configurations */
Anna Bridge 160:5571c4ff569f 261 typedef enum {
Anna Bridge 142:4eea097334d6 262 emuBiasMode_1KHz,
Anna Bridge 142:4eea097334d6 263 emuBiasMode_4KHz,
Anna Bridge 142:4eea097334d6 264 emuBiasMode_Continuous
Anna Bridge 142:4eea097334d6 265 } EMU_BiasMode_TypeDef;
Anna Bridge 142:4eea097334d6 266 #endif
Anna Bridge 142:4eea097334d6 267
Anna Bridge 160:5571c4ff569f 268 #if defined(_EMU_CMD_EM01VSCALE0_MASK)
Anna Bridge 142:4eea097334d6 269 /** Supported EM0/1 Voltage Scaling Levels */
Anna Bridge 160:5571c4ff569f 270 typedef enum {
Anna Bridge 142:4eea097334d6 271 /** High-performance voltage level. HF clock can be set to any frequency. */
Anna Bridge 142:4eea097334d6 272 emuVScaleEM01_HighPerformance = _EMU_STATUS_VSCALE_VSCALE2,
Anna Bridge 142:4eea097334d6 273 /** Low-power optimized voltage level. The HF clock must be limited
Anna Bridge 142:4eea097334d6 274 to @ref CMU_VSCALEEM01_LOWPOWER_VOLTAGE_CLOCK_MAX Hz at this voltage.
Anna Bridge 142:4eea097334d6 275 EM0/1 voltage scaling is applied when the core clock frequency is
Anna Bridge 142:4eea097334d6 276 changed from @ref CMU or when calling @ref EMU_EM01Init() when the HF
Anna Bridge 142:4eea097334d6 277 clock is already below the limit. */
Anna Bridge 142:4eea097334d6 278 emuVScaleEM01_LowPower = _EMU_STATUS_VSCALE_VSCALE0,
Anna Bridge 142:4eea097334d6 279 } EMU_VScaleEM01_TypeDef;
Anna Bridge 142:4eea097334d6 280 #endif
Anna Bridge 142:4eea097334d6 281
Anna Bridge 160:5571c4ff569f 282 #if defined(_EMU_CTRL_EM23VSCALE_MASK)
Anna Bridge 142:4eea097334d6 283 /** Supported EM2/3 Voltage Scaling Levels */
Anna Bridge 160:5571c4ff569f 284 typedef enum {
Anna Bridge 142:4eea097334d6 285 /** Fast-wakeup voltage level. */
Anna Bridge 142:4eea097334d6 286 emuVScaleEM23_FastWakeup = _EMU_CTRL_EM23VSCALE_VSCALE2,
Anna Bridge 142:4eea097334d6 287 /** Low-power optimized voltage level. Using this voltage level in EM2 and 3
Anna Bridge 160:5571c4ff569f 288 adds approximately 30us to wakeup time if the EM0 and 1 voltage must be scaled
Anna Bridge 142:4eea097334d6 289 up to @ref emuVScaleEM01_HighPerformance on EM2 or 3 exit. */
Anna Bridge 142:4eea097334d6 290 emuVScaleEM23_LowPower = _EMU_CTRL_EM23VSCALE_VSCALE0,
Anna Bridge 142:4eea097334d6 291 } EMU_VScaleEM23_TypeDef;
Anna Bridge 142:4eea097334d6 292 #endif
Anna Bridge 142:4eea097334d6 293
Anna Bridge 160:5571c4ff569f 294 #if defined(_EMU_CTRL_EM4HVSCALE_MASK)
Anna Bridge 142:4eea097334d6 295 /** Supported EM4H Voltage Scaling Levels */
Anna Bridge 160:5571c4ff569f 296 typedef enum {
Anna Bridge 142:4eea097334d6 297 /** Fast-wakeup voltage level. */
Anna Bridge 142:4eea097334d6 298 emuVScaleEM4H_FastWakeup = _EMU_CTRL_EM4HVSCALE_VSCALE2,
Anna Bridge 142:4eea097334d6 299 /** Low-power optimized voltage level. Using this voltage level in EM4H
Anna Bridge 160:5571c4ff569f 300 adds approximately 30us to wakeup time if the EM0 and 1 voltage must be scaled
Anna Bridge 142:4eea097334d6 301 up to @ref emuVScaleEM01_HighPerformance on EM4H exit. */
Anna Bridge 142:4eea097334d6 302 emuVScaleEM4H_LowPower = _EMU_CTRL_EM4HVSCALE_VSCALE0,
Anna Bridge 142:4eea097334d6 303 } EMU_VScaleEM4H_TypeDef;
Anna Bridge 142:4eea097334d6 304 #endif
Anna Bridge 142:4eea097334d6 305
Anna Bridge 142:4eea097334d6 306 #if defined(_EMU_EM23PERNORETAINCTRL_MASK)
Anna Bridge 142:4eea097334d6 307 /** Peripheral EM2 and 3 retention control */
Anna Bridge 160:5571c4ff569f 308 typedef enum {
Anna Bridge 160:5571c4ff569f 309 #if defined(_EMU_EM23PERNORETAINCTRL_USBDIS_MASK)
Anna Bridge 160:5571c4ff569f 310 emuPeripheralRetention_USB = _EMU_EM23PERNORETAINCTRL_USBDIS_MASK, /* Select USB retention control */
Anna Bridge 160:5571c4ff569f 311 #endif
Anna Bridge 160:5571c4ff569f 312 #if defined(_EMU_EM23PERNORETAINCTRL_RTCDIS_MASK)
Anna Bridge 160:5571c4ff569f 313 emuPeripheralRetention_RTC = _EMU_EM23PERNORETAINCTRL_RTCDIS_MASK, /* Select RTC retention control */
Anna Bridge 160:5571c4ff569f 314 #endif
Anna Bridge 160:5571c4ff569f 315 #if defined(_EMU_EM23PERNORETAINCTRL_ACMP3DIS_MASK)
Anna Bridge 160:5571c4ff569f 316 emuPeripheralRetention_ACMP3 = _EMU_EM23PERNORETAINCTRL_ACMP3DIS_MASK, /* Select ACMP3 retention control */
Anna Bridge 160:5571c4ff569f 317 #endif
Anna Bridge 160:5571c4ff569f 318 #if defined(_EMU_EM23PERNORETAINCTRL_ACMP2DIS_MASK)
Anna Bridge 160:5571c4ff569f 319 emuPeripheralRetention_ACMP2 = _EMU_EM23PERNORETAINCTRL_ACMP2DIS_MASK, /* Select ACMP2 retention control */
Anna Bridge 160:5571c4ff569f 320 #endif
Anna Bridge 160:5571c4ff569f 321 #if defined(_EMU_EM23PERNORETAINCTRL_ADC1DIS_MASK)
Anna Bridge 160:5571c4ff569f 322 emuPeripheralRetention_ADC1 = _EMU_EM23PERNORETAINCTRL_ADC1DIS_MASK, /* Select ADC1 retention control */
Anna Bridge 160:5571c4ff569f 323 #endif
Anna Bridge 160:5571c4ff569f 324 #if defined(_EMU_EM23PERNORETAINCTRL_I2C2DIS_MASK)
Anna Bridge 160:5571c4ff569f 325 emuPeripheralRetention_I2C2 = _EMU_EM23PERNORETAINCTRL_I2C2DIS_MASK, /* Select I2C2 retention control */
Anna Bridge 160:5571c4ff569f 326 #endif
Anna Bridge 160:5571c4ff569f 327 #if defined(_EMU_EM23PERNORETAINCTRL_LETIMER1DIS_MASK)
Anna Bridge 160:5571c4ff569f 328 emuPeripheralRetention_LETIMER1 = _EMU_EM23PERNORETAINCTRL_LETIMER1DIS_MASK, /* Select LETIMER1 retention control */
Anna Bridge 160:5571c4ff569f 329 #endif
Anna Bridge 160:5571c4ff569f 330 #if defined(_EMU_EM23PERNORETAINCTRL_LCDDIS_MASK)
Anna Bridge 160:5571c4ff569f 331 emuPeripheralRetention_LCD = _EMU_EM23PERNORETAINCTRL_LCDDIS_MASK, /* Select LCD retention control */
Anna Bridge 142:4eea097334d6 332 #endif
Anna Bridge 160:5571c4ff569f 333 #if defined(_EMU_EM23PERNORETAINCTRL_LEUART1DIS_MASK)
Anna Bridge 160:5571c4ff569f 334 emuPeripheralRetention_LEUART1 = _EMU_EM23PERNORETAINCTRL_LEUART1DIS_MASK, /* Select LEUART1 retention control */
Anna Bridge 160:5571c4ff569f 335 #endif
Anna Bridge 160:5571c4ff569f 336 emuPeripheralRetention_LEUART0 = _EMU_EM23PERNORETAINCTRL_LEUART0DIS_MASK, /* Select LEUART0 retention control */
Anna Bridge 160:5571c4ff569f 337 #if defined(_EMU_EM23PERNORETAINCTRL_CSENDIS_MASK)
Anna Bridge 160:5571c4ff569f 338 emuPeripheralRetention_CSEN = _EMU_EM23PERNORETAINCTRL_CSENDIS_MASK, /* Select CSEN retention control */
Anna Bridge 160:5571c4ff569f 339 #endif
Anna Bridge 160:5571c4ff569f 340 emuPeripheralRetention_LESENSE0 = _EMU_EM23PERNORETAINCTRL_LESENSE0DIS_MASK, /* Select LESENSE0 retention control */
Anna Bridge 160:5571c4ff569f 341 #if defined(_EMU_EM23PERNORETAINCTRL_WDOG1DIS_MASK)
Anna Bridge 160:5571c4ff569f 342 emuPeripheralRetention_WDOG1 = _EMU_EM23PERNORETAINCTRL_WDOG1DIS_MASK, /* Select WDOG1 retention control */
Anna Bridge 160:5571c4ff569f 343 #endif
Anna Bridge 160:5571c4ff569f 344 emuPeripheralRetention_WDOG0 = _EMU_EM23PERNORETAINCTRL_WDOG0DIS_MASK, /* Select WDOG0 retention control */
Anna Bridge 160:5571c4ff569f 345 emuPeripheralRetention_LETIMER0 = _EMU_EM23PERNORETAINCTRL_LETIMER0DIS_MASK, /* Select LETIMER0 retention control */
Anna Bridge 160:5571c4ff569f 346 emuPeripheralRetention_ADC0 = _EMU_EM23PERNORETAINCTRL_ADC0DIS_MASK, /* Select ADC0 retention control */
Anna Bridge 160:5571c4ff569f 347 #if defined(_EMU_EM23PERNORETAINCTRL_IDAC0DIS_MASK)
Anna Bridge 160:5571c4ff569f 348 emuPeripheralRetention_IDAC0 = _EMU_EM23PERNORETAINCTRL_IDAC0DIS_MASK, /* Select IDAC0 retention control */
Anna Bridge 160:5571c4ff569f 349 #endif
Anna Bridge 160:5571c4ff569f 350 emuPeripheralRetention_VDAC0 = _EMU_EM23PERNORETAINCTRL_DAC0DIS_MASK, /* Select DAC0 retention control */
Anna Bridge 160:5571c4ff569f 351 #if defined(_EMU_EM23PERNORETAINCTRL_I2C1DIS_MASK)
Anna Bridge 160:5571c4ff569f 352 emuPeripheralRetention_I2C1 = _EMU_EM23PERNORETAINCTRL_I2C1DIS_MASK, /* Select I2C1 retention control */
Anna Bridge 160:5571c4ff569f 353 #endif
Anna Bridge 160:5571c4ff569f 354 emuPeripheralRetention_I2C0 = _EMU_EM23PERNORETAINCTRL_I2C0DIS_MASK, /* Select I2C0 retention control */
Anna Bridge 160:5571c4ff569f 355 emuPeripheralRetention_ACMP1 = _EMU_EM23PERNORETAINCTRL_ACMP1DIS_MASK, /* Select ACMP1 retention control */
Anna Bridge 160:5571c4ff569f 356 emuPeripheralRetention_ACMP0 = _EMU_EM23PERNORETAINCTRL_ACMP0DIS_MASK, /* Select ACMP0 retention control */
Anna Bridge 160:5571c4ff569f 357 #if defined(_EMU_EM23PERNORETAINCTRL_PCNT1DIS_MASK)
Anna Bridge 160:5571c4ff569f 358 emuPeripheralRetention_PCNT2 = _EMU_EM23PERNORETAINCTRL_PCNT2DIS_MASK, /* Select PCNT2 retention control */
Anna Bridge 160:5571c4ff569f 359 emuPeripheralRetention_PCNT1 = _EMU_EM23PERNORETAINCTRL_PCNT1DIS_MASK, /* Select PCNT1 retention control */
Anna Bridge 160:5571c4ff569f 360 #endif
Anna Bridge 160:5571c4ff569f 361 emuPeripheralRetention_PCNT0 = _EMU_EM23PERNORETAINCTRL_PCNT0DIS_MASK, /* Select PCNT0 retention control */
Anna Bridge 142:4eea097334d6 362
Anna Bridge 142:4eea097334d6 363 emuPeripheralRetention_D1 = _EMU_EM23PERNORETAINCTRL_LETIMER0DIS_MASK
Anna Bridge 160:5571c4ff569f 364 | _EMU_EM23PERNORETAINCTRL_PCNT0DIS_MASK
Anna Bridge 160:5571c4ff569f 365 | _EMU_EM23PERNORETAINCTRL_ADC0DIS_MASK
Anna Bridge 160:5571c4ff569f 366 | _EMU_EM23PERNORETAINCTRL_ACMP0DIS_MASK
Anna Bridge 160:5571c4ff569f 367 | _EMU_EM23PERNORETAINCTRL_LESENSE0DIS_MASK,/* Select all peripherals in domain 1 */
Anna Bridge 142:4eea097334d6 368 emuPeripheralRetention_D2 = _EMU_EM23PERNORETAINCTRL_ACMP1DIS_MASK
Anna Bridge 160:5571c4ff569f 369 #if defined(_EMU_EM23PERNORETAINCTRL_IDAC0DIS_MASK)
Anna Bridge 160:5571c4ff569f 370 | _EMU_EM23PERNORETAINCTRL_IDAC0DIS_MASK
Anna Bridge 160:5571c4ff569f 371 #endif
Anna Bridge 160:5571c4ff569f 372 | _EMU_EM23PERNORETAINCTRL_DAC0DIS_MASK
Anna Bridge 160:5571c4ff569f 373 #if defined(_EMU_EM23PERNORETAINCTRL_CSENDIS_MASK)
Anna Bridge 160:5571c4ff569f 374 | _EMU_EM23PERNORETAINCTRL_CSENDIS_MASK
Anna Bridge 160:5571c4ff569f 375 #endif
Anna Bridge 160:5571c4ff569f 376 | _EMU_EM23PERNORETAINCTRL_LEUART0DIS_MASK
Anna Bridge 160:5571c4ff569f 377 #if defined(_EMU_EM23PERNORETAINCTRL_USBDIS_MASK)
Anna Bridge 160:5571c4ff569f 378 | _EMU_EM23PERNORETAINCTRL_USBDIS_MASK
Anna Bridge 160:5571c4ff569f 379 #endif
Anna Bridge 160:5571c4ff569f 380 #if defined(_EMU_EM23PERNORETAINCTRL_RTCDIS_MASK)
Anna Bridge 160:5571c4ff569f 381 | _EMU_EM23PERNORETAINCTRL_RTCDIS_MASK
Anna Bridge 160:5571c4ff569f 382 #endif
Anna Bridge 160:5571c4ff569f 383 #if defined(_EMU_EM23PERNORETAINCTRL_ACMP3DIS_MASK)
Anna Bridge 160:5571c4ff569f 384 | _EMU_EM23PERNORETAINCTRL_ACMP3DIS_MASK
Anna Bridge 160:5571c4ff569f 385 #endif
Anna Bridge 160:5571c4ff569f 386 #if defined(_EMU_EM23PERNORETAINCTRL_ACMP2DIS_MASK)
Anna Bridge 160:5571c4ff569f 387 | _EMU_EM23PERNORETAINCTRL_ACMP2DIS_MASK
Anna Bridge 160:5571c4ff569f 388 #endif
Anna Bridge 160:5571c4ff569f 389 #if defined(_EMU_EM23PERNORETAINCTRL_ADC1DIS_MASK)
Anna Bridge 160:5571c4ff569f 390 | _EMU_EM23PERNORETAINCTRL_ADC1DIS_MASK
Anna Bridge 142:4eea097334d6 391 #endif
Anna Bridge 160:5571c4ff569f 392 #if defined(_EMU_EM23PERNORETAINCTRL_I2C2DIS_MASK)
Anna Bridge 160:5571c4ff569f 393 | _EMU_EM23PERNORETAINCTRL_I2C2DIS_MASK
Anna Bridge 160:5571c4ff569f 394 #endif
Anna Bridge 160:5571c4ff569f 395 #if defined(_EMU_EM23PERNORETAINCTRL_LETIMER1DIS_MASK)
Anna Bridge 160:5571c4ff569f 396 | _EMU_EM23PERNORETAINCTRL_LETIMER1DIS_MASK
Anna Bridge 160:5571c4ff569f 397 #endif
Anna Bridge 160:5571c4ff569f 398 #if defined(_EMU_EM23PERNORETAINCTRL_LCDDIS_MASK)
Anna Bridge 160:5571c4ff569f 399 | _EMU_EM23PERNORETAINCTRL_LCDDIS_MASK
Anna Bridge 160:5571c4ff569f 400 #endif
Anna Bridge 160:5571c4ff569f 401 #if defined(_EMU_EM23PERNORETAINCTRL_LEUART1DIS_MASK)
Anna Bridge 160:5571c4ff569f 402 | _EMU_EM23PERNORETAINCTRL_LEUART1DIS_MASK
Anna Bridge 160:5571c4ff569f 403 #endif
Anna Bridge 160:5571c4ff569f 404 #if defined(_EMU_EM23PERNORETAINCTRL_PCNT1DIS_MASK)
Anna Bridge 160:5571c4ff569f 405 | _EMU_EM23PERNORETAINCTRL_PCNT1DIS_MASK
Anna Bridge 160:5571c4ff569f 406 | _EMU_EM23PERNORETAINCTRL_PCNT2DIS_MASK
Anna Bridge 160:5571c4ff569f 407 #endif
Anna Bridge 160:5571c4ff569f 408 #if defined(_EMU_EM23PERNORETAINCTRL_I2C1DIS_MASK)
Anna Bridge 160:5571c4ff569f 409 | _EMU_EM23PERNORETAINCTRL_I2C1DIS_MASK /* Select all peripherals in domain 2 */
Anna Bridge 160:5571c4ff569f 410 #endif
Anna Bridge 160:5571c4ff569f 411 | _EMU_EM23PERNORETAINCTRL_I2C0DIS_MASK,
Anna Bridge 160:5571c4ff569f 412 emuPeripheralRetention_ALL = emuPeripheralRetention_D1
Anna Bridge 160:5571c4ff569f 413 | emuPeripheralRetention_D2
Anna Bridge 160:5571c4ff569f 414 #if defined(_EMU_EM23PERNORETAINCTRL_WDOG1DIS_MASK)
Anna Bridge 160:5571c4ff569f 415 | emuPeripheralRetention_WDOG1
Anna Bridge 160:5571c4ff569f 416 #endif
Anna Bridge 160:5571c4ff569f 417 | emuPeripheralRetention_WDOG0, /* Select all peripherals with retention control */
Anna Bridge 142:4eea097334d6 418 } EMU_PeripheralRetention_TypeDef;
Anna Bridge 142:4eea097334d6 419 #endif
Anna Bridge 142:4eea097334d6 420
Anna Bridge 142:4eea097334d6 421 /*******************************************************************************
Anna Bridge 142:4eea097334d6 422 ******************************* STRUCTS ***********************************
Anna Bridge 142:4eea097334d6 423 ******************************************************************************/
Anna Bridge 142:4eea097334d6 424
Anna Bridge 160:5571c4ff569f 425 #if defined(_EMU_CMD_EM01VSCALE0_MASK)
Anna Bridge 142:4eea097334d6 426 /** EM0 and 1 initialization structure. Voltage scaling is applied when
Anna Bridge 142:4eea097334d6 427 the core clock frequency is changed from @ref CMU. EM0 an 1 emuVScaleEM01_HighPerformance
Anna Bridge 142:4eea097334d6 428 is always enabled. */
Anna Bridge 160:5571c4ff569f 429 typedef struct {
Anna Bridge 142:4eea097334d6 430 bool vScaleEM01LowPowerVoltageEnable; /**< EM0/1 low power voltage status */
Anna Bridge 142:4eea097334d6 431 } EMU_EM01Init_TypeDef;
Anna Bridge 142:4eea097334d6 432 #endif
Anna Bridge 142:4eea097334d6 433
Anna Bridge 160:5571c4ff569f 434 #if defined(_EMU_CMD_EM01VSCALE0_MASK)
Anna Bridge 142:4eea097334d6 435 /** Default initialization of EM0 and 1 configuration */
Anna Bridge 160:5571c4ff569f 436 #define EMU_EM01INIT_DEFAULT \
Anna Bridge 160:5571c4ff569f 437 { \
Anna Bridge 160:5571c4ff569f 438 false /** Do not scale down in EM0/1 */ \
Anna Bridge 160:5571c4ff569f 439 }
Anna Bridge 142:4eea097334d6 440 #endif
Anna Bridge 142:4eea097334d6 441
Anna Bridge 142:4eea097334d6 442 /** EM2 and 3 initialization structure */
Anna Bridge 160:5571c4ff569f 443 typedef struct {
Anna Bridge 142:4eea097334d6 444 bool em23VregFullEn; /**< Enable full VREG drive strength in EM2/3 */
Anna Bridge 160:5571c4ff569f 445 #if defined(_EMU_CTRL_EM23VSCALE_MASK)
Anna Bridge 142:4eea097334d6 446 EMU_VScaleEM23_TypeDef vScaleEM23Voltage; /**< EM2/3 voltage scaling level */
Anna Bridge 142:4eea097334d6 447 #endif
Anna Bridge 142:4eea097334d6 448 } EMU_EM23Init_TypeDef;
Anna Bridge 142:4eea097334d6 449
Anna Bridge 142:4eea097334d6 450 /** Default initialization of EM2 and 3 configuration */
Anna Bridge 160:5571c4ff569f 451 #if defined(_EMU_CTRL_EM4HVSCALE_MASK)
Anna Bridge 142:4eea097334d6 452 #define EMU_EM23INIT_DEFAULT \
Anna Bridge 160:5571c4ff569f 453 { \
Anna Bridge 160:5571c4ff569f 454 false, /* Reduced voltage regulator drive strength in EM2/3 */ \
Anna Bridge 160:5571c4ff569f 455 emuVScaleEM23_FastWakeup, /* Do not scale down in EM2/3 */ \
Anna Bridge 160:5571c4ff569f 456 }
Anna Bridge 142:4eea097334d6 457 #else
Anna Bridge 142:4eea097334d6 458 #define EMU_EM23INIT_DEFAULT \
Anna Bridge 160:5571c4ff569f 459 { \
Anna Bridge 160:5571c4ff569f 460 false, /* Reduced voltage regulator drive strength in EM2/3 */ \
Anna Bridge 160:5571c4ff569f 461 }
Anna Bridge 142:4eea097334d6 462 #endif
Anna Bridge 142:4eea097334d6 463
Anna Bridge 160:5571c4ff569f 464 #if defined(_EMU_EM4CONF_MASK) || defined(_EMU_EM4CTRL_MASK)
Anna Bridge 142:4eea097334d6 465 /** EM4 initialization structure */
Anna Bridge 160:5571c4ff569f 466 typedef struct {
Anna Bridge 160:5571c4ff569f 467 #if defined(_EMU_EM4CONF_MASK)
Anna Bridge 142:4eea097334d6 468 /* Init parameters for platforms with EMU->EM4CONF register (Series 0) */
Anna Bridge 142:4eea097334d6 469 bool lockConfig; /**< Lock configuration of regulator, BOD and oscillator */
Anna Bridge 142:4eea097334d6 470 bool buBodRstDis; /**< When set, no reset will be asserted due to Brownout when in EM4 */
Anna Bridge 142:4eea097334d6 471 EMU_EM4Osc_TypeDef osc; /**< EM4 duty oscillator */
Anna Bridge 142:4eea097334d6 472 bool buRtcWakeup; /**< Wake up on EM4 BURTC interrupt */
Anna Bridge 142:4eea097334d6 473 bool vreg; /**< Enable EM4 voltage regulator */
Anna Bridge 160:5571c4ff569f 474 #elif defined(_EMU_EM4CTRL_MASK)
Anna Bridge 142:4eea097334d6 475 /* Init parameters for platforms with EMU->EM4CTRL register (Series 1) */
Anna Bridge 142:4eea097334d6 476 bool retainLfxo; /**< Disable the LFXO upon EM4 entry */
Anna Bridge 142:4eea097334d6 477 bool retainLfrco; /**< Disable the LFRCO upon EM4 entry */
Anna Bridge 142:4eea097334d6 478 bool retainUlfrco; /**< Disable the ULFRCO upon EM4 entry */
Anna Bridge 142:4eea097334d6 479 EMU_EM4State_TypeDef em4State; /**< Hibernate or shutoff EM4 state */
Anna Bridge 142:4eea097334d6 480 EMU_EM4PinRetention_TypeDef pinRetentionMode; /**< EM4 pin retention mode */
Anna Bridge 142:4eea097334d6 481 #endif
Anna Bridge 160:5571c4ff569f 482 #if defined(_EMU_CTRL_EM4HVSCALE_MASK)
Anna Bridge 142:4eea097334d6 483 EMU_VScaleEM4H_TypeDef vScaleEM4HVoltage;/**< EM4H voltage scaling level */
Anna Bridge 142:4eea097334d6 484 #endif
Anna Bridge 142:4eea097334d6 485 } EMU_EM4Init_TypeDef;
Anna Bridge 142:4eea097334d6 486 #endif
Anna Bridge 142:4eea097334d6 487
Anna Bridge 160:5571c4ff569f 488 #if defined(_EMU_EM4CONF_MASK)
Anna Bridge 142:4eea097334d6 489 /** Default initialization of EM4 configuration (Series 0) */
Anna Bridge 160:5571c4ff569f 490 #define EMU_EM4INIT_DEFAULT \
Anna Bridge 160:5571c4ff569f 491 { \
Anna Bridge 160:5571c4ff569f 492 false, /* Dont't lock configuration after it's been set */ \
Anna Bridge 160:5571c4ff569f 493 false, /* No reset will be asserted due to BOD in EM4 */ \
Anna Bridge 160:5571c4ff569f 494 emuEM4Osc_ULFRCO, /* Use default ULFRCO oscillator */ \
Anna Bridge 160:5571c4ff569f 495 true, /* Wake up on EM4 BURTC interrupt */ \
Anna Bridge 160:5571c4ff569f 496 true, /* Enable VREG */ \
Anna Bridge 160:5571c4ff569f 497 }
Anna Bridge 142:4eea097334d6 498
Anna Bridge 160:5571c4ff569f 499 #elif defined(_EMU_CTRL_EM4HVSCALE_MASK)
Anna Bridge 142:4eea097334d6 500 /** Default initialization of EM4 configuration (Series 1 with VSCALE) */
Anna Bridge 160:5571c4ff569f 501 #define EMU_EM4INIT_DEFAULT \
Anna Bridge 160:5571c4ff569f 502 { \
Anna Bridge 160:5571c4ff569f 503 false, /* Retain LFXO configuration upon EM4 entry */ \
Anna Bridge 160:5571c4ff569f 504 false, /* Retain LFRCO configuration upon EM4 entry */ \
Anna Bridge 160:5571c4ff569f 505 false, /* Retain ULFRCO configuration upon EM4 entry */ \
Anna Bridge 160:5571c4ff569f 506 emuEM4Shutoff, /* Use EM4 shutoff state */ \
Anna Bridge 160:5571c4ff569f 507 emuPinRetentionDisable, /* Do not retain pins in EM4 */ \
Anna Bridge 160:5571c4ff569f 508 emuVScaleEM4H_FastWakeup, /* Do not scale down in EM4H */ \
Anna Bridge 160:5571c4ff569f 509 }
Anna Bridge 142:4eea097334d6 510
Anna Bridge 160:5571c4ff569f 511 #elif defined(_EMU_EM4CTRL_MASK)
Anna Bridge 142:4eea097334d6 512 /** Default initialization of EM4 configuration (Series 1 without VSCALE) */
Anna Bridge 160:5571c4ff569f 513 #define EMU_EM4INIT_DEFAULT \
Anna Bridge 160:5571c4ff569f 514 { \
Anna Bridge 160:5571c4ff569f 515 false, /* Retain LFXO configuration upon EM4 entry */ \
Anna Bridge 160:5571c4ff569f 516 false, /* Retain LFRCO configuration upon EM4 entry */ \
Anna Bridge 160:5571c4ff569f 517 false, /* Retain ULFRCO configuration upon EM4 entry */ \
Anna Bridge 160:5571c4ff569f 518 emuEM4Shutoff, /* Use EM4 shutoff state */ \
Anna Bridge 160:5571c4ff569f 519 emuPinRetentionDisable, /* Do not retain pins in EM4 */ \
Anna Bridge 160:5571c4ff569f 520 }
Anna Bridge 142:4eea097334d6 521 #endif
Anna Bridge 142:4eea097334d6 522
Anna Bridge 160:5571c4ff569f 523 #if defined(BU_PRESENT) && defined(_SILICON_LABS_32B_SERIES_0)
Anna Bridge 142:4eea097334d6 524 /** Backup Power Domain Initialization structure */
Anna Bridge 160:5571c4ff569f 525 typedef struct {
Anna Bridge 142:4eea097334d6 526 /* Backup Power Domain power configuration */
Anna Bridge 142:4eea097334d6 527
Anna Bridge 142:4eea097334d6 528 /** Voltage probe select, selects ADC voltage */
Anna Bridge 142:4eea097334d6 529 EMU_Probe_TypeDef probe;
Anna Bridge 142:4eea097334d6 530 /** Enable BOD calibration mode */
Anna Bridge 142:4eea097334d6 531 bool bodCal;
Anna Bridge 142:4eea097334d6 532 /** Enable BU_STAT status pin for active BU mode */
Anna Bridge 142:4eea097334d6 533 bool statusPinEnable;
Anna Bridge 142:4eea097334d6 534
Anna Bridge 142:4eea097334d6 535 /* Backup Power Domain connection configuration */
Anna Bridge 142:4eea097334d6 536 /** Power domain resistor */
Anna Bridge 142:4eea097334d6 537 EMU_Resistor_TypeDef resistor;
Anna Bridge 142:4eea097334d6 538 /** BU_VOUT strong enable */
Anna Bridge 142:4eea097334d6 539 bool voutStrong;
Anna Bridge 142:4eea097334d6 540 /** BU_VOUT medium enable */
Anna Bridge 142:4eea097334d6 541 bool voutMed;
Anna Bridge 142:4eea097334d6 542 /** BU_VOUT weak enable */
Anna Bridge 142:4eea097334d6 543 bool voutWeak;
Anna Bridge 142:4eea097334d6 544 /** Power connection, when not in Backup Mode */
Anna Bridge 142:4eea097334d6 545 EMU_Power_TypeDef inactivePower;
Anna Bridge 142:4eea097334d6 546 /** Power connection, when in Backup Mode */
Anna Bridge 142:4eea097334d6 547 EMU_Power_TypeDef activePower;
Anna Bridge 142:4eea097334d6 548 /** Enable backup power domain, and release reset, enable BU_VIN pin */
Anna Bridge 142:4eea097334d6 549 bool enable;
Anna Bridge 142:4eea097334d6 550 } EMU_BUPDInit_TypeDef;
Anna Bridge 142:4eea097334d6 551
Anna Bridge 142:4eea097334d6 552 /** Default Backup Power Domain configuration */
Anna Bridge 160:5571c4ff569f 553 #define EMU_BUPDINIT_DEFAULT \
Anna Bridge 160:5571c4ff569f 554 { \
Anna Bridge 160:5571c4ff569f 555 emuProbe_Disable, /* Do not enable voltage probe */ \
Anna Bridge 160:5571c4ff569f 556 false, /* Disable BOD calibration mode */ \
Anna Bridge 160:5571c4ff569f 557 false, /* Disable BU_STAT pin for backup mode indication */ \
Anna Bridge 160:5571c4ff569f 558 \
Anna Bridge 160:5571c4ff569f 559 emuRes_Res0, /* RES0 series resistance between main and backup power */ \
Anna Bridge 160:5571c4ff569f 560 false, /* Don't enable strong switch */ \
Anna Bridge 160:5571c4ff569f 561 false, /* Don't enable medium switch */ \
Anna Bridge 160:5571c4ff569f 562 false, /* Don't enable weak switch */ \
Anna Bridge 160:5571c4ff569f 563 \
Anna Bridge 160:5571c4ff569f 564 emuPower_None, /* No connection between main and backup power (inactive mode) */ \
Anna Bridge 160:5571c4ff569f 565 emuPower_None, /* No connection between main and backup power (active mode) */ \
Anna Bridge 160:5571c4ff569f 566 true /* Enable BUPD enter on BOD, enable BU_VIN pin, release BU reset */ \
Anna Bridge 160:5571c4ff569f 567 }
Anna Bridge 142:4eea097334d6 568 #endif
Anna Bridge 142:4eea097334d6 569
Anna Bridge 160:5571c4ff569f 570 #if defined(_EMU_DCDCCTRL_MASK)
Anna Bridge 142:4eea097334d6 571 /** DCDC initialization structure */
Anna Bridge 160:5571c4ff569f 572 typedef struct {
Anna Bridge 142:4eea097334d6 573 EMU_PowerConfig_TypeDef powerConfig; /**< Device external power configuration.
Anna Bridge 142:4eea097334d6 574 @ref emuPowerConfig_DcdcToDvdd is currently the only supported mode. */
Anna Bridge 142:4eea097334d6 575 EMU_DcdcMode_TypeDef dcdcMode; /**< DCDC regulator operating mode in EM0/1 */
Anna Bridge 142:4eea097334d6 576 uint16_t mVout; /**< Target output voltage (mV) */
Anna Bridge 142:4eea097334d6 577 uint16_t em01LoadCurrent_mA; /**< Estimated average load current in EM0/1 (mA).
Anna Bridge 142:4eea097334d6 578 This estimate is also used for EM1 optimization,
Anna Bridge 142:4eea097334d6 579 so if EM1 current is expected to be higher than EM0,
Anna Bridge 142:4eea097334d6 580 then this parameter should hold the higher EM1 current. */
Anna Bridge 142:4eea097334d6 581 uint16_t em234LoadCurrent_uA; /**< Estimated average load current in EM2 (uA).
Anna Bridge 142:4eea097334d6 582 This estimate is also used for EM3 and 4 optimization,
Anna Bridge 142:4eea097334d6 583 so if EM3 or 4 current is expected to be higher than EM2,
Anna Bridge 142:4eea097334d6 584 then this parameter should hold the higher EM3 or 4 current. */
Anna Bridge 142:4eea097334d6 585 uint16_t maxCurrent_mA; /**< Maximum average DCDC output current (mA).
Anna Bridge 142:4eea097334d6 586 This can be set to the maximum for the power source,
Anna Bridge 142:4eea097334d6 587 for example the maximum for a battery. */
Anna Bridge 142:4eea097334d6 588 EMU_DcdcAnaPeripheralPower_TypeDef
Anna Bridge 142:4eea097334d6 589 anaPeripheralPower; /**< Select analog peripheral power in DCDC-to-DVDD mode */
Anna Bridge 142:4eea097334d6 590 EMU_DcdcLnReverseCurrentControl_TypeDef
Anna Bridge 142:4eea097334d6 591 reverseCurrentControl; /**< Low-noise reverse current control.
Anna Bridge 142:4eea097334d6 592 NOTE: this parameter uses special encoding:
Anna Bridge 142:4eea097334d6 593 >= 0 is forced CCM mode where the parameter is used as the
Anna Bridge 142:4eea097334d6 594 reverse current threshold in mA.
Anna Bridge 142:4eea097334d6 595 -1 is encoded as emuDcdcLnHighEfficiencyMode (EFM32 only) */
Anna Bridge 142:4eea097334d6 596 EMU_DcdcLnCompCtrl_TypeDef dcdcLnCompCtrl; /**< DCDC Low-noise mode compensator control. */
Anna Bridge 142:4eea097334d6 597 } EMU_DCDCInit_TypeDef;
Anna Bridge 142:4eea097334d6 598
Anna Bridge 142:4eea097334d6 599 /** Default DCDC initialization */
Anna Bridge 160:5571c4ff569f 600 #if defined(_EFM_DEVICE)
Anna Bridge 142:4eea097334d6 601 #if defined(_SILICON_LABS_GECKO_INTERNAL_SDID_80)
Anna Bridge 160:5571c4ff569f 602 #define EMU_DCDCINIT_DEFAULT \
Anna Bridge 160:5571c4ff569f 603 { \
Anna Bridge 160:5571c4ff569f 604 emuPowerConfig_DcdcToDvdd, /* DCDC to DVDD */ \
Anna Bridge 160:5571c4ff569f 605 emuDcdcMode_LowNoise, /* Low-niose mode in EM0 */ \
Anna Bridge 160:5571c4ff569f 606 1800, /* Nominal output voltage for DVDD mode, 1.8V */ \
Anna Bridge 160:5571c4ff569f 607 5, /* Nominal EM0/1 load current of less than 5mA */ \
Anna Bridge 160:5571c4ff569f 608 10, /* Nominal EM2/3/4 load current less than 10uA */ \
Anna Bridge 160:5571c4ff569f 609 200, /* Maximum average current of 200mA
Anna Bridge 160:5571c4ff569f 610 (assume strong battery or other power source) */ \
Anna Bridge 160:5571c4ff569f 611 emuDcdcAnaPeripheralPower_DCDC,/* Select DCDC as analog power supply (lower power) */ \
Anna Bridge 160:5571c4ff569f 612 emuDcdcLnHighEfficiency, /* Use high-efficiency mode */ \
Anna Bridge 160:5571c4ff569f 613 emuDcdcLnCompCtrl_1u0F, /* 1uF DCDC capacitor */ \
Anna Bridge 160:5571c4ff569f 614 }
Anna Bridge 142:4eea097334d6 615 #else
Anna Bridge 160:5571c4ff569f 616 #define EMU_DCDCINIT_DEFAULT \
Anna Bridge 160:5571c4ff569f 617 { \
Anna Bridge 160:5571c4ff569f 618 emuPowerConfig_DcdcToDvdd, /* DCDC to DVDD */ \
Anna Bridge 160:5571c4ff569f 619 emuDcdcMode_LowPower, /* Low-power mode in EM0 */ \
Anna Bridge 160:5571c4ff569f 620 1800, /* Nominal output voltage for DVDD mode, 1.8V */ \
Anna Bridge 160:5571c4ff569f 621 5, /* Nominal EM0/1 load current of less than 5mA */ \
Anna Bridge 160:5571c4ff569f 622 10, /* Nominal EM2/3/4 load current less than 10uA */ \
Anna Bridge 160:5571c4ff569f 623 200, /* Maximum average current of 200mA
Anna Bridge 160:5571c4ff569f 624 (assume strong battery or other power source) */ \
Anna Bridge 160:5571c4ff569f 625 emuDcdcAnaPeripheralPower_AVDD,/* Select AVDD as analog power supply) */ \
Anna Bridge 160:5571c4ff569f 626 emuDcdcLnHighEfficiency, /* Use high-efficiency mode */ \
Anna Bridge 160:5571c4ff569f 627 emuDcdcLnCompCtrl_4u7F, /* 4.7uF DCDC capacitor */ \
Anna Bridge 160:5571c4ff569f 628 }
Anna Bridge 142:4eea097334d6 629 #endif
Anna Bridge 142:4eea097334d6 630
Anna Bridge 142:4eea097334d6 631 #else /* EFR32 device */
Anna Bridge 142:4eea097334d6 632 #if defined(_SILICON_LABS_GECKO_INTERNAL_SDID_80)
Anna Bridge 160:5571c4ff569f 633 #define EMU_DCDCINIT_DEFAULT \
Anna Bridge 160:5571c4ff569f 634 { \
Anna Bridge 160:5571c4ff569f 635 emuPowerConfig_DcdcToDvdd, /* DCDC to DVDD */ \
Anna Bridge 160:5571c4ff569f 636 emuDcdcMode_LowNoise, /* Low-niose mode in EM0 */ \
Anna Bridge 160:5571c4ff569f 637 1800, /* Nominal output voltage for DVDD mode, 1.8V */ \
Anna Bridge 160:5571c4ff569f 638 15, /* Nominal EM0/1 load current of less than 15mA */ \
Anna Bridge 160:5571c4ff569f 639 10, /* Nominal EM2/3/4 load current less than 10uA */ \
Anna Bridge 160:5571c4ff569f 640 200, /* Maximum average current of 200mA
Anna Bridge 160:5571c4ff569f 641 (assume strong battery or other power source) */ \
Anna Bridge 160:5571c4ff569f 642 emuDcdcAnaPeripheralPower_DCDC,/* Select DCDC as analog power supply (lower power) */ \
Anna Bridge 160:5571c4ff569f 643 160, /* Maximum reverse current of 160mA */ \
Anna Bridge 160:5571c4ff569f 644 emuDcdcLnCompCtrl_1u0F, /* 1uF DCDC capacitor */ \
Anna Bridge 160:5571c4ff569f 645 }
Anna Bridge 142:4eea097334d6 646 #else
Anna Bridge 160:5571c4ff569f 647 #define EMU_DCDCINIT_DEFAULT \
Anna Bridge 160:5571c4ff569f 648 { \
Anna Bridge 160:5571c4ff569f 649 emuPowerConfig_DcdcToDvdd, /* DCDC to DVDD */ \
Anna Bridge 160:5571c4ff569f 650 emuDcdcMode_LowNoise, /* Low-niose mode in EM0 */ \
Anna Bridge 160:5571c4ff569f 651 1800, /* Nominal output voltage for DVDD mode, 1.8V */ \
Anna Bridge 160:5571c4ff569f 652 15, /* Nominal EM0/1 load current of less than 15mA */ \
Anna Bridge 160:5571c4ff569f 653 10, /* Nominal EM2/3/4 load current less than 10uA */ \
Anna Bridge 160:5571c4ff569f 654 200, /* Maximum average current of 200mA
Anna Bridge 160:5571c4ff569f 655 (assume strong battery or other power source) */ \
Anna Bridge 160:5571c4ff569f 656 emuDcdcAnaPeripheralPower_DCDC,/* Select DCDC as analog power supply (lower power) */ \
Anna Bridge 160:5571c4ff569f 657 160, /* Maximum reverse current of 160mA */ \
Anna Bridge 160:5571c4ff569f 658 emuDcdcLnCompCtrl_4u7F, /* 4.7uF DCDC capacitor */ \
Anna Bridge 160:5571c4ff569f 659 }
Anna Bridge 142:4eea097334d6 660 #endif
Anna Bridge 142:4eea097334d6 661 #endif
Anna Bridge 142:4eea097334d6 662 #endif
Anna Bridge 142:4eea097334d6 663
Anna Bridge 160:5571c4ff569f 664 #if defined(EMU_STATUS_VMONRDY)
Anna Bridge 142:4eea097334d6 665 /** VMON initialization structure */
Anna Bridge 160:5571c4ff569f 666 typedef struct {
Anna Bridge 142:4eea097334d6 667 EMU_VmonChannel_TypeDef channel; /**< VMON channel to configure */
Anna Bridge 160:5571c4ff569f 668 int threshold; /**< Trigger threshold (mV). Supported range is 1620 mV to 3400 mV */
Anna Bridge 142:4eea097334d6 669 bool riseWakeup; /**< Wake up from EM4H on rising edge */
Anna Bridge 142:4eea097334d6 670 bool fallWakeup; /**< Wake up from EM4H on falling edge */
Anna Bridge 142:4eea097334d6 671 bool enable; /**< Enable VMON channel */
Anna Bridge 142:4eea097334d6 672 bool retDisable; /**< Disable IO0 retention when voltage drops below threshold (IOVDD only) */
Anna Bridge 142:4eea097334d6 673 } EMU_VmonInit_TypeDef;
Anna Bridge 142:4eea097334d6 674
Anna Bridge 142:4eea097334d6 675 /** Default VMON initialization structure */
Anna Bridge 142:4eea097334d6 676 #define EMU_VMONINIT_DEFAULT \
Anna Bridge 160:5571c4ff569f 677 { \
Anna Bridge 160:5571c4ff569f 678 emuVmonChannel_AVDD, /* AVDD VMON channel */ \
Anna Bridge 160:5571c4ff569f 679 3200, /* 3.2 V threshold */ \
Anna Bridge 160:5571c4ff569f 680 false, /* Don't wake from EM4H on rising edge */ \
Anna Bridge 160:5571c4ff569f 681 false, /* Don't wake from EM4H on falling edge */ \
Anna Bridge 160:5571c4ff569f 682 true, /* Enable VMON channel */ \
Anna Bridge 160:5571c4ff569f 683 false /* Don't disable IO0 retention */ \
Anna Bridge 160:5571c4ff569f 684 }
Anna Bridge 142:4eea097334d6 685
Anna Bridge 142:4eea097334d6 686 /** VMON Hysteresis initialization structure */
Anna Bridge 160:5571c4ff569f 687 typedef struct {
Anna Bridge 142:4eea097334d6 688 EMU_VmonChannel_TypeDef channel; /**< VMON channel to configure */
Anna Bridge 142:4eea097334d6 689 int riseThreshold; /**< Rising threshold (mV) */
Anna Bridge 142:4eea097334d6 690 int fallThreshold; /**< Falling threshold (mV) */
Anna Bridge 142:4eea097334d6 691 bool riseWakeup; /**< Wake up from EM4H on rising edge */
Anna Bridge 142:4eea097334d6 692 bool fallWakeup; /**< Wake up from EM4H on falling edge */
Anna Bridge 142:4eea097334d6 693 bool enable; /**< Enable VMON channel */
Anna Bridge 142:4eea097334d6 694 } EMU_VmonHystInit_TypeDef;
Anna Bridge 142:4eea097334d6 695
Anna Bridge 142:4eea097334d6 696 /** Default VMON Hysteresis initialization structure */
Anna Bridge 142:4eea097334d6 697 #define EMU_VMONHYSTINIT_DEFAULT \
Anna Bridge 160:5571c4ff569f 698 { \
Anna Bridge 160:5571c4ff569f 699 emuVmonChannel_AVDD, /* AVDD VMON channel */ \
Anna Bridge 160:5571c4ff569f 700 3200, /* 3.2 V rise threshold */ \
Anna Bridge 160:5571c4ff569f 701 3200, /* 3.2 V fall threshold */ \
Anna Bridge 160:5571c4ff569f 702 false, /* Don't wake from EM4H on rising edge */ \
Anna Bridge 160:5571c4ff569f 703 false, /* Don't wake from EM4H on falling edge */ \
Anna Bridge 160:5571c4ff569f 704 true /* Enable VMON channel */ \
Anna Bridge 160:5571c4ff569f 705 }
Anna Bridge 142:4eea097334d6 706 #endif /* EMU_STATUS_VMONRDY */
Anna Bridge 142:4eea097334d6 707
Anna Bridge 142:4eea097334d6 708 /*******************************************************************************
Anna Bridge 142:4eea097334d6 709 ***************************** PROTOTYPES **********************************
Anna Bridge 142:4eea097334d6 710 ******************************************************************************/
Anna Bridge 142:4eea097334d6 711
Anna Bridge 160:5571c4ff569f 712 #if defined(_EMU_CMD_EM01VSCALE0_MASK)
Anna Bridge 142:4eea097334d6 713 void EMU_EM01Init(const EMU_EM01Init_TypeDef *em01Init);
Anna Bridge 142:4eea097334d6 714 #endif
Anna Bridge 142:4eea097334d6 715 void EMU_EM23Init(const EMU_EM23Init_TypeDef *em23Init);
Anna Bridge 160:5571c4ff569f 716 #if defined(_EMU_EM4CONF_MASK) || defined(_EMU_EM4CTRL_MASK)
Anna Bridge 142:4eea097334d6 717 void EMU_EM4Init(const EMU_EM4Init_TypeDef *em4Init);
Anna Bridge 142:4eea097334d6 718 #endif
Anna Bridge 142:4eea097334d6 719 void EMU_EnterEM2(bool restore);
Anna Bridge 142:4eea097334d6 720 void EMU_EnterEM3(bool restore);
Anna Bridge 160:5571c4ff569f 721 void EMU_Save(void);
Anna Bridge 142:4eea097334d6 722 void EMU_Restore(void);
Anna Bridge 142:4eea097334d6 723 void EMU_EnterEM4(void);
Anna Bridge 160:5571c4ff569f 724 #if defined(_EMU_EM4CTRL_MASK)
Anna Bridge 142:4eea097334d6 725 void EMU_EnterEM4H(void);
Anna Bridge 142:4eea097334d6 726 void EMU_EnterEM4S(void);
Anna Bridge 142:4eea097334d6 727 #endif
Anna Bridge 142:4eea097334d6 728 void EMU_MemPwrDown(uint32_t blocks);
Anna Bridge 142:4eea097334d6 729 void EMU_RamPowerDown(uint32_t start, uint32_t end);
Anna Bridge 142:4eea097334d6 730 #if defined(_EMU_EM23PERNORETAINCTRL_MASK)
Anna Bridge 142:4eea097334d6 731 void EMU_PeripheralRetention(EMU_PeripheralRetention_TypeDef periMask, bool enable);
Anna Bridge 142:4eea097334d6 732 #endif
Anna Bridge 142:4eea097334d6 733 void EMU_UpdateOscConfig(void);
Anna Bridge 160:5571c4ff569f 734 #if defined(_EMU_CMD_EM01VSCALE0_MASK)
Anna Bridge 142:4eea097334d6 735 void EMU_VScaleEM01ByClock(uint32_t clockFrequency, bool wait);
Anna Bridge 142:4eea097334d6 736 void EMU_VScaleEM01(EMU_VScaleEM01_TypeDef voltage, bool wait);
Anna Bridge 142:4eea097334d6 737 #endif
Anna Bridge 160:5571c4ff569f 738 #if defined(BU_PRESENT) && defined(_SILICON_LABS_32B_SERIES_0)
Anna Bridge 142:4eea097334d6 739 void EMU_BUPDInit(const EMU_BUPDInit_TypeDef *bupdInit);
Anna Bridge 142:4eea097334d6 740 void EMU_BUThresholdSet(EMU_BODMode_TypeDef mode, uint32_t value);
Anna Bridge 142:4eea097334d6 741 void EMU_BUThresRangeSet(EMU_BODMode_TypeDef mode, uint32_t value);
Anna Bridge 142:4eea097334d6 742 #endif
Anna Bridge 160:5571c4ff569f 743 #if defined(_EMU_DCDCCTRL_MASK)
Anna Bridge 142:4eea097334d6 744 bool EMU_DCDCInit(const EMU_DCDCInit_TypeDef *dcdcInit);
Anna Bridge 142:4eea097334d6 745 void EMU_DCDCModeSet(EMU_DcdcMode_TypeDef dcdcMode);
Anna Bridge 142:4eea097334d6 746 void EMU_DCDCConductionModeSet(EMU_DcdcConductionMode_TypeDef conductionMode, bool rcoDefaultSet);
Anna Bridge 142:4eea097334d6 747 bool EMU_DCDCOutputVoltageSet(uint32_t mV, bool setLpVoltage, bool setLnVoltage);
Anna Bridge 142:4eea097334d6 748 void EMU_DCDCOptimizeSlice(uint32_t mALoadCurrent);
Anna Bridge 142:4eea097334d6 749 void EMU_DCDCLnRcoBandSet(EMU_DcdcLnRcoBand_TypeDef band);
Anna Bridge 142:4eea097334d6 750 bool EMU_DCDCPowerOff(void);
Anna Bridge 142:4eea097334d6 751 #endif
Anna Bridge 160:5571c4ff569f 752 #if defined(EMU_STATUS_VMONRDY)
Anna Bridge 142:4eea097334d6 753 void EMU_VmonInit(const EMU_VmonInit_TypeDef *vmonInit);
Anna Bridge 142:4eea097334d6 754 void EMU_VmonHystInit(const EMU_VmonHystInit_TypeDef *vmonInit);
Anna Bridge 142:4eea097334d6 755 void EMU_VmonEnable(EMU_VmonChannel_TypeDef channel, bool enable);
Anna Bridge 142:4eea097334d6 756 bool EMU_VmonChannelStatusGet(EMU_VmonChannel_TypeDef channel);
Anna Bridge 142:4eea097334d6 757 #endif
Anna Bridge 142:4eea097334d6 758
Anna Bridge 142:4eea097334d6 759 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 760 * @brief
Anna Bridge 142:4eea097334d6 761 * Enter energy mode 1 (EM1).
Anna Bridge 142:4eea097334d6 762 ******************************************************************************/
Anna Bridge 142:4eea097334d6 763 __STATIC_INLINE void EMU_EnterEM1(void)
Anna Bridge 142:4eea097334d6 764 {
Anna Bridge 142:4eea097334d6 765 /* Enter sleep mode */
Anna Bridge 142:4eea097334d6 766 SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
Anna Bridge 142:4eea097334d6 767 __WFI();
Anna Bridge 142:4eea097334d6 768 }
Anna Bridge 142:4eea097334d6 769
Anna Bridge 160:5571c4ff569f 770 #if defined(_EMU_STATUS_VSCALE_MASK)
Anna Bridge 142:4eea097334d6 771 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 772 * @brief
Anna Bridge 142:4eea097334d6 773 * Wait for voltage scaling to complete
Anna Bridge 142:4eea097334d6 774 ******************************************************************************/
Anna Bridge 142:4eea097334d6 775 __STATIC_INLINE void EMU_VScaleWait(void)
Anna Bridge 142:4eea097334d6 776 {
Anna Bridge 160:5571c4ff569f 777 while (BUS_RegBitRead(&EMU->STATUS, _EMU_STATUS_VSCALEBUSY_SHIFT)) ;
Anna Bridge 142:4eea097334d6 778 }
Anna Bridge 142:4eea097334d6 779 #endif
Anna Bridge 142:4eea097334d6 780
Anna Bridge 160:5571c4ff569f 781 #if defined(_EMU_STATUS_VSCALE_MASK)
Anna Bridge 142:4eea097334d6 782 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 783 * @brief
Anna Bridge 142:4eea097334d6 784 * Get current voltage scaling level
Anna Bridge 142:4eea097334d6 785 *
Anna Bridge 142:4eea097334d6 786 * @return
Anna Bridge 142:4eea097334d6 787 * Current voltage scaling level
Anna Bridge 142:4eea097334d6 788 ******************************************************************************/
Anna Bridge 142:4eea097334d6 789 __STATIC_INLINE EMU_VScaleEM01_TypeDef EMU_VScaleGet(void)
Anna Bridge 142:4eea097334d6 790 {
Anna Bridge 142:4eea097334d6 791 EMU_VScaleWait();
Anna Bridge 142:4eea097334d6 792 return (EMU_VScaleEM01_TypeDef)((EMU->STATUS & _EMU_STATUS_VSCALE_MASK)
Anna Bridge 142:4eea097334d6 793 >> _EMU_STATUS_VSCALE_SHIFT);
Anna Bridge 142:4eea097334d6 794 }
Anna Bridge 142:4eea097334d6 795 #endif
Anna Bridge 142:4eea097334d6 796
Anna Bridge 160:5571c4ff569f 797 #if defined(_EMU_STATUS_VMONRDY_MASK)
Anna Bridge 142:4eea097334d6 798 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 799 * @brief
Anna Bridge 142:4eea097334d6 800 * Get the status of the voltage monitor (VMON).
Anna Bridge 142:4eea097334d6 801 *
Anna Bridge 142:4eea097334d6 802 * @return
Anna Bridge 142:4eea097334d6 803 * Status of the VMON. True if all the enabled channels are ready, false if
Anna Bridge 142:4eea097334d6 804 * one or more of the enabled channels are not ready.
Anna Bridge 142:4eea097334d6 805 ******************************************************************************/
Anna Bridge 142:4eea097334d6 806 __STATIC_INLINE bool EMU_VmonStatusGet(void)
Anna Bridge 142:4eea097334d6 807 {
Anna Bridge 142:4eea097334d6 808 return BUS_RegBitRead(&EMU->STATUS, _EMU_STATUS_VMONRDY_SHIFT);
Anna Bridge 142:4eea097334d6 809 }
Anna Bridge 142:4eea097334d6 810 #endif /* _EMU_STATUS_VMONRDY_MASK */
Anna Bridge 142:4eea097334d6 811
Anna Bridge 160:5571c4ff569f 812 #if defined(_EMU_IF_MASK)
Anna Bridge 142:4eea097334d6 813 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 814 * @brief
Anna Bridge 142:4eea097334d6 815 * Clear one or more pending EMU interrupts.
Anna Bridge 142:4eea097334d6 816 *
Anna Bridge 142:4eea097334d6 817 * @param[in] flags
Anna Bridge 142:4eea097334d6 818 * Pending EMU interrupt sources to clear. Use one or more valid
Anna Bridge 142:4eea097334d6 819 * interrupt flags for the EMU module (EMU_IFC_nnn).
Anna Bridge 142:4eea097334d6 820 ******************************************************************************/
Anna Bridge 142:4eea097334d6 821 __STATIC_INLINE void EMU_IntClear(uint32_t flags)
Anna Bridge 142:4eea097334d6 822 {
Anna Bridge 142:4eea097334d6 823 EMU->IFC = flags;
Anna Bridge 142:4eea097334d6 824 }
Anna Bridge 142:4eea097334d6 825
Anna Bridge 142:4eea097334d6 826 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 827 * @brief
Anna Bridge 142:4eea097334d6 828 * Disable one or more EMU interrupts.
Anna Bridge 142:4eea097334d6 829 *
Anna Bridge 142:4eea097334d6 830 * @param[in] flags
Anna Bridge 142:4eea097334d6 831 * EMU interrupt sources to disable. Use one or more valid
Anna Bridge 142:4eea097334d6 832 * interrupt flags for the EMU module (EMU_IEN_nnn).
Anna Bridge 142:4eea097334d6 833 ******************************************************************************/
Anna Bridge 142:4eea097334d6 834 __STATIC_INLINE void EMU_IntDisable(uint32_t flags)
Anna Bridge 142:4eea097334d6 835 {
Anna Bridge 142:4eea097334d6 836 EMU->IEN &= ~flags;
Anna Bridge 142:4eea097334d6 837 }
Anna Bridge 142:4eea097334d6 838
Anna Bridge 142:4eea097334d6 839 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 840 * @brief
Anna Bridge 142:4eea097334d6 841 * Enable one or more EMU interrupts.
Anna Bridge 142:4eea097334d6 842 *
Anna Bridge 142:4eea097334d6 843 * @note
Anna Bridge 142:4eea097334d6 844 * Depending on the use, a pending interrupt may already be set prior to
Anna Bridge 160:5571c4ff569f 845 * enabling the interrupt. Consider using @ref EMU_IntClear() prior to enabling
Anna Bridge 142:4eea097334d6 846 * if such a pending interrupt should be ignored.
Anna Bridge 142:4eea097334d6 847 *
Anna Bridge 142:4eea097334d6 848 * @param[in] flags
Anna Bridge 142:4eea097334d6 849 * EMU interrupt sources to enable. Use one or more valid
Anna Bridge 142:4eea097334d6 850 * interrupt flags for the EMU module (EMU_IEN_nnn).
Anna Bridge 142:4eea097334d6 851 ******************************************************************************/
Anna Bridge 142:4eea097334d6 852 __STATIC_INLINE void EMU_IntEnable(uint32_t flags)
Anna Bridge 142:4eea097334d6 853 {
Anna Bridge 142:4eea097334d6 854 EMU->IEN |= flags;
Anna Bridge 142:4eea097334d6 855 }
Anna Bridge 142:4eea097334d6 856
Anna Bridge 142:4eea097334d6 857 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 858 * @brief
Anna Bridge 142:4eea097334d6 859 * Get pending EMU interrupt flags.
Anna Bridge 142:4eea097334d6 860 *
Anna Bridge 142:4eea097334d6 861 * @note
Anna Bridge 142:4eea097334d6 862 * The event bits are not cleared by the use of this function.
Anna Bridge 142:4eea097334d6 863 *
Anna Bridge 142:4eea097334d6 864 * @return
Anna Bridge 142:4eea097334d6 865 * EMU interrupt sources pending. Returns one or more valid
Anna Bridge 142:4eea097334d6 866 * interrupt flags for the EMU module (EMU_IF_nnn).
Anna Bridge 142:4eea097334d6 867 ******************************************************************************/
Anna Bridge 142:4eea097334d6 868 __STATIC_INLINE uint32_t EMU_IntGet(void)
Anna Bridge 142:4eea097334d6 869 {
Anna Bridge 142:4eea097334d6 870 return EMU->IF;
Anna Bridge 142:4eea097334d6 871 }
Anna Bridge 142:4eea097334d6 872
Anna Bridge 142:4eea097334d6 873 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 874 * @brief
Anna Bridge 142:4eea097334d6 875 * Get enabled and pending EMU interrupt flags.
Anna Bridge 142:4eea097334d6 876 * Useful for handling more interrupt sources in the same interrupt handler.
Anna Bridge 142:4eea097334d6 877 *
Anna Bridge 142:4eea097334d6 878 * @note
Anna Bridge 142:4eea097334d6 879 * Interrupt flags are not cleared by the use of this function.
Anna Bridge 142:4eea097334d6 880 *
Anna Bridge 142:4eea097334d6 881 * @return
Anna Bridge 142:4eea097334d6 882 * Pending and enabled EMU interrupt sources
Anna Bridge 142:4eea097334d6 883 * The return value is the bitwise AND of
Anna Bridge 142:4eea097334d6 884 * - the enabled interrupt sources in EMU_IEN and
Anna Bridge 142:4eea097334d6 885 * - the pending interrupt flags EMU_IF
Anna Bridge 142:4eea097334d6 886 ******************************************************************************/
Anna Bridge 142:4eea097334d6 887 __STATIC_INLINE uint32_t EMU_IntGetEnabled(void)
Anna Bridge 142:4eea097334d6 888 {
Anna Bridge 142:4eea097334d6 889 uint32_t ien;
Anna Bridge 142:4eea097334d6 890
Anna Bridge 142:4eea097334d6 891 ien = EMU->IEN;
Anna Bridge 142:4eea097334d6 892 return EMU->IF & ien;
Anna Bridge 142:4eea097334d6 893 }
Anna Bridge 142:4eea097334d6 894
Anna Bridge 142:4eea097334d6 895 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 896 * @brief
Anna Bridge 142:4eea097334d6 897 * Set one or more pending EMU interrupts
Anna Bridge 142:4eea097334d6 898 *
Anna Bridge 142:4eea097334d6 899 * @param[in] flags
Anna Bridge 142:4eea097334d6 900 * EMU interrupt sources to set to pending. Use one or more valid
Anna Bridge 142:4eea097334d6 901 * interrupt flags for the EMU module (EMU_IFS_nnn).
Anna Bridge 142:4eea097334d6 902 ******************************************************************************/
Anna Bridge 142:4eea097334d6 903 __STATIC_INLINE void EMU_IntSet(uint32_t flags)
Anna Bridge 142:4eea097334d6 904 {
Anna Bridge 142:4eea097334d6 905 EMU->IFS = flags;
Anna Bridge 142:4eea097334d6 906 }
Anna Bridge 142:4eea097334d6 907 #endif /* _EMU_IF_MASK */
Anna Bridge 142:4eea097334d6 908
Anna Bridge 160:5571c4ff569f 909 #if defined(_EMU_EM4CONF_LOCKCONF_MASK)
Anna Bridge 142:4eea097334d6 910 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 911 * @brief
Anna Bridge 142:4eea097334d6 912 * Enable or disable EM4 lock configuration
Anna Bridge 142:4eea097334d6 913 * @param[in] enable
Anna Bridge 142:4eea097334d6 914 * If true, locks down EM4 configuration
Anna Bridge 142:4eea097334d6 915 ******************************************************************************/
Anna Bridge 142:4eea097334d6 916 __STATIC_INLINE void EMU_EM4Lock(bool enable)
Anna Bridge 142:4eea097334d6 917 {
Anna Bridge 142:4eea097334d6 918 BUS_RegBitWrite(&(EMU->EM4CONF), _EMU_EM4CONF_LOCKCONF_SHIFT, enable);
Anna Bridge 142:4eea097334d6 919 }
Anna Bridge 142:4eea097334d6 920 #endif
Anna Bridge 142:4eea097334d6 921
Anna Bridge 160:5571c4ff569f 922 #if defined(_EMU_STATUS_BURDY_MASK)
Anna Bridge 142:4eea097334d6 923 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 924 * @brief
Anna Bridge 142:4eea097334d6 925 * Halts until backup power functionality is ready
Anna Bridge 142:4eea097334d6 926 ******************************************************************************/
Anna Bridge 142:4eea097334d6 927 __STATIC_INLINE void EMU_BUReady(void)
Anna Bridge 142:4eea097334d6 928 {
Anna Bridge 160:5571c4ff569f 929 while (!(EMU->STATUS & EMU_STATUS_BURDY))
Anna Bridge 142:4eea097334d6 930 ;
Anna Bridge 142:4eea097334d6 931 }
Anna Bridge 142:4eea097334d6 932 #endif
Anna Bridge 142:4eea097334d6 933
Anna Bridge 160:5571c4ff569f 934 #if defined(_EMU_ROUTE_BUVINPEN_MASK)
Anna Bridge 142:4eea097334d6 935 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 936 * @brief
Anna Bridge 142:4eea097334d6 937 * Disable BU_VIN support
Anna Bridge 142:4eea097334d6 938 * @param[in] enable
Anna Bridge 142:4eea097334d6 939 * If true, enables BU_VIN input pin support, if false disables it
Anna Bridge 142:4eea097334d6 940 ******************************************************************************/
Anna Bridge 142:4eea097334d6 941 __STATIC_INLINE void EMU_BUPinEnable(bool enable)
Anna Bridge 142:4eea097334d6 942 {
Anna Bridge 142:4eea097334d6 943 BUS_RegBitWrite(&(EMU->ROUTE), _EMU_ROUTE_BUVINPEN_SHIFT, enable);
Anna Bridge 142:4eea097334d6 944 }
Anna Bridge 142:4eea097334d6 945 #endif
Anna Bridge 142:4eea097334d6 946
Anna Bridge 142:4eea097334d6 947 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 948 * @brief
Anna Bridge 142:4eea097334d6 949 * Lock the EMU in order to protect its registers against unintended
Anna Bridge 142:4eea097334d6 950 * modification.
Anna Bridge 142:4eea097334d6 951 *
Anna Bridge 142:4eea097334d6 952 * @note
Anna Bridge 142:4eea097334d6 953 * If locking the EMU registers, they must be unlocked prior to using any
Anna Bridge 142:4eea097334d6 954 * EMU API functions modifying EMU registers, excluding interrupt control
Anna Bridge 142:4eea097334d6 955 * and regulator control if the architecture has a EMU_PWRCTRL register.
Anna Bridge 142:4eea097334d6 956 * An exception to this is the energy mode entering API (EMU_EnterEMn()),
Anna Bridge 142:4eea097334d6 957 * which can be used when the EMU registers are locked.
Anna Bridge 142:4eea097334d6 958 ******************************************************************************/
Anna Bridge 142:4eea097334d6 959 __STATIC_INLINE void EMU_Lock(void)
Anna Bridge 142:4eea097334d6 960 {
Anna Bridge 142:4eea097334d6 961 EMU->LOCK = EMU_LOCK_LOCKKEY_LOCK;
Anna Bridge 142:4eea097334d6 962 }
Anna Bridge 142:4eea097334d6 963
Anna Bridge 142:4eea097334d6 964 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 965 * @brief
Anna Bridge 142:4eea097334d6 966 * Unlock the EMU so that writing to locked registers again is possible.
Anna Bridge 142:4eea097334d6 967 ******************************************************************************/
Anna Bridge 142:4eea097334d6 968 __STATIC_INLINE void EMU_Unlock(void)
Anna Bridge 142:4eea097334d6 969 {
Anna Bridge 142:4eea097334d6 970 EMU->LOCK = EMU_LOCK_LOCKKEY_UNLOCK;
Anna Bridge 142:4eea097334d6 971 }
Anna Bridge 142:4eea097334d6 972
Anna Bridge 160:5571c4ff569f 973 #if defined(_EMU_PWRLOCK_MASK)
Anna Bridge 142:4eea097334d6 974 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 975 * @brief
Anna Bridge 142:4eea097334d6 976 * Lock the EMU regulator control registers in order to protect against
Anna Bridge 142:4eea097334d6 977 * unintended modification.
Anna Bridge 142:4eea097334d6 978 ******************************************************************************/
Anna Bridge 142:4eea097334d6 979 __STATIC_INLINE void EMU_PowerLock(void)
Anna Bridge 142:4eea097334d6 980 {
Anna Bridge 142:4eea097334d6 981 EMU->PWRLOCK = EMU_PWRLOCK_LOCKKEY_LOCK;
Anna Bridge 142:4eea097334d6 982 }
Anna Bridge 142:4eea097334d6 983
Anna Bridge 142:4eea097334d6 984 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 985 * @brief
Anna Bridge 142:4eea097334d6 986 * Unlock the EMU power control registers so that writing to
Anna Bridge 142:4eea097334d6 987 * locked registers again is possible.
Anna Bridge 142:4eea097334d6 988 ******************************************************************************/
Anna Bridge 142:4eea097334d6 989 __STATIC_INLINE void EMU_PowerUnlock(void)
Anna Bridge 142:4eea097334d6 990 {
Anna Bridge 142:4eea097334d6 991 EMU->PWRLOCK = EMU_PWRLOCK_LOCKKEY_UNLOCK;
Anna Bridge 142:4eea097334d6 992 }
Anna Bridge 142:4eea097334d6 993 #endif
Anna Bridge 142:4eea097334d6 994
Anna Bridge 142:4eea097334d6 995 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 996 * @brief
Anna Bridge 142:4eea097334d6 997 * Block entering EM2 or higher number energy modes.
Anna Bridge 142:4eea097334d6 998 ******************************************************************************/
Anna Bridge 142:4eea097334d6 999 __STATIC_INLINE void EMU_EM2Block(void)
Anna Bridge 142:4eea097334d6 1000 {
Anna Bridge 142:4eea097334d6 1001 BUS_RegBitWrite(&(EMU->CTRL), _EMU_CTRL_EM2BLOCK_SHIFT, 1U);
Anna Bridge 142:4eea097334d6 1002 }
Anna Bridge 142:4eea097334d6 1003
Anna Bridge 142:4eea097334d6 1004 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 1005 * @brief
Anna Bridge 142:4eea097334d6 1006 * Unblock entering EM2 or higher number energy modes.
Anna Bridge 142:4eea097334d6 1007 ******************************************************************************/
Anna Bridge 142:4eea097334d6 1008 __STATIC_INLINE void EMU_EM2UnBlock(void)
Anna Bridge 142:4eea097334d6 1009 {
Anna Bridge 142:4eea097334d6 1010 BUS_RegBitWrite(&(EMU->CTRL), _EMU_CTRL_EM2BLOCK_SHIFT, 0U);
Anna Bridge 142:4eea097334d6 1011 }
Anna Bridge 142:4eea097334d6 1012
Anna Bridge 160:5571c4ff569f 1013 #if defined(_EMU_EM4CTRL_EM4IORETMODE_MASK)
Anna Bridge 142:4eea097334d6 1014 /***************************************************************************//**
Anna Bridge 142:4eea097334d6 1015 * @brief
Anna Bridge 142:4eea097334d6 1016 * When EM4 pin retention is set to emuPinRetentionLatch, then pins are retained
Anna Bridge 142:4eea097334d6 1017 * through EM4 entry and wakeup. The pin state is released by calling this function.
Anna Bridge 142:4eea097334d6 1018 * The feature allows peripherals or GPIO to be re-initialized after EM4 exit (reset),
Anna Bridge 142:4eea097334d6 1019 * and when the initialization is done, this function can release pins and return control
Anna Bridge 142:4eea097334d6 1020 * to the peripherals or GPIO.
Anna Bridge 142:4eea097334d6 1021 ******************************************************************************/
Anna Bridge 142:4eea097334d6 1022 __STATIC_INLINE void EMU_UnlatchPinRetention(void)
Anna Bridge 142:4eea097334d6 1023 {
Anna Bridge 142:4eea097334d6 1024 EMU->CMD = EMU_CMD_EM4UNLATCH;
Anna Bridge 142:4eea097334d6 1025 }
Anna Bridge 142:4eea097334d6 1026 #endif
Anna Bridge 142:4eea097334d6 1027
Anna Bridge 160:5571c4ff569f 1028 #if defined(_SILICON_LABS_GECKO_INTERNAL_SDID_80)
Anna Bridge 142:4eea097334d6 1029 void EMU_SetBiasMode(EMU_BiasMode_TypeDef mode);
Anna Bridge 142:4eea097334d6 1030 #endif
Anna Bridge 142:4eea097334d6 1031
Anna Bridge 142:4eea097334d6 1032 /** @} (end addtogroup EMU) */
Anna Bridge 142:4eea097334d6 1033 /** @} (end addtogroup emlib) */
Anna Bridge 142:4eea097334d6 1034
Anna Bridge 142:4eea097334d6 1035 #ifdef __cplusplus
Anna Bridge 142:4eea097334d6 1036 }
Anna Bridge 142:4eea097334d6 1037 #endif
Anna Bridge 142:4eea097334d6 1038
Anna Bridge 142:4eea097334d6 1039 #endif /* defined( EMU_PRESENT ) */
Anna Bridge 142:4eea097334d6 1040 #endif /* EM_EMU_H */