mbed official / mbed

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

TARGET_NUCLEO_F303ZE/TARGET_STM/TARGET_STM32F3/TARGET_STM32F303xE/device/system_stm32f3xx.h@138:093f2bd7b9eb, 2017-03-14 (annotated)

Committer:
<>
Date:
Tue Mar 14 16:20:51 2017 +0000
Revision:
138:093f2bd7b9eb
Parent:
136:ef9c61f8c49f 
Release 138 of the mbed library



Ports for Upcoming Targets





Fixes and Changes



3716: fix for issue #3715: correction in startup files for ARM and IAR, alignment of system_stm32f429xx.c files https://github.com/ARMmbed/mbed-os/pull/3716

3741: STM32 remove warning in hal_tick_32b.c file https://github.com/ARMmbed/mbed-os/pull/3741

3780: STM32L4 : Fix GPIO G port compatibility https://github.com/ARMmbed/mbed-os/pull/3780

3831: NCS36510: SPISLAVE enabled (Conflict resolved) https://github.com/ARMmbed/mbed-os/pull/3831

3836: Allow to redefine nRF's PSTORAGE_NUM_OF_PAGES outside of the mbed-os https://github.com/ARMmbed/mbed-os/pull/3836

3840: STM32: gpio SPEED - always set High Speed by default https://github.com/ARMmbed/mbed-os/pull/3840

3844: STM32 GPIO: Typo correction. Update comment (GPIO_IP_WITHOUT_BRR) https://github.com/ARMmbed/mbed-os/pull/3844

3850: STM32: change spi error to debug warning https://github.com/ARMmbed/mbed-os/pull/3850

3860: Define GPIO_IP_WITHOUT_BRR for xDot platform https://github.com/ARMmbed/mbed-os/pull/3860

3880: DISCO_F469NI: allow the use of CAN2 instance when CAN1 is not activated https://github.com/ARMmbed/mbed-os/pull/3880

3795: Fix pwm period calc https://github.com/ARMmbed/mbed-os/pull/3795

3828: STM32 CAN API: correct format and type https://github.com/ARMmbed/mbed-os/pull/3828

3842: TARGET_NRF: corrected spi_init() to properly handle re-initialization https://github.com/ARMmbed/mbed-os/pull/3842

3843: STM32L476xG: set APB2 clock to 80MHz (instead of 40MHz) https://github.com/ARMmbed/mbed-os/pull/3843

3879: NUCLEO_F446ZE: Add missing AnalogIn pins on PF_3, PF_5 and PF_10. https://github.com/ARMmbed/mbed-os/pull/3879

3902: Fix heap and stack size for NUCLEO_F746ZG https://github.com/ARMmbed/mbed-os/pull/3902

3829: can_write(): return error code when no tx mailboxes are available https://github.com/ARMmbed/mbed-os/pull/3829

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 126:abea610beb85 1 /**
AnnaBridge 126:abea610beb85 2 ******************************************************************************
AnnaBridge 126:abea610beb85 3 * @file system_stm32f3xx.h
AnnaBridge 126:abea610beb85 4 * @author MCD Application Team
<> 135:176b8275d35d 5 * @version V2.3.1
<> 135:176b8275d35d 6 * @date 16-December-2016
AnnaBridge 126:abea610beb85 7 * @brief CMSIS Cortex-M4 Device System Source File for STM32F3xx devices.
AnnaBridge 126:abea610beb85 8 ******************************************************************************
AnnaBridge 126:abea610beb85 9 * @attention
AnnaBridge 126:abea610beb85 10 *
AnnaBridge 126:abea610beb85 11 * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
AnnaBridge 126:abea610beb85 12 *
AnnaBridge 126:abea610beb85 13 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 126:abea610beb85 14 * are permitted provided that the following conditions are met:
AnnaBridge 126:abea610beb85 15 * 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge 126:abea610beb85 16 * this list of conditions and the following disclaimer.
AnnaBridge 126:abea610beb85 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge 126:abea610beb85 18 * this list of conditions and the following disclaimer in the documentation
AnnaBridge 126:abea610beb85 19 * and/or other materials provided with the distribution.
AnnaBridge 126:abea610beb85 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge 126:abea610beb85 21 * may be used to endorse or promote products derived from this software
AnnaBridge 126:abea610beb85 22 * without specific prior written permission.
AnnaBridge 126:abea610beb85 23 *
AnnaBridge 126:abea610beb85 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge 126:abea610beb85 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge 126:abea610beb85 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 126:abea610beb85 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge 126:abea610beb85 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge 126:abea610beb85 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge 126:abea610beb85 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge 126:abea610beb85 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge 126:abea610beb85 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge 126:abea610beb85 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 126:abea610beb85 34 *
AnnaBridge 126:abea610beb85 35 ******************************************************************************
AnnaBridge 126:abea610beb85 36 */
AnnaBridge 126:abea610beb85 37
AnnaBridge 126:abea610beb85 38 /** @addtogroup CMSIS
AnnaBridge 126:abea610beb85 39 * @{
AnnaBridge 126:abea610beb85 40 */
AnnaBridge 126:abea610beb85 41
AnnaBridge 126:abea610beb85 42 /** @addtogroup stm32f3xx_system
AnnaBridge 126:abea610beb85 43 * @{
AnnaBridge 126:abea610beb85 44 */
AnnaBridge 126:abea610beb85 45
AnnaBridge 126:abea610beb85 46 /**
AnnaBridge 126:abea610beb85 47 * @brief Define to prevent recursive inclusion
AnnaBridge 126:abea610beb85 48 */
AnnaBridge 126:abea610beb85 49 #ifndef __SYSTEM_STM32F3XX_H
AnnaBridge 126:abea610beb85 50 #define __SYSTEM_STM32F3XX_H
AnnaBridge 126:abea610beb85 51
AnnaBridge 126:abea610beb85 52 #ifdef __cplusplus
AnnaBridge 126:abea610beb85 53 extern "C" {
AnnaBridge 126:abea610beb85 54 #endif
AnnaBridge 126:abea610beb85 55
AnnaBridge 126:abea610beb85 56 /** @addtogroup STM32F3xx_System_Includes
AnnaBridge 126:abea610beb85 57 * @{
AnnaBridge 126:abea610beb85 58 */
AnnaBridge 126:abea610beb85 59
AnnaBridge 126:abea610beb85 60 /**
AnnaBridge 126:abea610beb85 61 * @}
AnnaBridge 126:abea610beb85 62 */
AnnaBridge 126:abea610beb85 63
AnnaBridge 126:abea610beb85 64
AnnaBridge 126:abea610beb85 65 /** @addtogroup STM32F3xx_System_Exported_types
AnnaBridge 126:abea610beb85 66 * @{
AnnaBridge 126:abea610beb85 67 */
AnnaBridge 126:abea610beb85 68 /* This variable is updated in three ways:
AnnaBridge 126:abea610beb85 69 1) by calling CMSIS function SystemCoreClockUpdate()
AnnaBridge 126:abea610beb85 70 3) by calling HAL API function HAL_RCC_GetHCLKFreq()
AnnaBridge 126:abea610beb85 71 3) by calling HAL API function HAL_RCC_ClockConfig()
AnnaBridge 126:abea610beb85 72 Note: If you use this function to configure the system clock; then there
AnnaBridge 126:abea610beb85 73 is no need to call the 2 first functions listed above, since SystemCoreClock
AnnaBridge 126:abea610beb85 74 variable is updated automatically.
AnnaBridge 126:abea610beb85 75 */
AnnaBridge 126:abea610beb85 76 extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */
AnnaBridge 126:abea610beb85 77 extern const uint8_t AHBPrescTable[16]; /*!< AHB prescalers table values */
AnnaBridge 126:abea610beb85 78 extern const uint8_t APBPrescTable[8]; /*!< APB prescalers table values */
AnnaBridge 126:abea610beb85 79
AnnaBridge 126:abea610beb85 80
AnnaBridge 126:abea610beb85 81 /**
AnnaBridge 126:abea610beb85 82 * @}
AnnaBridge 126:abea610beb85 83 */
AnnaBridge 126:abea610beb85 84
AnnaBridge 126:abea610beb85 85 /** @addtogroup STM32F3xx_System_Exported_Constants
AnnaBridge 126:abea610beb85 86 * @{
AnnaBridge 126:abea610beb85 87 */
AnnaBridge 126:abea610beb85 88
AnnaBridge 126:abea610beb85 89 /**
AnnaBridge 126:abea610beb85 90 * @}
AnnaBridge 126:abea610beb85 91 */
AnnaBridge 126:abea610beb85 92
AnnaBridge 126:abea610beb85 93 /** @addtogroup STM32F3xx_System_Exported_Macros
AnnaBridge 126:abea610beb85 94 * @{
AnnaBridge 126:abea610beb85 95 */
AnnaBridge 126:abea610beb85 96
AnnaBridge 126:abea610beb85 97 /**
AnnaBridge 126:abea610beb85 98 * @}
AnnaBridge 126:abea610beb85 99 */
AnnaBridge 126:abea610beb85 100
AnnaBridge 126:abea610beb85 101 /** @addtogroup STM32F3xx_System_Exported_Functions
AnnaBridge 126:abea610beb85 102 * @{
AnnaBridge 126:abea610beb85 103 */
AnnaBridge 126:abea610beb85 104
AnnaBridge 126:abea610beb85 105 extern void SystemInit(void);
AnnaBridge 126:abea610beb85 106 extern void SystemCoreClockUpdate(void);
AnnaBridge 126:abea610beb85 107 extern void SetSysClock(void);
AnnaBridge 126:abea610beb85 108
AnnaBridge 126:abea610beb85 109 /**
AnnaBridge 126:abea610beb85 110 * @}
AnnaBridge 126:abea610beb85 111 */
AnnaBridge 126:abea610beb85 112
AnnaBridge 126:abea610beb85 113 #ifdef __cplusplus
AnnaBridge 126:abea610beb85 114 }
AnnaBridge 126:abea610beb85 115 #endif
AnnaBridge 126:abea610beb85 116
AnnaBridge 126:abea610beb85 117 #endif /*__SYSTEM_STM32F3XX_H */
AnnaBridge 126:abea610beb85 118
AnnaBridge 126:abea610beb85 119 /**
AnnaBridge 126:abea610beb85 120 * @}
AnnaBridge 126:abea610beb85 121 */
AnnaBridge 126:abea610beb85 122
AnnaBridge 126:abea610beb85 123 /**
AnnaBridge 126:abea610beb85 124 * @}
AnnaBridge 126:abea610beb85 125 */
AnnaBridge 126:abea610beb85 126 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/