mbed official
The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more
mbed 2
This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.
TARGET_EFM32LG_STK3600/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFM32LG/device/efm32lg_msc.h@156:ff21514d8981, 2017-11-08 (annotated)
- Committer:
- AnnaBridge
- Date:
- Wed Nov 08 17:18:06 2017 +0000
- Revision:
- 156:ff21514d8981
Reverting back to release 154 of the mbed library
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| AnnaBridge | 156:ff21514d8981 | 1 | /**************************************************************************//** |
| AnnaBridge | 156:ff21514d8981 | 2 | * @file efm32lg_msc.h |
| AnnaBridge | 156:ff21514d8981 | 3 | * @brief EFM32LG_MSC register and bit field definitions |
| AnnaBridge | 156:ff21514d8981 | 4 | * @version 5.1.2 |
| AnnaBridge | 156:ff21514d8981 | 5 | ****************************************************************************** |
| AnnaBridge | 156:ff21514d8981 | 6 | * @section License |
| AnnaBridge | 156:ff21514d8981 | 7 | * <b>Copyright 2017 Silicon Laboratories, Inc. http://www.silabs.com</b> |
| AnnaBridge | 156:ff21514d8981 | 8 | ****************************************************************************** |
| AnnaBridge | 156:ff21514d8981 | 9 | * |
| AnnaBridge | 156:ff21514d8981 | 10 | * Permission is granted to anyone to use this software for any purpose, |
| AnnaBridge | 156:ff21514d8981 | 11 | * including commercial applications, and to alter it and redistribute it |
| AnnaBridge | 156:ff21514d8981 | 12 | * freely, subject to the following restrictions: |
| AnnaBridge | 156:ff21514d8981 | 13 | * |
| AnnaBridge | 156:ff21514d8981 | 14 | * 1. The origin of this software must not be misrepresented; you must not |
| AnnaBridge | 156:ff21514d8981 | 15 | * claim that you wrote the original software.@n |
| AnnaBridge | 156:ff21514d8981 | 16 | * 2. Altered source versions must be plainly marked as such, and must not be |
| AnnaBridge | 156:ff21514d8981 | 17 | * misrepresented as being the original software.@n |
| AnnaBridge | 156:ff21514d8981 | 18 | * 3. This notice may not be removed or altered from any source distribution. |
| AnnaBridge | 156:ff21514d8981 | 19 | * |
| AnnaBridge | 156:ff21514d8981 | 20 | * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. |
| AnnaBridge | 156:ff21514d8981 | 21 | * has no obligation to support this Software. Silicon Laboratories, Inc. is |
| AnnaBridge | 156:ff21514d8981 | 22 | * providing the Software "AS IS", with no express or implied warranties of any |
| AnnaBridge | 156:ff21514d8981 | 23 | * kind, including, but not limited to, any implied warranties of |
| AnnaBridge | 156:ff21514d8981 | 24 | * merchantability or fitness for any particular purpose or warranties against |
| AnnaBridge | 156:ff21514d8981 | 25 | * infringement of any proprietary rights of a third party. |
| AnnaBridge | 156:ff21514d8981 | 26 | * |
| AnnaBridge | 156:ff21514d8981 | 27 | * Silicon Laboratories, Inc. will not be liable for any consequential, |
| AnnaBridge | 156:ff21514d8981 | 28 | * incidental, or special damages, or any other relief, or for any claim by |
| AnnaBridge | 156:ff21514d8981 | 29 | * any third party, arising from your use of this Software. |
| AnnaBridge | 156:ff21514d8981 | 30 | * |
| AnnaBridge | 156:ff21514d8981 | 31 | *****************************************************************************/ |
| AnnaBridge | 156:ff21514d8981 | 32 | /**************************************************************************//** |
| AnnaBridge | 156:ff21514d8981 | 33 | * @addtogroup Parts |
| AnnaBridge | 156:ff21514d8981 | 34 | * @{ |
| AnnaBridge | 156:ff21514d8981 | 35 | ******************************************************************************/ |
| AnnaBridge | 156:ff21514d8981 | 36 | /**************************************************************************//** |
| AnnaBridge | 156:ff21514d8981 | 37 | * @defgroup EFM32LG_MSC |
| AnnaBridge | 156:ff21514d8981 | 38 | * @{ |
| AnnaBridge | 156:ff21514d8981 | 39 | * @brief EFM32LG_MSC Register Declaration |
| AnnaBridge | 156:ff21514d8981 | 40 | *****************************************************************************/ |
| AnnaBridge | 156:ff21514d8981 | 41 | typedef struct |
| AnnaBridge | 156:ff21514d8981 | 42 | { |
| AnnaBridge | 156:ff21514d8981 | 43 | __IOM uint32_t CTRL; /**< Memory System Control Register */ |
| AnnaBridge | 156:ff21514d8981 | 44 | __IOM uint32_t READCTRL; /**< Read Control Register */ |
| AnnaBridge | 156:ff21514d8981 | 45 | __IOM uint32_t WRITECTRL; /**< Write Control Register */ |
| AnnaBridge | 156:ff21514d8981 | 46 | __IOM uint32_t WRITECMD; /**< Write Command Register */ |
| AnnaBridge | 156:ff21514d8981 | 47 | __IOM uint32_t ADDRB; /**< Page Erase/Write Address Buffer */ |
| AnnaBridge | 156:ff21514d8981 | 48 | |
| AnnaBridge | 156:ff21514d8981 | 49 | uint32_t RESERVED0[1]; /**< Reserved for future use **/ |
| AnnaBridge | 156:ff21514d8981 | 50 | __IOM uint32_t WDATA; /**< Write Data Register */ |
| AnnaBridge | 156:ff21514d8981 | 51 | __IM uint32_t STATUS; /**< Status Register */ |
| AnnaBridge | 156:ff21514d8981 | 52 | |
| AnnaBridge | 156:ff21514d8981 | 53 | uint32_t RESERVED1[3]; /**< Reserved for future use **/ |
| AnnaBridge | 156:ff21514d8981 | 54 | __IM uint32_t IF; /**< Interrupt Flag Register */ |
| AnnaBridge | 156:ff21514d8981 | 55 | __IOM uint32_t IFS; /**< Interrupt Flag Set Register */ |
| AnnaBridge | 156:ff21514d8981 | 56 | __IOM uint32_t IFC; /**< Interrupt Flag Clear Register */ |
| AnnaBridge | 156:ff21514d8981 | 57 | __IOM uint32_t IEN; /**< Interrupt Enable Register */ |
| AnnaBridge | 156:ff21514d8981 | 58 | __IOM uint32_t LOCK; /**< Configuration Lock Register */ |
| AnnaBridge | 156:ff21514d8981 | 59 | __IOM uint32_t CMD; /**< Command Register */ |
| AnnaBridge | 156:ff21514d8981 | 60 | __IM uint32_t CACHEHITS; /**< Cache Hits Performance Counter */ |
| AnnaBridge | 156:ff21514d8981 | 61 | __IM uint32_t CACHEMISSES; /**< Cache Misses Performance Counter */ |
| AnnaBridge | 156:ff21514d8981 | 62 | uint32_t RESERVED2[1]; /**< Reserved for future use **/ |
| AnnaBridge | 156:ff21514d8981 | 63 | __IOM uint32_t TIMEBASE; /**< Flash Write and Erase Timebase */ |
| AnnaBridge | 156:ff21514d8981 | 64 | __IOM uint32_t MASSLOCK; /**< Mass Erase Lock Register */ |
| AnnaBridge | 156:ff21514d8981 | 65 | } MSC_TypeDef; /** @} */ |
| AnnaBridge | 156:ff21514d8981 | 66 | |
| AnnaBridge | 156:ff21514d8981 | 67 | /**************************************************************************//** |
| AnnaBridge | 156:ff21514d8981 | 68 | * @defgroup EFM32LG_MSC_BitFields |
| AnnaBridge | 156:ff21514d8981 | 69 | * @{ |
| AnnaBridge | 156:ff21514d8981 | 70 | *****************************************************************************/ |
| AnnaBridge | 156:ff21514d8981 | 71 | |
| AnnaBridge | 156:ff21514d8981 | 72 | /* Bit fields for MSC CTRL */ |
| AnnaBridge | 156:ff21514d8981 | 73 | #define _MSC_CTRL_RESETVALUE 0x00000001UL /**< Default value for MSC_CTRL */ |
| AnnaBridge | 156:ff21514d8981 | 74 | #define _MSC_CTRL_MASK 0x00000001UL /**< Mask for MSC_CTRL */ |
| AnnaBridge | 156:ff21514d8981 | 75 | #define MSC_CTRL_BUSFAULT (0x1UL << 0) /**< Bus Fault Response Enable */ |
| AnnaBridge | 156:ff21514d8981 | 76 | #define _MSC_CTRL_BUSFAULT_SHIFT 0 /**< Shift value for MSC_BUSFAULT */ |
| AnnaBridge | 156:ff21514d8981 | 77 | #define _MSC_CTRL_BUSFAULT_MASK 0x1UL /**< Bit mask for MSC_BUSFAULT */ |
| AnnaBridge | 156:ff21514d8981 | 78 | #define _MSC_CTRL_BUSFAULT_GENERATE 0x00000000UL /**< Mode GENERATE for MSC_CTRL */ |
| AnnaBridge | 156:ff21514d8981 | 79 | #define _MSC_CTRL_BUSFAULT_DEFAULT 0x00000001UL /**< Mode DEFAULT for MSC_CTRL */ |
| AnnaBridge | 156:ff21514d8981 | 80 | #define _MSC_CTRL_BUSFAULT_IGNORE 0x00000001UL /**< Mode IGNORE for MSC_CTRL */ |
| AnnaBridge | 156:ff21514d8981 | 81 | #define MSC_CTRL_BUSFAULT_GENERATE (_MSC_CTRL_BUSFAULT_GENERATE << 0) /**< Shifted mode GENERATE for MSC_CTRL */ |
| AnnaBridge | 156:ff21514d8981 | 82 | #define MSC_CTRL_BUSFAULT_DEFAULT (_MSC_CTRL_BUSFAULT_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_CTRL */ |
| AnnaBridge | 156:ff21514d8981 | 83 | #define MSC_CTRL_BUSFAULT_IGNORE (_MSC_CTRL_BUSFAULT_IGNORE << 0) /**< Shifted mode IGNORE for MSC_CTRL */ |
| AnnaBridge | 156:ff21514d8981 | 84 | |
| AnnaBridge | 156:ff21514d8981 | 85 | /* Bit fields for MSC READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 86 | #define _MSC_READCTRL_RESETVALUE 0x00000001UL /**< Default value for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 87 | #define _MSC_READCTRL_MASK 0x000300FFUL /**< Mask for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 88 | #define _MSC_READCTRL_MODE_SHIFT 0 /**< Shift value for MSC_MODE */ |
| AnnaBridge | 156:ff21514d8981 | 89 | #define _MSC_READCTRL_MODE_MASK 0x7UL /**< Bit mask for MSC_MODE */ |
| AnnaBridge | 156:ff21514d8981 | 90 | #define _MSC_READCTRL_MODE_WS0 0x00000000UL /**< Mode WS0 for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 91 | #define _MSC_READCTRL_MODE_DEFAULT 0x00000001UL /**< Mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 92 | #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**< Mode WS1 for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 93 | #define _MSC_READCTRL_MODE_WS0SCBTP 0x00000002UL /**< Mode WS0SCBTP for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 94 | #define _MSC_READCTRL_MODE_WS1SCBTP 0x00000003UL /**< Mode WS1SCBTP for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 95 | #define _MSC_READCTRL_MODE_WS2 0x00000004UL /**< Mode WS2 for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 96 | #define _MSC_READCTRL_MODE_WS2SCBTP 0x00000005UL /**< Mode WS2SCBTP for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 97 | #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 0) /**< Shifted mode WS0 for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 98 | #define MSC_READCTRL_MODE_DEFAULT (_MSC_READCTRL_MODE_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 99 | #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 0) /**< Shifted mode WS1 for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 100 | #define MSC_READCTRL_MODE_WS0SCBTP (_MSC_READCTRL_MODE_WS0SCBTP << 0) /**< Shifted mode WS0SCBTP for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 101 | #define MSC_READCTRL_MODE_WS1SCBTP (_MSC_READCTRL_MODE_WS1SCBTP << 0) /**< Shifted mode WS1SCBTP for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 102 | #define MSC_READCTRL_MODE_WS2 (_MSC_READCTRL_MODE_WS2 << 0) /**< Shifted mode WS2 for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 103 | #define MSC_READCTRL_MODE_WS2SCBTP (_MSC_READCTRL_MODE_WS2SCBTP << 0) /**< Shifted mode WS2SCBTP for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 104 | #define MSC_READCTRL_IFCDIS (0x1UL << 3) /**< Internal Flash Cache Disable */ |
| AnnaBridge | 156:ff21514d8981 | 105 | #define _MSC_READCTRL_IFCDIS_SHIFT 3 /**< Shift value for MSC_IFCDIS */ |
| AnnaBridge | 156:ff21514d8981 | 106 | #define _MSC_READCTRL_IFCDIS_MASK 0x8UL /**< Bit mask for MSC_IFCDIS */ |
| AnnaBridge | 156:ff21514d8981 | 107 | #define _MSC_READCTRL_IFCDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 108 | #define MSC_READCTRL_IFCDIS_DEFAULT (_MSC_READCTRL_IFCDIS_DEFAULT << 3) /**< Shifted mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 109 | #define MSC_READCTRL_AIDIS (0x1UL << 4) /**< Automatic Invalidate Disable */ |
| AnnaBridge | 156:ff21514d8981 | 110 | #define _MSC_READCTRL_AIDIS_SHIFT 4 /**< Shift value for MSC_AIDIS */ |
| AnnaBridge | 156:ff21514d8981 | 111 | #define _MSC_READCTRL_AIDIS_MASK 0x10UL /**< Bit mask for MSC_AIDIS */ |
| AnnaBridge | 156:ff21514d8981 | 112 | #define _MSC_READCTRL_AIDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 113 | #define MSC_READCTRL_AIDIS_DEFAULT (_MSC_READCTRL_AIDIS_DEFAULT << 4) /**< Shifted mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 114 | #define MSC_READCTRL_ICCDIS (0x1UL << 5) /**< Interrupt Context Cache Disable */ |
| AnnaBridge | 156:ff21514d8981 | 115 | #define _MSC_READCTRL_ICCDIS_SHIFT 5 /**< Shift value for MSC_ICCDIS */ |
| AnnaBridge | 156:ff21514d8981 | 116 | #define _MSC_READCTRL_ICCDIS_MASK 0x20UL /**< Bit mask for MSC_ICCDIS */ |
| AnnaBridge | 156:ff21514d8981 | 117 | #define _MSC_READCTRL_ICCDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 118 | #define MSC_READCTRL_ICCDIS_DEFAULT (_MSC_READCTRL_ICCDIS_DEFAULT << 5) /**< Shifted mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 119 | #define MSC_READCTRL_EBICDIS (0x1UL << 6) /**< External Bus Interface Cache Disable */ |
| AnnaBridge | 156:ff21514d8981 | 120 | #define _MSC_READCTRL_EBICDIS_SHIFT 6 /**< Shift value for MSC_EBICDIS */ |
| AnnaBridge | 156:ff21514d8981 | 121 | #define _MSC_READCTRL_EBICDIS_MASK 0x40UL /**< Bit mask for MSC_EBICDIS */ |
| AnnaBridge | 156:ff21514d8981 | 122 | #define _MSC_READCTRL_EBICDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 123 | #define MSC_READCTRL_EBICDIS_DEFAULT (_MSC_READCTRL_EBICDIS_DEFAULT << 6) /**< Shifted mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 124 | #define MSC_READCTRL_RAMCEN (0x1UL << 7) /**< RAM Cache Enable */ |
| AnnaBridge | 156:ff21514d8981 | 125 | #define _MSC_READCTRL_RAMCEN_SHIFT 7 /**< Shift value for MSC_RAMCEN */ |
| AnnaBridge | 156:ff21514d8981 | 126 | #define _MSC_READCTRL_RAMCEN_MASK 0x80UL /**< Bit mask for MSC_RAMCEN */ |
| AnnaBridge | 156:ff21514d8981 | 127 | #define _MSC_READCTRL_RAMCEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 128 | #define MSC_READCTRL_RAMCEN_DEFAULT (_MSC_READCTRL_RAMCEN_DEFAULT << 7) /**< Shifted mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 129 | #define _MSC_READCTRL_BUSSTRATEGY_SHIFT 16 /**< Shift value for MSC_BUSSTRATEGY */ |
| AnnaBridge | 156:ff21514d8981 | 130 | #define _MSC_READCTRL_BUSSTRATEGY_MASK 0x30000UL /**< Bit mask for MSC_BUSSTRATEGY */ |
| AnnaBridge | 156:ff21514d8981 | 131 | #define _MSC_READCTRL_BUSSTRATEGY_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 132 | #define _MSC_READCTRL_BUSSTRATEGY_CPU 0x00000000UL /**< Mode CPU for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 133 | #define _MSC_READCTRL_BUSSTRATEGY_DMA 0x00000001UL /**< Mode DMA for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 134 | #define _MSC_READCTRL_BUSSTRATEGY_DMAEM1 0x00000002UL /**< Mode DMAEM1 for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 135 | #define _MSC_READCTRL_BUSSTRATEGY_NONE 0x00000003UL /**< Mode NONE for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 136 | #define MSC_READCTRL_BUSSTRATEGY_DEFAULT (_MSC_READCTRL_BUSSTRATEGY_DEFAULT << 16) /**< Shifted mode DEFAULT for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 137 | #define MSC_READCTRL_BUSSTRATEGY_CPU (_MSC_READCTRL_BUSSTRATEGY_CPU << 16) /**< Shifted mode CPU for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 138 | #define MSC_READCTRL_BUSSTRATEGY_DMA (_MSC_READCTRL_BUSSTRATEGY_DMA << 16) /**< Shifted mode DMA for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 139 | #define MSC_READCTRL_BUSSTRATEGY_DMAEM1 (_MSC_READCTRL_BUSSTRATEGY_DMAEM1 << 16) /**< Shifted mode DMAEM1 for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 140 | #define MSC_READCTRL_BUSSTRATEGY_NONE (_MSC_READCTRL_BUSSTRATEGY_NONE << 16) /**< Shifted mode NONE for MSC_READCTRL */ |
| AnnaBridge | 156:ff21514d8981 | 141 | |
| AnnaBridge | 156:ff21514d8981 | 142 | /* Bit fields for MSC WRITECTRL */ |
| AnnaBridge | 156:ff21514d8981 | 143 | #define _MSC_WRITECTRL_RESETVALUE 0x00000000UL /**< Default value for MSC_WRITECTRL */ |
| AnnaBridge | 156:ff21514d8981 | 144 | #define _MSC_WRITECTRL_MASK 0x00000003UL /**< Mask for MSC_WRITECTRL */ |
| AnnaBridge | 156:ff21514d8981 | 145 | #define MSC_WRITECTRL_WREN (0x1UL << 0) /**< Enable Write/Erase Controller */ |
| AnnaBridge | 156:ff21514d8981 | 146 | #define _MSC_WRITECTRL_WREN_SHIFT 0 /**< Shift value for MSC_WREN */ |
| AnnaBridge | 156:ff21514d8981 | 147 | #define _MSC_WRITECTRL_WREN_MASK 0x1UL /**< Bit mask for MSC_WREN */ |
| AnnaBridge | 156:ff21514d8981 | 148 | #define _MSC_WRITECTRL_WREN_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_WRITECTRL */ |
| AnnaBridge | 156:ff21514d8981 | 149 | #define MSC_WRITECTRL_WREN_DEFAULT (_MSC_WRITECTRL_WREN_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_WRITECTRL */ |
| AnnaBridge | 156:ff21514d8981 | 150 | #define MSC_WRITECTRL_IRQERASEABORT (0x1UL << 1) /**< Abort Page Erase on Interrupt */ |
| AnnaBridge | 156:ff21514d8981 | 151 | #define _MSC_WRITECTRL_IRQERASEABORT_SHIFT 1 /**< Shift value for MSC_IRQERASEABORT */ |
| AnnaBridge | 156:ff21514d8981 | 152 | #define _MSC_WRITECTRL_IRQERASEABORT_MASK 0x2UL /**< Bit mask for MSC_IRQERASEABORT */ |
| AnnaBridge | 156:ff21514d8981 | 153 | #define _MSC_WRITECTRL_IRQERASEABORT_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_WRITECTRL */ |
| AnnaBridge | 156:ff21514d8981 | 154 | #define MSC_WRITECTRL_IRQERASEABORT_DEFAULT (_MSC_WRITECTRL_IRQERASEABORT_DEFAULT << 1) /**< Shifted mode DEFAULT for MSC_WRITECTRL */ |
| AnnaBridge | 156:ff21514d8981 | 155 | |
| AnnaBridge | 156:ff21514d8981 | 156 | /* Bit fields for MSC WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 157 | #define _MSC_WRITECMD_RESETVALUE 0x00000000UL /**< Default value for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 158 | #define _MSC_WRITECMD_MASK 0x0000113FUL /**< Mask for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 159 | #define MSC_WRITECMD_LADDRIM (0x1UL << 0) /**< Load MSC_ADDRB into ADDR */ |
| AnnaBridge | 156:ff21514d8981 | 160 | #define _MSC_WRITECMD_LADDRIM_SHIFT 0 /**< Shift value for MSC_LADDRIM */ |
| AnnaBridge | 156:ff21514d8981 | 161 | #define _MSC_WRITECMD_LADDRIM_MASK 0x1UL /**< Bit mask for MSC_LADDRIM */ |
| AnnaBridge | 156:ff21514d8981 | 162 | #define _MSC_WRITECMD_LADDRIM_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 163 | #define MSC_WRITECMD_LADDRIM_DEFAULT (_MSC_WRITECMD_LADDRIM_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 164 | #define MSC_WRITECMD_ERASEPAGE (0x1UL << 1) /**< Erase Page */ |
| AnnaBridge | 156:ff21514d8981 | 165 | #define _MSC_WRITECMD_ERASEPAGE_SHIFT 1 /**< Shift value for MSC_ERASEPAGE */ |
| AnnaBridge | 156:ff21514d8981 | 166 | #define _MSC_WRITECMD_ERASEPAGE_MASK 0x2UL /**< Bit mask for MSC_ERASEPAGE */ |
| AnnaBridge | 156:ff21514d8981 | 167 | #define _MSC_WRITECMD_ERASEPAGE_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 168 | #define MSC_WRITECMD_ERASEPAGE_DEFAULT (_MSC_WRITECMD_ERASEPAGE_DEFAULT << 1) /**< Shifted mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 169 | #define MSC_WRITECMD_WRITEEND (0x1UL << 2) /**< End Write Mode */ |
| AnnaBridge | 156:ff21514d8981 | 170 | #define _MSC_WRITECMD_WRITEEND_SHIFT 2 /**< Shift value for MSC_WRITEEND */ |
| AnnaBridge | 156:ff21514d8981 | 171 | #define _MSC_WRITECMD_WRITEEND_MASK 0x4UL /**< Bit mask for MSC_WRITEEND */ |
| AnnaBridge | 156:ff21514d8981 | 172 | #define _MSC_WRITECMD_WRITEEND_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 173 | #define MSC_WRITECMD_WRITEEND_DEFAULT (_MSC_WRITECMD_WRITEEND_DEFAULT << 2) /**< Shifted mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 174 | #define MSC_WRITECMD_WRITEONCE (0x1UL << 3) /**< Word Write-Once Trigger */ |
| AnnaBridge | 156:ff21514d8981 | 175 | #define _MSC_WRITECMD_WRITEONCE_SHIFT 3 /**< Shift value for MSC_WRITEONCE */ |
| AnnaBridge | 156:ff21514d8981 | 176 | #define _MSC_WRITECMD_WRITEONCE_MASK 0x8UL /**< Bit mask for MSC_WRITEONCE */ |
| AnnaBridge | 156:ff21514d8981 | 177 | #define _MSC_WRITECMD_WRITEONCE_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 178 | #define MSC_WRITECMD_WRITEONCE_DEFAULT (_MSC_WRITECMD_WRITEONCE_DEFAULT << 3) /**< Shifted mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 179 | #define MSC_WRITECMD_WRITETRIG (0x1UL << 4) /**< Word Write Sequence Trigger */ |
| AnnaBridge | 156:ff21514d8981 | 180 | #define _MSC_WRITECMD_WRITETRIG_SHIFT 4 /**< Shift value for MSC_WRITETRIG */ |
| AnnaBridge | 156:ff21514d8981 | 181 | #define _MSC_WRITECMD_WRITETRIG_MASK 0x10UL /**< Bit mask for MSC_WRITETRIG */ |
| AnnaBridge | 156:ff21514d8981 | 182 | #define _MSC_WRITECMD_WRITETRIG_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 183 | #define MSC_WRITECMD_WRITETRIG_DEFAULT (_MSC_WRITECMD_WRITETRIG_DEFAULT << 4) /**< Shifted mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 184 | #define MSC_WRITECMD_ERASEABORT (0x1UL << 5) /**< Abort erase sequence */ |
| AnnaBridge | 156:ff21514d8981 | 185 | #define _MSC_WRITECMD_ERASEABORT_SHIFT 5 /**< Shift value for MSC_ERASEABORT */ |
| AnnaBridge | 156:ff21514d8981 | 186 | #define _MSC_WRITECMD_ERASEABORT_MASK 0x20UL /**< Bit mask for MSC_ERASEABORT */ |
| AnnaBridge | 156:ff21514d8981 | 187 | #define _MSC_WRITECMD_ERASEABORT_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 188 | #define MSC_WRITECMD_ERASEABORT_DEFAULT (_MSC_WRITECMD_ERASEABORT_DEFAULT << 5) /**< Shifted mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 189 | #define MSC_WRITECMD_ERASEMAIN0 (0x1UL << 8) /**< Mass erase region 0 */ |
| AnnaBridge | 156:ff21514d8981 | 190 | #define _MSC_WRITECMD_ERASEMAIN0_SHIFT 8 /**< Shift value for MSC_ERASEMAIN0 */ |
| AnnaBridge | 156:ff21514d8981 | 191 | #define _MSC_WRITECMD_ERASEMAIN0_MASK 0x100UL /**< Bit mask for MSC_ERASEMAIN0 */ |
| AnnaBridge | 156:ff21514d8981 | 192 | #define _MSC_WRITECMD_ERASEMAIN0_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 193 | #define MSC_WRITECMD_ERASEMAIN0_DEFAULT (_MSC_WRITECMD_ERASEMAIN0_DEFAULT << 8) /**< Shifted mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 194 | #define MSC_WRITECMD_CLEARWDATA (0x1UL << 12) /**< Clear WDATA state */ |
| AnnaBridge | 156:ff21514d8981 | 195 | #define _MSC_WRITECMD_CLEARWDATA_SHIFT 12 /**< Shift value for MSC_CLEARWDATA */ |
| AnnaBridge | 156:ff21514d8981 | 196 | #define _MSC_WRITECMD_CLEARWDATA_MASK 0x1000UL /**< Bit mask for MSC_CLEARWDATA */ |
| AnnaBridge | 156:ff21514d8981 | 197 | #define _MSC_WRITECMD_CLEARWDATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 198 | #define MSC_WRITECMD_CLEARWDATA_DEFAULT (_MSC_WRITECMD_CLEARWDATA_DEFAULT << 12) /**< Shifted mode DEFAULT for MSC_WRITECMD */ |
| AnnaBridge | 156:ff21514d8981 | 199 | |
| AnnaBridge | 156:ff21514d8981 | 200 | /* Bit fields for MSC ADDRB */ |
| AnnaBridge | 156:ff21514d8981 | 201 | #define _MSC_ADDRB_RESETVALUE 0x00000000UL /**< Default value for MSC_ADDRB */ |
| AnnaBridge | 156:ff21514d8981 | 202 | #define _MSC_ADDRB_MASK 0xFFFFFFFFUL /**< Mask for MSC_ADDRB */ |
| AnnaBridge | 156:ff21514d8981 | 203 | #define _MSC_ADDRB_ADDRB_SHIFT 0 /**< Shift value for MSC_ADDRB */ |
| AnnaBridge | 156:ff21514d8981 | 204 | #define _MSC_ADDRB_ADDRB_MASK 0xFFFFFFFFUL /**< Bit mask for MSC_ADDRB */ |
| AnnaBridge | 156:ff21514d8981 | 205 | #define _MSC_ADDRB_ADDRB_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_ADDRB */ |
| AnnaBridge | 156:ff21514d8981 | 206 | #define MSC_ADDRB_ADDRB_DEFAULT (_MSC_ADDRB_ADDRB_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_ADDRB */ |
| AnnaBridge | 156:ff21514d8981 | 207 | |
| AnnaBridge | 156:ff21514d8981 | 208 | /* Bit fields for MSC WDATA */ |
| AnnaBridge | 156:ff21514d8981 | 209 | #define _MSC_WDATA_RESETVALUE 0x00000000UL /**< Default value for MSC_WDATA */ |
| AnnaBridge | 156:ff21514d8981 | 210 | #define _MSC_WDATA_MASK 0xFFFFFFFFUL /**< Mask for MSC_WDATA */ |
| AnnaBridge | 156:ff21514d8981 | 211 | #define _MSC_WDATA_WDATA_SHIFT 0 /**< Shift value for MSC_WDATA */ |
| AnnaBridge | 156:ff21514d8981 | 212 | #define _MSC_WDATA_WDATA_MASK 0xFFFFFFFFUL /**< Bit mask for MSC_WDATA */ |
| AnnaBridge | 156:ff21514d8981 | 213 | #define _MSC_WDATA_WDATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_WDATA */ |
| AnnaBridge | 156:ff21514d8981 | 214 | #define MSC_WDATA_WDATA_DEFAULT (_MSC_WDATA_WDATA_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_WDATA */ |
| AnnaBridge | 156:ff21514d8981 | 215 | |
| AnnaBridge | 156:ff21514d8981 | 216 | /* Bit fields for MSC STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 217 | #define _MSC_STATUS_RESETVALUE 0x00000008UL /**< Default value for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 218 | #define _MSC_STATUS_MASK 0x0000007FUL /**< Mask for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 219 | #define MSC_STATUS_BUSY (0x1UL << 0) /**< Erase/Write Busy */ |
| AnnaBridge | 156:ff21514d8981 | 220 | #define _MSC_STATUS_BUSY_SHIFT 0 /**< Shift value for MSC_BUSY */ |
| AnnaBridge | 156:ff21514d8981 | 221 | #define _MSC_STATUS_BUSY_MASK 0x1UL /**< Bit mask for MSC_BUSY */ |
| AnnaBridge | 156:ff21514d8981 | 222 | #define _MSC_STATUS_BUSY_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 223 | #define MSC_STATUS_BUSY_DEFAULT (_MSC_STATUS_BUSY_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 224 | #define MSC_STATUS_LOCKED (0x1UL << 1) /**< Access Locked */ |
| AnnaBridge | 156:ff21514d8981 | 225 | #define _MSC_STATUS_LOCKED_SHIFT 1 /**< Shift value for MSC_LOCKED */ |
| AnnaBridge | 156:ff21514d8981 | 226 | #define _MSC_STATUS_LOCKED_MASK 0x2UL /**< Bit mask for MSC_LOCKED */ |
| AnnaBridge | 156:ff21514d8981 | 227 | #define _MSC_STATUS_LOCKED_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 228 | #define MSC_STATUS_LOCKED_DEFAULT (_MSC_STATUS_LOCKED_DEFAULT << 1) /**< Shifted mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 229 | #define MSC_STATUS_INVADDR (0x1UL << 2) /**< Invalid Write Address or Erase Page */ |
| AnnaBridge | 156:ff21514d8981 | 230 | #define _MSC_STATUS_INVADDR_SHIFT 2 /**< Shift value for MSC_INVADDR */ |
| AnnaBridge | 156:ff21514d8981 | 231 | #define _MSC_STATUS_INVADDR_MASK 0x4UL /**< Bit mask for MSC_INVADDR */ |
| AnnaBridge | 156:ff21514d8981 | 232 | #define _MSC_STATUS_INVADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 233 | #define MSC_STATUS_INVADDR_DEFAULT (_MSC_STATUS_INVADDR_DEFAULT << 2) /**< Shifted mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 234 | #define MSC_STATUS_WDATAREADY (0x1UL << 3) /**< WDATA Write Ready */ |
| AnnaBridge | 156:ff21514d8981 | 235 | #define _MSC_STATUS_WDATAREADY_SHIFT 3 /**< Shift value for MSC_WDATAREADY */ |
| AnnaBridge | 156:ff21514d8981 | 236 | #define _MSC_STATUS_WDATAREADY_MASK 0x8UL /**< Bit mask for MSC_WDATAREADY */ |
| AnnaBridge | 156:ff21514d8981 | 237 | #define _MSC_STATUS_WDATAREADY_DEFAULT 0x00000001UL /**< Mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 238 | #define MSC_STATUS_WDATAREADY_DEFAULT (_MSC_STATUS_WDATAREADY_DEFAULT << 3) /**< Shifted mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 239 | #define MSC_STATUS_WORDTIMEOUT (0x1UL << 4) /**< Flash Write Word Timeout */ |
| AnnaBridge | 156:ff21514d8981 | 240 | #define _MSC_STATUS_WORDTIMEOUT_SHIFT 4 /**< Shift value for MSC_WORDTIMEOUT */ |
| AnnaBridge | 156:ff21514d8981 | 241 | #define _MSC_STATUS_WORDTIMEOUT_MASK 0x10UL /**< Bit mask for MSC_WORDTIMEOUT */ |
| AnnaBridge | 156:ff21514d8981 | 242 | #define _MSC_STATUS_WORDTIMEOUT_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 243 | #define MSC_STATUS_WORDTIMEOUT_DEFAULT (_MSC_STATUS_WORDTIMEOUT_DEFAULT << 4) /**< Shifted mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 244 | #define MSC_STATUS_ERASEABORTED (0x1UL << 5) /**< The Current Flash Erase Operation Aborted */ |
| AnnaBridge | 156:ff21514d8981 | 245 | #define _MSC_STATUS_ERASEABORTED_SHIFT 5 /**< Shift value for MSC_ERASEABORTED */ |
| AnnaBridge | 156:ff21514d8981 | 246 | #define _MSC_STATUS_ERASEABORTED_MASK 0x20UL /**< Bit mask for MSC_ERASEABORTED */ |
| AnnaBridge | 156:ff21514d8981 | 247 | #define _MSC_STATUS_ERASEABORTED_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 248 | #define MSC_STATUS_ERASEABORTED_DEFAULT (_MSC_STATUS_ERASEABORTED_DEFAULT << 5) /**< Shifted mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 249 | #define MSC_STATUS_PCRUNNING (0x1UL << 6) /**< Performance Counters Running */ |
| AnnaBridge | 156:ff21514d8981 | 250 | #define _MSC_STATUS_PCRUNNING_SHIFT 6 /**< Shift value for MSC_PCRUNNING */ |
| AnnaBridge | 156:ff21514d8981 | 251 | #define _MSC_STATUS_PCRUNNING_MASK 0x40UL /**< Bit mask for MSC_PCRUNNING */ |
| AnnaBridge | 156:ff21514d8981 | 252 | #define _MSC_STATUS_PCRUNNING_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 253 | #define MSC_STATUS_PCRUNNING_DEFAULT (_MSC_STATUS_PCRUNNING_DEFAULT << 6) /**< Shifted mode DEFAULT for MSC_STATUS */ |
| AnnaBridge | 156:ff21514d8981 | 254 | |
| AnnaBridge | 156:ff21514d8981 | 255 | /* Bit fields for MSC IF */ |
| AnnaBridge | 156:ff21514d8981 | 256 | #define _MSC_IF_RESETVALUE 0x00000000UL /**< Default value for MSC_IF */ |
| AnnaBridge | 156:ff21514d8981 | 257 | #define _MSC_IF_MASK 0x0000000FUL /**< Mask for MSC_IF */ |
| AnnaBridge | 156:ff21514d8981 | 258 | #define MSC_IF_ERASE (0x1UL << 0) /**< Erase Done Interrupt Read Flag */ |
| AnnaBridge | 156:ff21514d8981 | 259 | #define _MSC_IF_ERASE_SHIFT 0 /**< Shift value for MSC_ERASE */ |
| AnnaBridge | 156:ff21514d8981 | 260 | #define _MSC_IF_ERASE_MASK 0x1UL /**< Bit mask for MSC_ERASE */ |
| AnnaBridge | 156:ff21514d8981 | 261 | #define _MSC_IF_ERASE_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IF */ |
| AnnaBridge | 156:ff21514d8981 | 262 | #define MSC_IF_ERASE_DEFAULT (_MSC_IF_ERASE_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_IF */ |
| AnnaBridge | 156:ff21514d8981 | 263 | #define MSC_IF_WRITE (0x1UL << 1) /**< Write Done Interrupt Read Flag */ |
| AnnaBridge | 156:ff21514d8981 | 264 | #define _MSC_IF_WRITE_SHIFT 1 /**< Shift value for MSC_WRITE */ |
| AnnaBridge | 156:ff21514d8981 | 265 | #define _MSC_IF_WRITE_MASK 0x2UL /**< Bit mask for MSC_WRITE */ |
| AnnaBridge | 156:ff21514d8981 | 266 | #define _MSC_IF_WRITE_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IF */ |
| AnnaBridge | 156:ff21514d8981 | 267 | #define MSC_IF_WRITE_DEFAULT (_MSC_IF_WRITE_DEFAULT << 1) /**< Shifted mode DEFAULT for MSC_IF */ |
| AnnaBridge | 156:ff21514d8981 | 268 | #define MSC_IF_CHOF (0x1UL << 2) /**< Cache Hits Overflow Interrupt Flag */ |
| AnnaBridge | 156:ff21514d8981 | 269 | #define _MSC_IF_CHOF_SHIFT 2 /**< Shift value for MSC_CHOF */ |
| AnnaBridge | 156:ff21514d8981 | 270 | #define _MSC_IF_CHOF_MASK 0x4UL /**< Bit mask for MSC_CHOF */ |
| AnnaBridge | 156:ff21514d8981 | 271 | #define _MSC_IF_CHOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IF */ |
| AnnaBridge | 156:ff21514d8981 | 272 | #define MSC_IF_CHOF_DEFAULT (_MSC_IF_CHOF_DEFAULT << 2) /**< Shifted mode DEFAULT for MSC_IF */ |
| AnnaBridge | 156:ff21514d8981 | 273 | #define MSC_IF_CMOF (0x1UL << 3) /**< Cache Misses Overflow Interrupt Flag */ |
| AnnaBridge | 156:ff21514d8981 | 274 | #define _MSC_IF_CMOF_SHIFT 3 /**< Shift value for MSC_CMOF */ |
| AnnaBridge | 156:ff21514d8981 | 275 | #define _MSC_IF_CMOF_MASK 0x8UL /**< Bit mask for MSC_CMOF */ |
| AnnaBridge | 156:ff21514d8981 | 276 | #define _MSC_IF_CMOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IF */ |
| AnnaBridge | 156:ff21514d8981 | 277 | #define MSC_IF_CMOF_DEFAULT (_MSC_IF_CMOF_DEFAULT << 3) /**< Shifted mode DEFAULT for MSC_IF */ |
| AnnaBridge | 156:ff21514d8981 | 278 | |
| AnnaBridge | 156:ff21514d8981 | 279 | /* Bit fields for MSC IFS */ |
| AnnaBridge | 156:ff21514d8981 | 280 | #define _MSC_IFS_RESETVALUE 0x00000000UL /**< Default value for MSC_IFS */ |
| AnnaBridge | 156:ff21514d8981 | 281 | #define _MSC_IFS_MASK 0x0000000FUL /**< Mask for MSC_IFS */ |
| AnnaBridge | 156:ff21514d8981 | 282 | #define MSC_IFS_ERASE (0x1UL << 0) /**< Erase Done Interrupt Set */ |
| AnnaBridge | 156:ff21514d8981 | 283 | #define _MSC_IFS_ERASE_SHIFT 0 /**< Shift value for MSC_ERASE */ |
| AnnaBridge | 156:ff21514d8981 | 284 | #define _MSC_IFS_ERASE_MASK 0x1UL /**< Bit mask for MSC_ERASE */ |
| AnnaBridge | 156:ff21514d8981 | 285 | #define _MSC_IFS_ERASE_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IFS */ |
| AnnaBridge | 156:ff21514d8981 | 286 | #define MSC_IFS_ERASE_DEFAULT (_MSC_IFS_ERASE_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_IFS */ |
| AnnaBridge | 156:ff21514d8981 | 287 | #define MSC_IFS_WRITE (0x1UL << 1) /**< Write Done Interrupt Set */ |
| AnnaBridge | 156:ff21514d8981 | 288 | #define _MSC_IFS_WRITE_SHIFT 1 /**< Shift value for MSC_WRITE */ |
| AnnaBridge | 156:ff21514d8981 | 289 | #define _MSC_IFS_WRITE_MASK 0x2UL /**< Bit mask for MSC_WRITE */ |
| AnnaBridge | 156:ff21514d8981 | 290 | #define _MSC_IFS_WRITE_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IFS */ |
| AnnaBridge | 156:ff21514d8981 | 291 | #define MSC_IFS_WRITE_DEFAULT (_MSC_IFS_WRITE_DEFAULT << 1) /**< Shifted mode DEFAULT for MSC_IFS */ |
| AnnaBridge | 156:ff21514d8981 | 292 | #define MSC_IFS_CHOF (0x1UL << 2) /**< Cache Hits Overflow Interrupt Set */ |
| AnnaBridge | 156:ff21514d8981 | 293 | #define _MSC_IFS_CHOF_SHIFT 2 /**< Shift value for MSC_CHOF */ |
| AnnaBridge | 156:ff21514d8981 | 294 | #define _MSC_IFS_CHOF_MASK 0x4UL /**< Bit mask for MSC_CHOF */ |
| AnnaBridge | 156:ff21514d8981 | 295 | #define _MSC_IFS_CHOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IFS */ |
| AnnaBridge | 156:ff21514d8981 | 296 | #define MSC_IFS_CHOF_DEFAULT (_MSC_IFS_CHOF_DEFAULT << 2) /**< Shifted mode DEFAULT for MSC_IFS */ |
| AnnaBridge | 156:ff21514d8981 | 297 | #define MSC_IFS_CMOF (0x1UL << 3) /**< Cache Misses Overflow Interrupt Set */ |
| AnnaBridge | 156:ff21514d8981 | 298 | #define _MSC_IFS_CMOF_SHIFT 3 /**< Shift value for MSC_CMOF */ |
| AnnaBridge | 156:ff21514d8981 | 299 | #define _MSC_IFS_CMOF_MASK 0x8UL /**< Bit mask for MSC_CMOF */ |
| AnnaBridge | 156:ff21514d8981 | 300 | #define _MSC_IFS_CMOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IFS */ |
| AnnaBridge | 156:ff21514d8981 | 301 | #define MSC_IFS_CMOF_DEFAULT (_MSC_IFS_CMOF_DEFAULT << 3) /**< Shifted mode DEFAULT for MSC_IFS */ |
| AnnaBridge | 156:ff21514d8981 | 302 | |
| AnnaBridge | 156:ff21514d8981 | 303 | /* Bit fields for MSC IFC */ |
| AnnaBridge | 156:ff21514d8981 | 304 | #define _MSC_IFC_RESETVALUE 0x00000000UL /**< Default value for MSC_IFC */ |
| AnnaBridge | 156:ff21514d8981 | 305 | #define _MSC_IFC_MASK 0x0000000FUL /**< Mask for MSC_IFC */ |
| AnnaBridge | 156:ff21514d8981 | 306 | #define MSC_IFC_ERASE (0x1UL << 0) /**< Erase Done Interrupt Clear */ |
| AnnaBridge | 156:ff21514d8981 | 307 | #define _MSC_IFC_ERASE_SHIFT 0 /**< Shift value for MSC_ERASE */ |
| AnnaBridge | 156:ff21514d8981 | 308 | #define _MSC_IFC_ERASE_MASK 0x1UL /**< Bit mask for MSC_ERASE */ |
| AnnaBridge | 156:ff21514d8981 | 309 | #define _MSC_IFC_ERASE_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IFC */ |
| AnnaBridge | 156:ff21514d8981 | 310 | #define MSC_IFC_ERASE_DEFAULT (_MSC_IFC_ERASE_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_IFC */ |
| AnnaBridge | 156:ff21514d8981 | 311 | #define MSC_IFC_WRITE (0x1UL << 1) /**< Write Done Interrupt Clear */ |
| AnnaBridge | 156:ff21514d8981 | 312 | #define _MSC_IFC_WRITE_SHIFT 1 /**< Shift value for MSC_WRITE */ |
| AnnaBridge | 156:ff21514d8981 | 313 | #define _MSC_IFC_WRITE_MASK 0x2UL /**< Bit mask for MSC_WRITE */ |
| AnnaBridge | 156:ff21514d8981 | 314 | #define _MSC_IFC_WRITE_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IFC */ |
| AnnaBridge | 156:ff21514d8981 | 315 | #define MSC_IFC_WRITE_DEFAULT (_MSC_IFC_WRITE_DEFAULT << 1) /**< Shifted mode DEFAULT for MSC_IFC */ |
| AnnaBridge | 156:ff21514d8981 | 316 | #define MSC_IFC_CHOF (0x1UL << 2) /**< Cache Hits Overflow Interrupt Clear */ |
| AnnaBridge | 156:ff21514d8981 | 317 | #define _MSC_IFC_CHOF_SHIFT 2 /**< Shift value for MSC_CHOF */ |
| AnnaBridge | 156:ff21514d8981 | 318 | #define _MSC_IFC_CHOF_MASK 0x4UL /**< Bit mask for MSC_CHOF */ |
| AnnaBridge | 156:ff21514d8981 | 319 | #define _MSC_IFC_CHOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IFC */ |
| AnnaBridge | 156:ff21514d8981 | 320 | #define MSC_IFC_CHOF_DEFAULT (_MSC_IFC_CHOF_DEFAULT << 2) /**< Shifted mode DEFAULT for MSC_IFC */ |
| AnnaBridge | 156:ff21514d8981 | 321 | #define MSC_IFC_CMOF (0x1UL << 3) /**< Cache Misses Overflow Interrupt Clear */ |
| AnnaBridge | 156:ff21514d8981 | 322 | #define _MSC_IFC_CMOF_SHIFT 3 /**< Shift value for MSC_CMOF */ |
| AnnaBridge | 156:ff21514d8981 | 323 | #define _MSC_IFC_CMOF_MASK 0x8UL /**< Bit mask for MSC_CMOF */ |
| AnnaBridge | 156:ff21514d8981 | 324 | #define _MSC_IFC_CMOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IFC */ |
| AnnaBridge | 156:ff21514d8981 | 325 | #define MSC_IFC_CMOF_DEFAULT (_MSC_IFC_CMOF_DEFAULT << 3) /**< Shifted mode DEFAULT for MSC_IFC */ |
| AnnaBridge | 156:ff21514d8981 | 326 | |
| AnnaBridge | 156:ff21514d8981 | 327 | /* Bit fields for MSC IEN */ |
| AnnaBridge | 156:ff21514d8981 | 328 | #define _MSC_IEN_RESETVALUE 0x00000000UL /**< Default value for MSC_IEN */ |
| AnnaBridge | 156:ff21514d8981 | 329 | #define _MSC_IEN_MASK 0x0000000FUL /**< Mask for MSC_IEN */ |
| AnnaBridge | 156:ff21514d8981 | 330 | #define MSC_IEN_ERASE (0x1UL << 0) /**< Erase Done Interrupt Enable */ |
| AnnaBridge | 156:ff21514d8981 | 331 | #define _MSC_IEN_ERASE_SHIFT 0 /**< Shift value for MSC_ERASE */ |
| AnnaBridge | 156:ff21514d8981 | 332 | #define _MSC_IEN_ERASE_MASK 0x1UL /**< Bit mask for MSC_ERASE */ |
| AnnaBridge | 156:ff21514d8981 | 333 | #define _MSC_IEN_ERASE_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IEN */ |
| AnnaBridge | 156:ff21514d8981 | 334 | #define MSC_IEN_ERASE_DEFAULT (_MSC_IEN_ERASE_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_IEN */ |
| AnnaBridge | 156:ff21514d8981 | 335 | #define MSC_IEN_WRITE (0x1UL << 1) /**< Write Done Interrupt Enable */ |
| AnnaBridge | 156:ff21514d8981 | 336 | #define _MSC_IEN_WRITE_SHIFT 1 /**< Shift value for MSC_WRITE */ |
| AnnaBridge | 156:ff21514d8981 | 337 | #define _MSC_IEN_WRITE_MASK 0x2UL /**< Bit mask for MSC_WRITE */ |
| AnnaBridge | 156:ff21514d8981 | 338 | #define _MSC_IEN_WRITE_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IEN */ |
| AnnaBridge | 156:ff21514d8981 | 339 | #define MSC_IEN_WRITE_DEFAULT (_MSC_IEN_WRITE_DEFAULT << 1) /**< Shifted mode DEFAULT for MSC_IEN */ |
| AnnaBridge | 156:ff21514d8981 | 340 | #define MSC_IEN_CHOF (0x1UL << 2) /**< Cache Hits Overflow Interrupt Enable */ |
| AnnaBridge | 156:ff21514d8981 | 341 | #define _MSC_IEN_CHOF_SHIFT 2 /**< Shift value for MSC_CHOF */ |
| AnnaBridge | 156:ff21514d8981 | 342 | #define _MSC_IEN_CHOF_MASK 0x4UL /**< Bit mask for MSC_CHOF */ |
| AnnaBridge | 156:ff21514d8981 | 343 | #define _MSC_IEN_CHOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IEN */ |
| AnnaBridge | 156:ff21514d8981 | 344 | #define MSC_IEN_CHOF_DEFAULT (_MSC_IEN_CHOF_DEFAULT << 2) /**< Shifted mode DEFAULT for MSC_IEN */ |
| AnnaBridge | 156:ff21514d8981 | 345 | #define MSC_IEN_CMOF (0x1UL << 3) /**< Cache Misses Overflow Interrupt Enable */ |
| AnnaBridge | 156:ff21514d8981 | 346 | #define _MSC_IEN_CMOF_SHIFT 3 /**< Shift value for MSC_CMOF */ |
| AnnaBridge | 156:ff21514d8981 | 347 | #define _MSC_IEN_CMOF_MASK 0x8UL /**< Bit mask for MSC_CMOF */ |
| AnnaBridge | 156:ff21514d8981 | 348 | #define _MSC_IEN_CMOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_IEN */ |
| AnnaBridge | 156:ff21514d8981 | 349 | #define MSC_IEN_CMOF_DEFAULT (_MSC_IEN_CMOF_DEFAULT << 3) /**< Shifted mode DEFAULT for MSC_IEN */ |
| AnnaBridge | 156:ff21514d8981 | 350 | |
| AnnaBridge | 156:ff21514d8981 | 351 | /* Bit fields for MSC LOCK */ |
| AnnaBridge | 156:ff21514d8981 | 352 | #define _MSC_LOCK_RESETVALUE 0x00000000UL /**< Default value for MSC_LOCK */ |
| AnnaBridge | 156:ff21514d8981 | 353 | #define _MSC_LOCK_MASK 0x0000FFFFUL /**< Mask for MSC_LOCK */ |
| AnnaBridge | 156:ff21514d8981 | 354 | #define _MSC_LOCK_LOCKKEY_SHIFT 0 /**< Shift value for MSC_LOCKKEY */ |
| AnnaBridge | 156:ff21514d8981 | 355 | #define _MSC_LOCK_LOCKKEY_MASK 0xFFFFUL /**< Bit mask for MSC_LOCKKEY */ |
| AnnaBridge | 156:ff21514d8981 | 356 | #define _MSC_LOCK_LOCKKEY_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_LOCK */ |
| AnnaBridge | 156:ff21514d8981 | 357 | #define _MSC_LOCK_LOCKKEY_LOCK 0x00000000UL /**< Mode LOCK for MSC_LOCK */ |
| AnnaBridge | 156:ff21514d8981 | 358 | #define _MSC_LOCK_LOCKKEY_UNLOCKED 0x00000000UL /**< Mode UNLOCKED for MSC_LOCK */ |
| AnnaBridge | 156:ff21514d8981 | 359 | #define _MSC_LOCK_LOCKKEY_LOCKED 0x00000001UL /**< Mode LOCKED for MSC_LOCK */ |
| AnnaBridge | 156:ff21514d8981 | 360 | #define _MSC_LOCK_LOCKKEY_UNLOCK 0x00001B71UL /**< Mode UNLOCK for MSC_LOCK */ |
| AnnaBridge | 156:ff21514d8981 | 361 | #define MSC_LOCK_LOCKKEY_DEFAULT (_MSC_LOCK_LOCKKEY_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_LOCK */ |
| AnnaBridge | 156:ff21514d8981 | 362 | #define MSC_LOCK_LOCKKEY_LOCK (_MSC_LOCK_LOCKKEY_LOCK << 0) /**< Shifted mode LOCK for MSC_LOCK */ |
| AnnaBridge | 156:ff21514d8981 | 363 | #define MSC_LOCK_LOCKKEY_UNLOCKED (_MSC_LOCK_LOCKKEY_UNLOCKED << 0) /**< Shifted mode UNLOCKED for MSC_LOCK */ |
| AnnaBridge | 156:ff21514d8981 | 364 | #define MSC_LOCK_LOCKKEY_LOCKED (_MSC_LOCK_LOCKKEY_LOCKED << 0) /**< Shifted mode LOCKED for MSC_LOCK */ |
| AnnaBridge | 156:ff21514d8981 | 365 | #define MSC_LOCK_LOCKKEY_UNLOCK (_MSC_LOCK_LOCKKEY_UNLOCK << 0) /**< Shifted mode UNLOCK for MSC_LOCK */ |
| AnnaBridge | 156:ff21514d8981 | 366 | |
| AnnaBridge | 156:ff21514d8981 | 367 | /* Bit fields for MSC CMD */ |
| AnnaBridge | 156:ff21514d8981 | 368 | #define _MSC_CMD_RESETVALUE 0x00000000UL /**< Default value for MSC_CMD */ |
| AnnaBridge | 156:ff21514d8981 | 369 | #define _MSC_CMD_MASK 0x00000007UL /**< Mask for MSC_CMD */ |
| AnnaBridge | 156:ff21514d8981 | 370 | #define MSC_CMD_INVCACHE (0x1UL << 0) /**< Invalidate Instruction Cache */ |
| AnnaBridge | 156:ff21514d8981 | 371 | #define _MSC_CMD_INVCACHE_SHIFT 0 /**< Shift value for MSC_INVCACHE */ |
| AnnaBridge | 156:ff21514d8981 | 372 | #define _MSC_CMD_INVCACHE_MASK 0x1UL /**< Bit mask for MSC_INVCACHE */ |
| AnnaBridge | 156:ff21514d8981 | 373 | #define _MSC_CMD_INVCACHE_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_CMD */ |
| AnnaBridge | 156:ff21514d8981 | 374 | #define MSC_CMD_INVCACHE_DEFAULT (_MSC_CMD_INVCACHE_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_CMD */ |
| AnnaBridge | 156:ff21514d8981 | 375 | #define MSC_CMD_STARTPC (0x1UL << 1) /**< Start Performance Counters */ |
| AnnaBridge | 156:ff21514d8981 | 376 | #define _MSC_CMD_STARTPC_SHIFT 1 /**< Shift value for MSC_STARTPC */ |
| AnnaBridge | 156:ff21514d8981 | 377 | #define _MSC_CMD_STARTPC_MASK 0x2UL /**< Bit mask for MSC_STARTPC */ |
| AnnaBridge | 156:ff21514d8981 | 378 | #define _MSC_CMD_STARTPC_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_CMD */ |
| AnnaBridge | 156:ff21514d8981 | 379 | #define MSC_CMD_STARTPC_DEFAULT (_MSC_CMD_STARTPC_DEFAULT << 1) /**< Shifted mode DEFAULT for MSC_CMD */ |
| AnnaBridge | 156:ff21514d8981 | 380 | #define MSC_CMD_STOPPC (0x1UL << 2) /**< Stop Performance Counters */ |
| AnnaBridge | 156:ff21514d8981 | 381 | #define _MSC_CMD_STOPPC_SHIFT 2 /**< Shift value for MSC_STOPPC */ |
| AnnaBridge | 156:ff21514d8981 | 382 | #define _MSC_CMD_STOPPC_MASK 0x4UL /**< Bit mask for MSC_STOPPC */ |
| AnnaBridge | 156:ff21514d8981 | 383 | #define _MSC_CMD_STOPPC_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_CMD */ |
| AnnaBridge | 156:ff21514d8981 | 384 | #define MSC_CMD_STOPPC_DEFAULT (_MSC_CMD_STOPPC_DEFAULT << 2) /**< Shifted mode DEFAULT for MSC_CMD */ |
| AnnaBridge | 156:ff21514d8981 | 385 | |
| AnnaBridge | 156:ff21514d8981 | 386 | /* Bit fields for MSC CACHEHITS */ |
| AnnaBridge | 156:ff21514d8981 | 387 | #define _MSC_CACHEHITS_RESETVALUE 0x00000000UL /**< Default value for MSC_CACHEHITS */ |
| AnnaBridge | 156:ff21514d8981 | 388 | #define _MSC_CACHEHITS_MASK 0x000FFFFFUL /**< Mask for MSC_CACHEHITS */ |
| AnnaBridge | 156:ff21514d8981 | 389 | #define _MSC_CACHEHITS_CACHEHITS_SHIFT 0 /**< Shift value for MSC_CACHEHITS */ |
| AnnaBridge | 156:ff21514d8981 | 390 | #define _MSC_CACHEHITS_CACHEHITS_MASK 0xFFFFFUL /**< Bit mask for MSC_CACHEHITS */ |
| AnnaBridge | 156:ff21514d8981 | 391 | #define _MSC_CACHEHITS_CACHEHITS_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_CACHEHITS */ |
| AnnaBridge | 156:ff21514d8981 | 392 | #define MSC_CACHEHITS_CACHEHITS_DEFAULT (_MSC_CACHEHITS_CACHEHITS_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_CACHEHITS */ |
| AnnaBridge | 156:ff21514d8981 | 393 | |
| AnnaBridge | 156:ff21514d8981 | 394 | /* Bit fields for MSC CACHEMISSES */ |
| AnnaBridge | 156:ff21514d8981 | 395 | #define _MSC_CACHEMISSES_RESETVALUE 0x00000000UL /**< Default value for MSC_CACHEMISSES */ |
| AnnaBridge | 156:ff21514d8981 | 396 | #define _MSC_CACHEMISSES_MASK 0x000FFFFFUL /**< Mask for MSC_CACHEMISSES */ |
| AnnaBridge | 156:ff21514d8981 | 397 | #define _MSC_CACHEMISSES_CACHEMISSES_SHIFT 0 /**< Shift value for MSC_CACHEMISSES */ |
| AnnaBridge | 156:ff21514d8981 | 398 | #define _MSC_CACHEMISSES_CACHEMISSES_MASK 0xFFFFFUL /**< Bit mask for MSC_CACHEMISSES */ |
| AnnaBridge | 156:ff21514d8981 | 399 | #define _MSC_CACHEMISSES_CACHEMISSES_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_CACHEMISSES */ |
| AnnaBridge | 156:ff21514d8981 | 400 | #define MSC_CACHEMISSES_CACHEMISSES_DEFAULT (_MSC_CACHEMISSES_CACHEMISSES_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_CACHEMISSES */ |
| AnnaBridge | 156:ff21514d8981 | 401 | |
| AnnaBridge | 156:ff21514d8981 | 402 | /* Bit fields for MSC TIMEBASE */ |
| AnnaBridge | 156:ff21514d8981 | 403 | #define _MSC_TIMEBASE_RESETVALUE 0x00000010UL /**< Default value for MSC_TIMEBASE */ |
| AnnaBridge | 156:ff21514d8981 | 404 | #define _MSC_TIMEBASE_MASK 0x0001003FUL /**< Mask for MSC_TIMEBASE */ |
| AnnaBridge | 156:ff21514d8981 | 405 | #define _MSC_TIMEBASE_BASE_SHIFT 0 /**< Shift value for MSC_BASE */ |
| AnnaBridge | 156:ff21514d8981 | 406 | #define _MSC_TIMEBASE_BASE_MASK 0x3FUL /**< Bit mask for MSC_BASE */ |
| AnnaBridge | 156:ff21514d8981 | 407 | #define _MSC_TIMEBASE_BASE_DEFAULT 0x00000010UL /**< Mode DEFAULT for MSC_TIMEBASE */ |
| AnnaBridge | 156:ff21514d8981 | 408 | #define MSC_TIMEBASE_BASE_DEFAULT (_MSC_TIMEBASE_BASE_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_TIMEBASE */ |
| AnnaBridge | 156:ff21514d8981 | 409 | #define MSC_TIMEBASE_PERIOD (0x1UL << 16) /**< Sets the timebase period */ |
| AnnaBridge | 156:ff21514d8981 | 410 | #define _MSC_TIMEBASE_PERIOD_SHIFT 16 /**< Shift value for MSC_PERIOD */ |
| AnnaBridge | 156:ff21514d8981 | 411 | #define _MSC_TIMEBASE_PERIOD_MASK 0x10000UL /**< Bit mask for MSC_PERIOD */ |
| AnnaBridge | 156:ff21514d8981 | 412 | #define _MSC_TIMEBASE_PERIOD_DEFAULT 0x00000000UL /**< Mode DEFAULT for MSC_TIMEBASE */ |
| AnnaBridge | 156:ff21514d8981 | 413 | #define _MSC_TIMEBASE_PERIOD_1US 0x00000000UL /**< Mode 1US for MSC_TIMEBASE */ |
| AnnaBridge | 156:ff21514d8981 | 414 | #define _MSC_TIMEBASE_PERIOD_5US 0x00000001UL /**< Mode 5US for MSC_TIMEBASE */ |
| AnnaBridge | 156:ff21514d8981 | 415 | #define MSC_TIMEBASE_PERIOD_DEFAULT (_MSC_TIMEBASE_PERIOD_DEFAULT << 16) /**< Shifted mode DEFAULT for MSC_TIMEBASE */ |
| AnnaBridge | 156:ff21514d8981 | 416 | #define MSC_TIMEBASE_PERIOD_1US (_MSC_TIMEBASE_PERIOD_1US << 16) /**< Shifted mode 1US for MSC_TIMEBASE */ |
| AnnaBridge | 156:ff21514d8981 | 417 | #define MSC_TIMEBASE_PERIOD_5US (_MSC_TIMEBASE_PERIOD_5US << 16) /**< Shifted mode 5US for MSC_TIMEBASE */ |
| AnnaBridge | 156:ff21514d8981 | 418 | |
| AnnaBridge | 156:ff21514d8981 | 419 | /* Bit fields for MSC MASSLOCK */ |
| AnnaBridge | 156:ff21514d8981 | 420 | #define _MSC_MASSLOCK_RESETVALUE 0x00000001UL /**< Default value for MSC_MASSLOCK */ |
| AnnaBridge | 156:ff21514d8981 | 421 | #define _MSC_MASSLOCK_MASK 0x0000FFFFUL /**< Mask for MSC_MASSLOCK */ |
| AnnaBridge | 156:ff21514d8981 | 422 | #define _MSC_MASSLOCK_LOCKKEY_SHIFT 0 /**< Shift value for MSC_LOCKKEY */ |
| AnnaBridge | 156:ff21514d8981 | 423 | #define _MSC_MASSLOCK_LOCKKEY_MASK 0xFFFFUL /**< Bit mask for MSC_LOCKKEY */ |
| AnnaBridge | 156:ff21514d8981 | 424 | #define _MSC_MASSLOCK_LOCKKEY_LOCK 0x00000000UL /**< Mode LOCK for MSC_MASSLOCK */ |
| AnnaBridge | 156:ff21514d8981 | 425 | #define _MSC_MASSLOCK_LOCKKEY_UNLOCKED 0x00000000UL /**< Mode UNLOCKED for MSC_MASSLOCK */ |
| AnnaBridge | 156:ff21514d8981 | 426 | #define _MSC_MASSLOCK_LOCKKEY_DEFAULT 0x00000001UL /**< Mode DEFAULT for MSC_MASSLOCK */ |
| AnnaBridge | 156:ff21514d8981 | 427 | #define _MSC_MASSLOCK_LOCKKEY_LOCKED 0x00000001UL /**< Mode LOCKED for MSC_MASSLOCK */ |
| AnnaBridge | 156:ff21514d8981 | 428 | #define _MSC_MASSLOCK_LOCKKEY_UNLOCK 0x0000631AUL /**< Mode UNLOCK for MSC_MASSLOCK */ |
| AnnaBridge | 156:ff21514d8981 | 429 | #define MSC_MASSLOCK_LOCKKEY_LOCK (_MSC_MASSLOCK_LOCKKEY_LOCK << 0) /**< Shifted mode LOCK for MSC_MASSLOCK */ |
| AnnaBridge | 156:ff21514d8981 | 430 | #define MSC_MASSLOCK_LOCKKEY_UNLOCKED (_MSC_MASSLOCK_LOCKKEY_UNLOCKED << 0) /**< Shifted mode UNLOCKED for MSC_MASSLOCK */ |
| AnnaBridge | 156:ff21514d8981 | 431 | #define MSC_MASSLOCK_LOCKKEY_DEFAULT (_MSC_MASSLOCK_LOCKKEY_DEFAULT << 0) /**< Shifted mode DEFAULT for MSC_MASSLOCK */ |
| AnnaBridge | 156:ff21514d8981 | 432 | #define MSC_MASSLOCK_LOCKKEY_LOCKED (_MSC_MASSLOCK_LOCKKEY_LOCKED << 0) /**< Shifted mode LOCKED for MSC_MASSLOCK */ |
| AnnaBridge | 156:ff21514d8981 | 433 | #define MSC_MASSLOCK_LOCKKEY_UNLOCK (_MSC_MASSLOCK_LOCKKEY_UNLOCK << 0) /**< Shifted mode UNLOCK for MSC_MASSLOCK */ |
| AnnaBridge | 156:ff21514d8981 | 434 | |
| AnnaBridge | 156:ff21514d8981 | 435 | /** @} End of group EFM32LG_MSC */ |
| AnnaBridge | 156:ff21514d8981 | 436 | /** @} End of group Parts */ |
| AnnaBridge | 156:ff21514d8981 | 437 |
