mbed - The official Mbed 2 C/C++ SDK provides the softwa…

Users » mbed_official » Code » mbed

mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_B96B_F446VE/TARGET_STM/TARGET_STM32F4/device/stm32f4xx_ll_fmc.h@156:ff21514d8981, 2017-11-08 (annotated)

Committer:: AnnaBridge
Date:: Wed Nov 08 17:18:06 2017 +0000
Revision:: 156:ff21514d8981
Child:: 163:e59c8e839560

Reverting back to release 154 of the mbed library

Who changed what in which revision?

User	Revision	Line number	New contents of line
AnnaBridge	156:ff21514d8981	1	/**
AnnaBridge	156:ff21514d8981	2	******************************************************************************
AnnaBridge	156:ff21514d8981	3	* @file stm32f4xx_ll_fmc.h
AnnaBridge	156:ff21514d8981	4	* @author MCD Application Team
AnnaBridge	156:ff21514d8981	5	* @version V1.7.1
AnnaBridge	156:ff21514d8981	6	* @date 14-April-2017
AnnaBridge	156:ff21514d8981	7	* @brief Header file of FMC HAL module.
AnnaBridge	156:ff21514d8981	8	******************************************************************************
AnnaBridge	156:ff21514d8981	9	* @attention
AnnaBridge	156:ff21514d8981	10	*
AnnaBridge	156:ff21514d8981	11	* <h2><center>© COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
AnnaBridge	156:ff21514d8981	12	*
AnnaBridge	156:ff21514d8981	13	* Redistribution and use in source and binary forms, with or without modification,
AnnaBridge	156:ff21514d8981	14	* are permitted provided that the following conditions are met:
AnnaBridge	156:ff21514d8981	15	* 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge	156:ff21514d8981	16	* this list of conditions and the following disclaimer.
AnnaBridge	156:ff21514d8981	17	* 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge	156:ff21514d8981	18	* this list of conditions and the following disclaimer in the documentation
AnnaBridge	156:ff21514d8981	19	* and/or other materials provided with the distribution.
AnnaBridge	156:ff21514d8981	20	* 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge	156:ff21514d8981	21	* may be used to endorse or promote products derived from this software
AnnaBridge	156:ff21514d8981	22	* without specific prior written permission.
AnnaBridge	156:ff21514d8981	23	*
AnnaBridge	156:ff21514d8981	24	* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge	156:ff21514d8981	25	* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge	156:ff21514d8981	26	* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge	156:ff21514d8981	27	* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge	156:ff21514d8981	28	* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge	156:ff21514d8981	29	* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge	156:ff21514d8981	30	* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge	156:ff21514d8981	31	* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge	156:ff21514d8981	32	* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge	156:ff21514d8981	33	* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge	156:ff21514d8981	34	*
AnnaBridge	156:ff21514d8981	35	******************************************************************************
AnnaBridge	156:ff21514d8981	36	*/
AnnaBridge	156:ff21514d8981	37
AnnaBridge	156:ff21514d8981	38	/* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge	156:ff21514d8981	39	#ifndef __STM32F4xx_LL_FMC_H
AnnaBridge	156:ff21514d8981	40	#define __STM32F4xx_LL_FMC_H
AnnaBridge	156:ff21514d8981	41
AnnaBridge	156:ff21514d8981	42	#ifdef __cplusplus
AnnaBridge	156:ff21514d8981	43	extern "C" {
AnnaBridge	156:ff21514d8981	44	#endif
AnnaBridge	156:ff21514d8981	45
AnnaBridge	156:ff21514d8981	46	/* Includes ------------------------------------------------------------------*/
AnnaBridge	156:ff21514d8981	47	#include "stm32f4xx_hal_def.h"
AnnaBridge	156:ff21514d8981	48
AnnaBridge	156:ff21514d8981	49	/** @addtogroup STM32F4xx_HAL_Driver
AnnaBridge	156:ff21514d8981	50	* @{
AnnaBridge	156:ff21514d8981	51	*/
AnnaBridge	156:ff21514d8981	52
AnnaBridge	156:ff21514d8981	53	/** @addtogroup FMC_LL
AnnaBridge	156:ff21514d8981	54	* @{
AnnaBridge	156:ff21514d8981	55	*/
AnnaBridge	156:ff21514d8981	56	#if defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx) \|\|\
AnnaBridge	156:ff21514d8981	57	defined(STM32F446xx) \|\| defined(STM32F469xx) \|\| defined(STM32F479xx)
AnnaBridge	156:ff21514d8981	58	/* Private types -------------------------------------------------------------*/
AnnaBridge	156:ff21514d8981	59	/** @defgroup FMC_LL_Private_Types FMC Private Types
AnnaBridge	156:ff21514d8981	60	* @{
AnnaBridge	156:ff21514d8981	61	*/
AnnaBridge	156:ff21514d8981	62
AnnaBridge	156:ff21514d8981	63	/**
AnnaBridge	156:ff21514d8981	64	* @brief FMC NORSRAM Configuration Structure definition
AnnaBridge	156:ff21514d8981	65	*/
AnnaBridge	156:ff21514d8981	66	typedef struct
AnnaBridge	156:ff21514d8981	67	{
AnnaBridge	156:ff21514d8981	68	uint32_t NSBank; /*!< Specifies the NORSRAM memory device that will be used.
AnnaBridge	156:ff21514d8981	69	This parameter can be a value of @ref FMC_NORSRAM_Bank */
AnnaBridge	156:ff21514d8981	70
AnnaBridge	156:ff21514d8981	71	uint32_t DataAddressMux; /*!< Specifies whether the address and data values are
AnnaBridge	156:ff21514d8981	72	multiplexed on the data bus or not.
AnnaBridge	156:ff21514d8981	73	This parameter can be a value of @ref FMC_Data_Address_Bus_Multiplexing */
AnnaBridge	156:ff21514d8981	74
AnnaBridge	156:ff21514d8981	75	uint32_t MemoryType; /*!< Specifies the type of external memory attached to
AnnaBridge	156:ff21514d8981	76	the corresponding memory device.
AnnaBridge	156:ff21514d8981	77	This parameter can be a value of @ref FMC_Memory_Type */
AnnaBridge	156:ff21514d8981	78
AnnaBridge	156:ff21514d8981	79	uint32_t MemoryDataWidth; /*!< Specifies the external memory device width.
AnnaBridge	156:ff21514d8981	80	This parameter can be a value of @ref FMC_NORSRAM_Data_Width */
AnnaBridge	156:ff21514d8981	81
AnnaBridge	156:ff21514d8981	82	uint32_t BurstAccessMode; /*!< Enables or disables the burst access mode for Flash memory,
AnnaBridge	156:ff21514d8981	83	valid only with synchronous burst Flash memories.
AnnaBridge	156:ff21514d8981	84	This parameter can be a value of @ref FMC_Burst_Access_Mode */
AnnaBridge	156:ff21514d8981	85
AnnaBridge	156:ff21514d8981	86	uint32_t WaitSignalPolarity; /*!< Specifies the wait signal polarity, valid only when accessing
AnnaBridge	156:ff21514d8981	87	the Flash memory in burst mode.
AnnaBridge	156:ff21514d8981	88	This parameter can be a value of @ref FMC_Wait_Signal_Polarity */
AnnaBridge	156:ff21514d8981	89
AnnaBridge	156:ff21514d8981	90	uint32_t WrapMode; /*!< Enables or disables the Wrapped burst access mode for Flash
AnnaBridge	156:ff21514d8981	91	memory, valid only when accessing Flash memories in burst mode.
AnnaBridge	156:ff21514d8981	92	This parameter can be a value of @ref FMC_Wrap_Mode
AnnaBridge	156:ff21514d8981	93	This mode is not available for the STM32F446/467/479xx devices */
AnnaBridge	156:ff21514d8981	94
AnnaBridge	156:ff21514d8981	95	uint32_t WaitSignalActive; /*!< Specifies if the wait signal is asserted by the memory one
AnnaBridge	156:ff21514d8981	96	clock cycle before the wait state or during the wait state,
AnnaBridge	156:ff21514d8981	97	valid only when accessing memories in burst mode.
AnnaBridge	156:ff21514d8981	98	This parameter can be a value of @ref FMC_Wait_Timing */
AnnaBridge	156:ff21514d8981	99
AnnaBridge	156:ff21514d8981	100	uint32_t WriteOperation; /*!< Enables or disables the write operation in the selected device by the FMC.
AnnaBridge	156:ff21514d8981	101	This parameter can be a value of @ref FMC_Write_Operation */
AnnaBridge	156:ff21514d8981	102
AnnaBridge	156:ff21514d8981	103	uint32_t WaitSignal; /*!< Enables or disables the wait state insertion via wait
AnnaBridge	156:ff21514d8981	104	signal, valid for Flash memory access in burst mode.
AnnaBridge	156:ff21514d8981	105	This parameter can be a value of @ref FMC_Wait_Signal */
AnnaBridge	156:ff21514d8981	106
AnnaBridge	156:ff21514d8981	107	uint32_t ExtendedMode; /*!< Enables or disables the extended mode.
AnnaBridge	156:ff21514d8981	108	This parameter can be a value of @ref FMC_Extended_Mode */
AnnaBridge	156:ff21514d8981	109
AnnaBridge	156:ff21514d8981	110	uint32_t AsynchronousWait; /*!< Enables or disables wait signal during asynchronous transfers,
AnnaBridge	156:ff21514d8981	111	valid only with asynchronous Flash memories.
AnnaBridge	156:ff21514d8981	112	This parameter can be a value of @ref FMC_AsynchronousWait */
AnnaBridge	156:ff21514d8981	113
AnnaBridge	156:ff21514d8981	114	uint32_t WriteBurst; /*!< Enables or disables the write burst operation.
AnnaBridge	156:ff21514d8981	115	This parameter can be a value of @ref FMC_Write_Burst */
AnnaBridge	156:ff21514d8981	116
AnnaBridge	156:ff21514d8981	117	uint32_t ContinuousClock; /*!< Enables or disables the FMC clock output to external memory devices.
AnnaBridge	156:ff21514d8981	118	This parameter is only enabled through the FMC_BCR1 register, and don't care
AnnaBridge	156:ff21514d8981	119	through FMC_BCR2..4 registers.
AnnaBridge	156:ff21514d8981	120	This parameter can be a value of @ref FMC_Continous_Clock */
AnnaBridge	156:ff21514d8981	121
AnnaBridge	156:ff21514d8981	122	uint32_t WriteFifo; /*!< Enables or disables the write FIFO used by the FMC controller.
AnnaBridge	156:ff21514d8981	123	This parameter is only enabled through the FMC_BCR1 register, and don't care
AnnaBridge	156:ff21514d8981	124	through FMC_BCR2..4 registers.
AnnaBridge	156:ff21514d8981	125	This parameter can be a value of @ref FMC_Write_FIFO
AnnaBridge	156:ff21514d8981	126	This mode is available only for the STM32F446/469/479xx devices */
AnnaBridge	156:ff21514d8981	127
AnnaBridge	156:ff21514d8981	128	uint32_t PageSize; /*!< Specifies the memory page size.
AnnaBridge	156:ff21514d8981	129	This parameter can be a value of @ref FMC_Page_Size */
AnnaBridge	156:ff21514d8981	130	}FMC_NORSRAM_InitTypeDef;
AnnaBridge	156:ff21514d8981	131
AnnaBridge	156:ff21514d8981	132	/**
AnnaBridge	156:ff21514d8981	133	* @brief FMC NORSRAM Timing parameters structure definition
AnnaBridge	156:ff21514d8981	134	*/
AnnaBridge	156:ff21514d8981	135	typedef struct
AnnaBridge	156:ff21514d8981	136	{
AnnaBridge	156:ff21514d8981	137	uint32_t AddressSetupTime; /*!< Defines the number of HCLK cycles to configure
AnnaBridge	156:ff21514d8981	138	the duration of the address setup time.
AnnaBridge	156:ff21514d8981	139	This parameter can be a value between Min_Data = 0 and Max_Data = 15.
AnnaBridge	156:ff21514d8981	140	@note This parameter is not used with synchronous NOR Flash memories. */
AnnaBridge	156:ff21514d8981	141
AnnaBridge	156:ff21514d8981	142	uint32_t AddressHoldTime; /*!< Defines the number of HCLK cycles to configure
AnnaBridge	156:ff21514d8981	143	the duration of the address hold time.
AnnaBridge	156:ff21514d8981	144	This parameter can be a value between Min_Data = 1 and Max_Data = 15.
AnnaBridge	156:ff21514d8981	145	@note This parameter is not used with synchronous NOR Flash memories. */
AnnaBridge	156:ff21514d8981	146
AnnaBridge	156:ff21514d8981	147	uint32_t DataSetupTime; /*!< Defines the number of HCLK cycles to configure
AnnaBridge	156:ff21514d8981	148	the duration of the data setup time.
AnnaBridge	156:ff21514d8981	149	This parameter can be a value between Min_Data = 1 and Max_Data = 255.
AnnaBridge	156:ff21514d8981	150	@note This parameter is used for SRAMs, ROMs and asynchronous multiplexed
AnnaBridge	156:ff21514d8981	151	NOR Flash memories. */
AnnaBridge	156:ff21514d8981	152
AnnaBridge	156:ff21514d8981	153	uint32_t BusTurnAroundDuration; /*!< Defines the number of HCLK cycles to configure
AnnaBridge	156:ff21514d8981	154	the duration of the bus turnaround.
AnnaBridge	156:ff21514d8981	155	This parameter can be a value between Min_Data = 0 and Max_Data = 15.
AnnaBridge	156:ff21514d8981	156	@note This parameter is only used for multiplexed NOR Flash memories. */
AnnaBridge	156:ff21514d8981	157
AnnaBridge	156:ff21514d8981	158	uint32_t CLKDivision; /*!< Defines the period of CLK clock output signal, expressed in number of
AnnaBridge	156:ff21514d8981	159	HCLK cycles. This parameter can be a value between Min_Data = 2 and Max_Data = 16.
AnnaBridge	156:ff21514d8981	160	@note This parameter is not used for asynchronous NOR Flash, SRAM or ROM
AnnaBridge	156:ff21514d8981	161	accesses. */
AnnaBridge	156:ff21514d8981	162
AnnaBridge	156:ff21514d8981	163	uint32_t DataLatency; /*!< Defines the number of memory clock cycles to issue
AnnaBridge	156:ff21514d8981	164	to the memory before getting the first data.
AnnaBridge	156:ff21514d8981	165	The parameter value depends on the memory type as shown below:
AnnaBridge	156:ff21514d8981	166	- It must be set to 0 in case of a CRAM
AnnaBridge	156:ff21514d8981	167	- It is don't care in asynchronous NOR, SRAM or ROM accesses
AnnaBridge	156:ff21514d8981	168	- It may assume a value between Min_Data = 2 and Max_Data = 17 in NOR Flash memories
AnnaBridge	156:ff21514d8981	169	with synchronous burst mode enable */
AnnaBridge	156:ff21514d8981	170
AnnaBridge	156:ff21514d8981	171	uint32_t AccessMode; /*!< Specifies the asynchronous access mode.
AnnaBridge	156:ff21514d8981	172	This parameter can be a value of @ref FMC_Access_Mode */
AnnaBridge	156:ff21514d8981	173	}FMC_NORSRAM_TimingTypeDef;
AnnaBridge	156:ff21514d8981	174
AnnaBridge	156:ff21514d8981	175	/**
AnnaBridge	156:ff21514d8981	176	* @brief FMC NAND Configuration Structure definition
AnnaBridge	156:ff21514d8981	177	*/
AnnaBridge	156:ff21514d8981	178	typedef struct
AnnaBridge	156:ff21514d8981	179	{
AnnaBridge	156:ff21514d8981	180	uint32_t NandBank; /*!< Specifies the NAND memory device that will be used.
AnnaBridge	156:ff21514d8981	181	This parameter can be a value of @ref FMC_NAND_Bank */
AnnaBridge	156:ff21514d8981	182
AnnaBridge	156:ff21514d8981	183	uint32_t Waitfeature; /*!< Enables or disables the Wait feature for the NAND Memory device.
AnnaBridge	156:ff21514d8981	184	This parameter can be any value of @ref FMC_Wait_feature */
AnnaBridge	156:ff21514d8981	185
AnnaBridge	156:ff21514d8981	186	uint32_t MemoryDataWidth; /*!< Specifies the external memory device width.
AnnaBridge	156:ff21514d8981	187	This parameter can be any value of @ref FMC_NAND_Data_Width */
AnnaBridge	156:ff21514d8981	188
AnnaBridge	156:ff21514d8981	189	uint32_t EccComputation; /*!< Enables or disables the ECC computation.
AnnaBridge	156:ff21514d8981	190	This parameter can be any value of @ref FMC_ECC */
AnnaBridge	156:ff21514d8981	191
AnnaBridge	156:ff21514d8981	192	uint32_t ECCPageSize; /*!< Defines the page size for the extended ECC.
AnnaBridge	156:ff21514d8981	193	This parameter can be any value of @ref FMC_ECC_Page_Size */
AnnaBridge	156:ff21514d8981	194
AnnaBridge	156:ff21514d8981	195	uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the
AnnaBridge	156:ff21514d8981	196	delay between CLE low and RE low.
AnnaBridge	156:ff21514d8981	197	This parameter can be a value between Min_Data = 0 and Max_Data = 255 */
AnnaBridge	156:ff21514d8981	198
AnnaBridge	156:ff21514d8981	199	uint32_t TARSetupTime; /*!< Defines the number of HCLK cycles to configure the
AnnaBridge	156:ff21514d8981	200	delay between ALE low and RE low.
AnnaBridge	156:ff21514d8981	201	This parameter can be a number between Min_Data = 0 and Max_Data = 255 */
AnnaBridge	156:ff21514d8981	202	}FMC_NAND_InitTypeDef;
AnnaBridge	156:ff21514d8981	203
AnnaBridge	156:ff21514d8981	204	/**
AnnaBridge	156:ff21514d8981	205	* @brief FMC NAND/PCCARD Timing parameters structure definition
AnnaBridge	156:ff21514d8981	206	*/
AnnaBridge	156:ff21514d8981	207	typedef struct
AnnaBridge	156:ff21514d8981	208	{
AnnaBridge	156:ff21514d8981	209	uint32_t SetupTime; /*!< Defines the number of HCLK cycles to setup address before
AnnaBridge	156:ff21514d8981	210	the command assertion for NAND-Flash read or write access
AnnaBridge	156:ff21514d8981	211	to common/Attribute or I/O memory space (depending on
AnnaBridge	156:ff21514d8981	212	the memory space timing to be configured).
AnnaBridge	156:ff21514d8981	213	This parameter can be a value between Min_Data = 0 and Max_Data = 255 */
AnnaBridge	156:ff21514d8981	214
AnnaBridge	156:ff21514d8981	215	uint32_t WaitSetupTime; /*!< Defines the minimum number of HCLK cycles to assert the
AnnaBridge	156:ff21514d8981	216	command for NAND-Flash read or write access to
AnnaBridge	156:ff21514d8981	217	common/Attribute or I/O memory space (depending on the
AnnaBridge	156:ff21514d8981	218	memory space timing to be configured).
AnnaBridge	156:ff21514d8981	219	This parameter can be a number between Min_Data = 0 and Max_Data = 255 */
AnnaBridge	156:ff21514d8981	220
AnnaBridge	156:ff21514d8981	221	uint32_t HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address
AnnaBridge	156:ff21514d8981	222	(and data for write access) after the command de-assertion
AnnaBridge	156:ff21514d8981	223	for NAND-Flash read or write access to common/Attribute
AnnaBridge	156:ff21514d8981	224	or I/O memory space (depending on the memory space timing
AnnaBridge	156:ff21514d8981	225	to be configured).
AnnaBridge	156:ff21514d8981	226	This parameter can be a number between Min_Data = 0 and Max_Data = 255 */
AnnaBridge	156:ff21514d8981	227
AnnaBridge	156:ff21514d8981	228	uint32_t HiZSetupTime; /*!< Defines the number of HCLK clock cycles during which the
AnnaBridge	156:ff21514d8981	229	data bus is kept in HiZ after the start of a NAND-Flash
AnnaBridge	156:ff21514d8981	230	write access to common/Attribute or I/O memory space (depending
AnnaBridge	156:ff21514d8981	231	on the memory space timing to be configured).
AnnaBridge	156:ff21514d8981	232	This parameter can be a number between Min_Data = 0 and Max_Data = 255 */
AnnaBridge	156:ff21514d8981	233	}FMC_NAND_PCC_TimingTypeDef;
AnnaBridge	156:ff21514d8981	234
AnnaBridge	156:ff21514d8981	235	/**
AnnaBridge	156:ff21514d8981	236	* @brief FMC NAND Configuration Structure definition
AnnaBridge	156:ff21514d8981	237	*/
AnnaBridge	156:ff21514d8981	238	typedef struct
AnnaBridge	156:ff21514d8981	239	{
AnnaBridge	156:ff21514d8981	240	uint32_t Waitfeature; /*!< Enables or disables the Wait feature for the PCCARD Memory device.
AnnaBridge	156:ff21514d8981	241	This parameter can be any value of @ref FMC_Wait_feature */
AnnaBridge	156:ff21514d8981	242
AnnaBridge	156:ff21514d8981	243	uint32_t TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the
AnnaBridge	156:ff21514d8981	244	delay between CLE low and RE low.
AnnaBridge	156:ff21514d8981	245	This parameter can be a value between Min_Data = 0 and Max_Data = 255 */
AnnaBridge	156:ff21514d8981	246
AnnaBridge	156:ff21514d8981	247	uint32_t TARSetupTime; /*!< Defines the number of HCLK cycles to configure the
AnnaBridge	156:ff21514d8981	248	delay between ALE low and RE low.
AnnaBridge	156:ff21514d8981	249	This parameter can be a number between Min_Data = 0 and Max_Data = 255 */
AnnaBridge	156:ff21514d8981	250	}FMC_PCCARD_InitTypeDef;
AnnaBridge	156:ff21514d8981	251
AnnaBridge	156:ff21514d8981	252	/**
AnnaBridge	156:ff21514d8981	253	* @brief FMC SDRAM Configuration Structure definition
AnnaBridge	156:ff21514d8981	254	*/
AnnaBridge	156:ff21514d8981	255	typedef struct
AnnaBridge	156:ff21514d8981	256	{
AnnaBridge	156:ff21514d8981	257	uint32_t SDBank; /*!< Specifies the SDRAM memory device that will be used.
AnnaBridge	156:ff21514d8981	258	This parameter can be a value of @ref FMC_SDRAM_Bank */
AnnaBridge	156:ff21514d8981	259
AnnaBridge	156:ff21514d8981	260	uint32_t ColumnBitsNumber; /*!< Defines the number of bits of column address.
AnnaBridge	156:ff21514d8981	261	This parameter can be a value of @ref FMC_SDRAM_Column_Bits_number. */
AnnaBridge	156:ff21514d8981	262
AnnaBridge	156:ff21514d8981	263	uint32_t RowBitsNumber; /*!< Defines the number of bits of column address.
AnnaBridge	156:ff21514d8981	264	This parameter can be a value of @ref FMC_SDRAM_Row_Bits_number. */
AnnaBridge	156:ff21514d8981	265
AnnaBridge	156:ff21514d8981	266	uint32_t MemoryDataWidth; /*!< Defines the memory device width.
AnnaBridge	156:ff21514d8981	267	This parameter can be a value of @ref FMC_SDRAM_Memory_Bus_Width. */
AnnaBridge	156:ff21514d8981	268
AnnaBridge	156:ff21514d8981	269	uint32_t InternalBankNumber; /*!< Defines the number of the device's internal banks.
AnnaBridge	156:ff21514d8981	270	This parameter can be of @ref FMC_SDRAM_Internal_Banks_Number. */
AnnaBridge	156:ff21514d8981	271
AnnaBridge	156:ff21514d8981	272	uint32_t CASLatency; /*!< Defines the SDRAM CAS latency in number of memory clock cycles.
AnnaBridge	156:ff21514d8981	273	This parameter can be a value of @ref FMC_SDRAM_CAS_Latency. */
AnnaBridge	156:ff21514d8981	274
AnnaBridge	156:ff21514d8981	275	uint32_t WriteProtection; /*!< Enables the SDRAM device to be accessed in write mode.
AnnaBridge	156:ff21514d8981	276	This parameter can be a value of @ref FMC_SDRAM_Write_Protection. */
AnnaBridge	156:ff21514d8981	277
AnnaBridge	156:ff21514d8981	278	uint32_t SDClockPeriod; /*!< Define the SDRAM Clock Period for both SDRAM devices and they allow
AnnaBridge	156:ff21514d8981	279	to disable the clock before changing frequency.
AnnaBridge	156:ff21514d8981	280	This parameter can be a value of @ref FMC_SDRAM_Clock_Period. */
AnnaBridge	156:ff21514d8981	281
AnnaBridge	156:ff21514d8981	282	uint32_t ReadBurst; /*!< This bit enable the SDRAM controller to anticipate the next read
AnnaBridge	156:ff21514d8981	283	commands during the CAS latency and stores data in the Read FIFO.
AnnaBridge	156:ff21514d8981	284	This parameter can be a value of @ref FMC_SDRAM_Read_Burst. */
AnnaBridge	156:ff21514d8981	285
AnnaBridge	156:ff21514d8981	286	uint32_t ReadPipeDelay; /*!< Define the delay in system clock cycles on read data path.
AnnaBridge	156:ff21514d8981	287	This parameter can be a value of @ref FMC_SDRAM_Read_Pipe_Delay. */
AnnaBridge	156:ff21514d8981	288	}FMC_SDRAM_InitTypeDef;
AnnaBridge	156:ff21514d8981	289
AnnaBridge	156:ff21514d8981	290	/**
AnnaBridge	156:ff21514d8981	291	* @brief FMC SDRAM Timing parameters structure definition
AnnaBridge	156:ff21514d8981	292	*/
AnnaBridge	156:ff21514d8981	293	typedef struct
AnnaBridge	156:ff21514d8981	294	{
AnnaBridge	156:ff21514d8981	295	uint32_t LoadToActiveDelay; /*!< Defines the delay between a Load Mode Register command and
AnnaBridge	156:ff21514d8981	296	an active or Refresh command in number of memory clock cycles.
AnnaBridge	156:ff21514d8981	297	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
AnnaBridge	156:ff21514d8981	298
AnnaBridge	156:ff21514d8981	299	uint32_t ExitSelfRefreshDelay; /*!< Defines the delay from releasing the self refresh command to
AnnaBridge	156:ff21514d8981	300	issuing the Activate command in number of memory clock cycles.
AnnaBridge	156:ff21514d8981	301	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
AnnaBridge	156:ff21514d8981	302
AnnaBridge	156:ff21514d8981	303	uint32_t SelfRefreshTime; /*!< Defines the minimum Self Refresh period in number of memory clock
AnnaBridge	156:ff21514d8981	304	cycles.
AnnaBridge	156:ff21514d8981	305	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
AnnaBridge	156:ff21514d8981	306
AnnaBridge	156:ff21514d8981	307	uint32_t RowCycleDelay; /*!< Defines the delay between the Refresh command and the Activate command
AnnaBridge	156:ff21514d8981	308	and the delay between two consecutive Refresh commands in number of
AnnaBridge	156:ff21514d8981	309	memory clock cycles.
AnnaBridge	156:ff21514d8981	310	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
AnnaBridge	156:ff21514d8981	311
AnnaBridge	156:ff21514d8981	312	uint32_t WriteRecoveryTime; /*!< Defines the Write recovery Time in number of memory clock cycles.
AnnaBridge	156:ff21514d8981	313	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
AnnaBridge	156:ff21514d8981	314
AnnaBridge	156:ff21514d8981	315	uint32_t RPDelay; /*!< Defines the delay between a Precharge Command and an other command
AnnaBridge	156:ff21514d8981	316	in number of memory clock cycles.
AnnaBridge	156:ff21514d8981	317	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
AnnaBridge	156:ff21514d8981	318
AnnaBridge	156:ff21514d8981	319	uint32_t RCDDelay; /*!< Defines the delay between the Activate Command and a Read/Write
AnnaBridge	156:ff21514d8981	320	command in number of memory clock cycles.
AnnaBridge	156:ff21514d8981	321	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
AnnaBridge	156:ff21514d8981	322	}FMC_SDRAM_TimingTypeDef;
AnnaBridge	156:ff21514d8981	323
AnnaBridge	156:ff21514d8981	324	/**
AnnaBridge	156:ff21514d8981	325	* @brief SDRAM command parameters structure definition
AnnaBridge	156:ff21514d8981	326	*/
AnnaBridge	156:ff21514d8981	327	typedef struct
AnnaBridge	156:ff21514d8981	328	{
AnnaBridge	156:ff21514d8981	329	uint32_t CommandMode; /*!< Defines the command issued to the SDRAM device.
AnnaBridge	156:ff21514d8981	330	This parameter can be a value of @ref FMC_SDRAM_Command_Mode. */
AnnaBridge	156:ff21514d8981	331
AnnaBridge	156:ff21514d8981	332	uint32_t CommandTarget; /*!< Defines which device (1 or 2) the command will be issued to.
AnnaBridge	156:ff21514d8981	333	This parameter can be a value of @ref FMC_SDRAM_Command_Target. */
AnnaBridge	156:ff21514d8981	334
AnnaBridge	156:ff21514d8981	335	uint32_t AutoRefreshNumber; /*!< Defines the number of consecutive auto refresh command issued
AnnaBridge	156:ff21514d8981	336	in auto refresh mode.
AnnaBridge	156:ff21514d8981	337	This parameter can be a value between Min_Data = 1 and Max_Data = 16 */
AnnaBridge	156:ff21514d8981	338	uint32_t ModeRegisterDefinition; /!< Defines the SDRAM Mode register content /
AnnaBridge	156:ff21514d8981	339	}FMC_SDRAM_CommandTypeDef;
AnnaBridge	156:ff21514d8981	340	/**
AnnaBridge	156:ff21514d8981	341	* @}
AnnaBridge	156:ff21514d8981	342	*/
AnnaBridge	156:ff21514d8981	343
AnnaBridge	156:ff21514d8981	344	/* Private constants ---------------------------------------------------------*/
AnnaBridge	156:ff21514d8981	345	/** @defgroup FMC_LL_Private_Constants FMC Private Constants
AnnaBridge	156:ff21514d8981	346	* @{
AnnaBridge	156:ff21514d8981	347	*/
AnnaBridge	156:ff21514d8981	348
AnnaBridge	156:ff21514d8981	349	/** @defgroup FMC_LL_NOR_SRAM_Controller FMC NOR/SRAM Controller
AnnaBridge	156:ff21514d8981	350	* @{
AnnaBridge	156:ff21514d8981	351	*/
AnnaBridge	156:ff21514d8981	352	/** @defgroup FMC_NORSRAM_Bank FMC NOR/SRAM Bank
AnnaBridge	156:ff21514d8981	353	* @{
AnnaBridge	156:ff21514d8981	354	*/
AnnaBridge	156:ff21514d8981	355	#define FMC_NORSRAM_BANK1 0x00000000U
AnnaBridge	156:ff21514d8981	356	#define FMC_NORSRAM_BANK2 0x00000002U
AnnaBridge	156:ff21514d8981	357	#define FMC_NORSRAM_BANK3 0x00000004U
AnnaBridge	156:ff21514d8981	358	#define FMC_NORSRAM_BANK4 0x00000006U
AnnaBridge	156:ff21514d8981	359	/**
AnnaBridge	156:ff21514d8981	360	* @}
AnnaBridge	156:ff21514d8981	361	*/
AnnaBridge	156:ff21514d8981	362
AnnaBridge	156:ff21514d8981	363	/** @defgroup FMC_Data_Address_Bus_Multiplexing FMC Data Address Bus Multiplexing
AnnaBridge	156:ff21514d8981	364	* @{
AnnaBridge	156:ff21514d8981	365	*/
AnnaBridge	156:ff21514d8981	366	#define FMC_DATA_ADDRESS_MUX_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	367	#define FMC_DATA_ADDRESS_MUX_ENABLE 0x00000002U
AnnaBridge	156:ff21514d8981	368	/**
AnnaBridge	156:ff21514d8981	369	* @}
AnnaBridge	156:ff21514d8981	370	*/
AnnaBridge	156:ff21514d8981	371
AnnaBridge	156:ff21514d8981	372	/** @defgroup FMC_Memory_Type FMC Memory Type
AnnaBridge	156:ff21514d8981	373	* @{
AnnaBridge	156:ff21514d8981	374	*/
AnnaBridge	156:ff21514d8981	375	#define FMC_MEMORY_TYPE_SRAM 0x00000000U
AnnaBridge	156:ff21514d8981	376	#define FMC_MEMORY_TYPE_PSRAM 0x00000004U
AnnaBridge	156:ff21514d8981	377	#define FMC_MEMORY_TYPE_NOR 0x00000008U
AnnaBridge	156:ff21514d8981	378	/**
AnnaBridge	156:ff21514d8981	379	* @}
AnnaBridge	156:ff21514d8981	380	*/
AnnaBridge	156:ff21514d8981	381
AnnaBridge	156:ff21514d8981	382	/** @defgroup FMC_NORSRAM_Data_Width FMC NORSRAM Data Width
AnnaBridge	156:ff21514d8981	383	* @{
AnnaBridge	156:ff21514d8981	384	*/
AnnaBridge	156:ff21514d8981	385	#define FMC_NORSRAM_MEM_BUS_WIDTH_8 0x00000000U
AnnaBridge	156:ff21514d8981	386	#define FMC_NORSRAM_MEM_BUS_WIDTH_16 0x00000010U
AnnaBridge	156:ff21514d8981	387	#define FMC_NORSRAM_MEM_BUS_WIDTH_32 0x00000020U
AnnaBridge	156:ff21514d8981	388	/**
AnnaBridge	156:ff21514d8981	389	* @}
AnnaBridge	156:ff21514d8981	390	*/
AnnaBridge	156:ff21514d8981	391
AnnaBridge	156:ff21514d8981	392	/** @defgroup FMC_NORSRAM_Flash_Access FMC NOR/SRAM Flash Access
AnnaBridge	156:ff21514d8981	393	* @{
AnnaBridge	156:ff21514d8981	394	*/
AnnaBridge	156:ff21514d8981	395	#define FMC_NORSRAM_FLASH_ACCESS_ENABLE 0x00000040U
AnnaBridge	156:ff21514d8981	396	#define FMC_NORSRAM_FLASH_ACCESS_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	397	/**
AnnaBridge	156:ff21514d8981	398	* @}
AnnaBridge	156:ff21514d8981	399	*/
AnnaBridge	156:ff21514d8981	400
AnnaBridge	156:ff21514d8981	401	/** @defgroup FMC_Burst_Access_Mode FMC Burst Access Mode
AnnaBridge	156:ff21514d8981	402	* @{
AnnaBridge	156:ff21514d8981	403	*/
AnnaBridge	156:ff21514d8981	404	#define FMC_BURST_ACCESS_MODE_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	405	#define FMC_BURST_ACCESS_MODE_ENABLE 0x00000100U
AnnaBridge	156:ff21514d8981	406	/**
AnnaBridge	156:ff21514d8981	407	* @}
AnnaBridge	156:ff21514d8981	408	*/
AnnaBridge	156:ff21514d8981	409
AnnaBridge	156:ff21514d8981	410	/** @defgroup FMC_Wait_Signal_Polarity FMC Wait Signal Polarity
AnnaBridge	156:ff21514d8981	411	* @{
AnnaBridge	156:ff21514d8981	412	*/
AnnaBridge	156:ff21514d8981	413	#define FMC_WAIT_SIGNAL_POLARITY_LOW 0x00000000U
AnnaBridge	156:ff21514d8981	414	#define FMC_WAIT_SIGNAL_POLARITY_HIGH 0x00000200U
AnnaBridge	156:ff21514d8981	415	/**
AnnaBridge	156:ff21514d8981	416	* @}
AnnaBridge	156:ff21514d8981	417	*/
AnnaBridge	156:ff21514d8981	418
AnnaBridge	156:ff21514d8981	419	/** @defgroup FMC_Wrap_Mode FMC Wrap Mode
AnnaBridge	156:ff21514d8981	420	* @{
AnnaBridge	156:ff21514d8981	421	*/
AnnaBridge	156:ff21514d8981	422	/** @note This mode is not available for the STM32F446/469/479xx devices
AnnaBridge	156:ff21514d8981	423	*/
AnnaBridge	156:ff21514d8981	424	#define FMC_WRAP_MODE_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	425	#define FMC_WRAP_MODE_ENABLE 0x00000400U
AnnaBridge	156:ff21514d8981	426	/**
AnnaBridge	156:ff21514d8981	427	* @}
AnnaBridge	156:ff21514d8981	428	*/
AnnaBridge	156:ff21514d8981	429
AnnaBridge	156:ff21514d8981	430	/** @defgroup FMC_Wait_Timing FMC Wait Timing
AnnaBridge	156:ff21514d8981	431	* @{
AnnaBridge	156:ff21514d8981	432	*/
AnnaBridge	156:ff21514d8981	433	#define FMC_WAIT_TIMING_BEFORE_WS 0x00000000U
AnnaBridge	156:ff21514d8981	434	#define FMC_WAIT_TIMING_DURING_WS 0x00000800U
AnnaBridge	156:ff21514d8981	435	/**
AnnaBridge	156:ff21514d8981	436	* @}
AnnaBridge	156:ff21514d8981	437	*/
AnnaBridge	156:ff21514d8981	438
AnnaBridge	156:ff21514d8981	439	/** @defgroup FMC_Write_Operation FMC Write Operation
AnnaBridge	156:ff21514d8981	440	* @{
AnnaBridge	156:ff21514d8981	441	*/
AnnaBridge	156:ff21514d8981	442	#define FMC_WRITE_OPERATION_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	443	#define FMC_WRITE_OPERATION_ENABLE 0x00001000U
AnnaBridge	156:ff21514d8981	444	/**
AnnaBridge	156:ff21514d8981	445	* @}
AnnaBridge	156:ff21514d8981	446	*/
AnnaBridge	156:ff21514d8981	447
AnnaBridge	156:ff21514d8981	448	/** @defgroup FMC_Wait_Signal FMC Wait Signal
AnnaBridge	156:ff21514d8981	449	* @{
AnnaBridge	156:ff21514d8981	450	*/
AnnaBridge	156:ff21514d8981	451	#define FMC_WAIT_SIGNAL_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	452	#define FMC_WAIT_SIGNAL_ENABLE 0x00002000U
AnnaBridge	156:ff21514d8981	453	/**
AnnaBridge	156:ff21514d8981	454	* @}
AnnaBridge	156:ff21514d8981	455	*/
AnnaBridge	156:ff21514d8981	456
AnnaBridge	156:ff21514d8981	457	/** @defgroup FMC_Extended_Mode FMC Extended Mode
AnnaBridge	156:ff21514d8981	458	* @{
AnnaBridge	156:ff21514d8981	459	*/
AnnaBridge	156:ff21514d8981	460	#define FMC_EXTENDED_MODE_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	461	#define FMC_EXTENDED_MODE_ENABLE 0x00004000U
AnnaBridge	156:ff21514d8981	462	/**
AnnaBridge	156:ff21514d8981	463	* @}
AnnaBridge	156:ff21514d8981	464	*/
AnnaBridge	156:ff21514d8981	465
AnnaBridge	156:ff21514d8981	466	/** @defgroup FMC_AsynchronousWait FMC Asynchronous Wait
AnnaBridge	156:ff21514d8981	467	* @{
AnnaBridge	156:ff21514d8981	468	*/
AnnaBridge	156:ff21514d8981	469	#define FMC_ASYNCHRONOUS_WAIT_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	470	#define FMC_ASYNCHRONOUS_WAIT_ENABLE 0x00008000U
AnnaBridge	156:ff21514d8981	471	/**
AnnaBridge	156:ff21514d8981	472	* @}
AnnaBridge	156:ff21514d8981	473	*/
AnnaBridge	156:ff21514d8981	474
AnnaBridge	156:ff21514d8981	475	/** @defgroup FMC_Page_Size FMC Page Size
AnnaBridge	156:ff21514d8981	476	* @{
AnnaBridge	156:ff21514d8981	477	*/
AnnaBridge	156:ff21514d8981	478	#define FMC_PAGE_SIZE_NONE 0x00000000U
AnnaBridge	156:ff21514d8981	479	#define FMC_PAGE_SIZE_128 ((uint32_t)FMC_BCR1_CPSIZE_0)
AnnaBridge	156:ff21514d8981	480	#define FMC_PAGE_SIZE_256 ((uint32_t)FMC_BCR1_CPSIZE_1)
AnnaBridge	156:ff21514d8981	481	#define FMC_PAGE_SIZE_512 ((uint32_t)(FMC_BCR1_CPSIZE_0 \| FMC_BCR1_CPSIZE_1))
AnnaBridge	156:ff21514d8981	482	#define FMC_PAGE_SIZE_1024 ((uint32_t)FMC_BCR1_CPSIZE_2)
AnnaBridge	156:ff21514d8981	483	/**
AnnaBridge	156:ff21514d8981	484	* @}
AnnaBridge	156:ff21514d8981	485	*/
AnnaBridge	156:ff21514d8981	486
AnnaBridge	156:ff21514d8981	487	/** @defgroup FMC_Write_FIFO FMC Write FIFO
AnnaBridge	156:ff21514d8981	488	* @note These values are available only for the STM32F446/469/479xx devices.
AnnaBridge	156:ff21514d8981	489	* @{
AnnaBridge	156:ff21514d8981	490	*/
AnnaBridge	156:ff21514d8981	491	#define FMC_WRITE_FIFO_DISABLE ((uint32_t)FMC_BCR1_WFDIS)
AnnaBridge	156:ff21514d8981	492	#define FMC_WRITE_FIFO_ENABLE 0x00000000U
AnnaBridge	156:ff21514d8981	493	/**
AnnaBridge	156:ff21514d8981	494	* @}
AnnaBridge	156:ff21514d8981	495	*/
AnnaBridge	156:ff21514d8981	496
AnnaBridge	156:ff21514d8981	497	/** @defgroup FMC_Write_Burst FMC Write Burst
AnnaBridge	156:ff21514d8981	498	* @{
AnnaBridge	156:ff21514d8981	499	*/
AnnaBridge	156:ff21514d8981	500	#define FMC_WRITE_BURST_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	501	#define FMC_WRITE_BURST_ENABLE 0x00080000U
AnnaBridge	156:ff21514d8981	502	/**
AnnaBridge	156:ff21514d8981	503	* @}
AnnaBridge	156:ff21514d8981	504	*/
AnnaBridge	156:ff21514d8981	505
AnnaBridge	156:ff21514d8981	506	/** @defgroup FMC_Continous_Clock FMC Continuous Clock
AnnaBridge	156:ff21514d8981	507	* @{
AnnaBridge	156:ff21514d8981	508	*/
AnnaBridge	156:ff21514d8981	509	#define FMC_CONTINUOUS_CLOCK_SYNC_ONLY 0x00000000U
AnnaBridge	156:ff21514d8981	510	#define FMC_CONTINUOUS_CLOCK_SYNC_ASYNC 0x00100000U
AnnaBridge	156:ff21514d8981	511	/**
AnnaBridge	156:ff21514d8981	512	* @}
AnnaBridge	156:ff21514d8981	513	*/
AnnaBridge	156:ff21514d8981	514
AnnaBridge	156:ff21514d8981	515	/** @defgroup FMC_Access_Mode FMC Access Mode
AnnaBridge	156:ff21514d8981	516	* @{
AnnaBridge	156:ff21514d8981	517	*/
AnnaBridge	156:ff21514d8981	518	#define FMC_ACCESS_MODE_A 0x00000000U
AnnaBridge	156:ff21514d8981	519	#define FMC_ACCESS_MODE_B 0x10000000U
AnnaBridge	156:ff21514d8981	520	#define FMC_ACCESS_MODE_C 0x20000000U
AnnaBridge	156:ff21514d8981	521	#define FMC_ACCESS_MODE_D 0x30000000U
AnnaBridge	156:ff21514d8981	522	/**
AnnaBridge	156:ff21514d8981	523	* @}
AnnaBridge	156:ff21514d8981	524	*/
AnnaBridge	156:ff21514d8981	525
AnnaBridge	156:ff21514d8981	526	/**
AnnaBridge	156:ff21514d8981	527	* @}
AnnaBridge	156:ff21514d8981	528	*/
AnnaBridge	156:ff21514d8981	529
AnnaBridge	156:ff21514d8981	530	/** @defgroup FMC_LL_NAND_Controller FMC NAND Controller
AnnaBridge	156:ff21514d8981	531	* @{
AnnaBridge	156:ff21514d8981	532	*/
AnnaBridge	156:ff21514d8981	533	/** @defgroup FMC_NAND_Bank FMC NAND Bank
AnnaBridge	156:ff21514d8981	534	* @{
AnnaBridge	156:ff21514d8981	535	*/
AnnaBridge	156:ff21514d8981	536	#define FMC_NAND_BANK2 0x00000010U
AnnaBridge	156:ff21514d8981	537	#define FMC_NAND_BANK3 0x00000100U
AnnaBridge	156:ff21514d8981	538	/**
AnnaBridge	156:ff21514d8981	539	* @}
AnnaBridge	156:ff21514d8981	540	*/
AnnaBridge	156:ff21514d8981	541
AnnaBridge	156:ff21514d8981	542	/** @defgroup FMC_Wait_feature FMC Wait feature
AnnaBridge	156:ff21514d8981	543	* @{
AnnaBridge	156:ff21514d8981	544	*/
AnnaBridge	156:ff21514d8981	545	#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	546	#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE 0x00000002U
AnnaBridge	156:ff21514d8981	547	/**
AnnaBridge	156:ff21514d8981	548	* @}
AnnaBridge	156:ff21514d8981	549	*/
AnnaBridge	156:ff21514d8981	550
AnnaBridge	156:ff21514d8981	551	/** @defgroup FMC_PCR_Memory_Type FMC PCR Memory Type
AnnaBridge	156:ff21514d8981	552	* @{
AnnaBridge	156:ff21514d8981	553	*/
AnnaBridge	156:ff21514d8981	554	#define FMC_PCR_MEMORY_TYPE_PCCARD 0x00000000U
AnnaBridge	156:ff21514d8981	555	#define FMC_PCR_MEMORY_TYPE_NAND 0x00000008U
AnnaBridge	156:ff21514d8981	556	/**
AnnaBridge	156:ff21514d8981	557	* @}
AnnaBridge	156:ff21514d8981	558	*/
AnnaBridge	156:ff21514d8981	559
AnnaBridge	156:ff21514d8981	560	/** @defgroup FMC_NAND_Data_Width FMC NAND Data Width
AnnaBridge	156:ff21514d8981	561	* @{
AnnaBridge	156:ff21514d8981	562	*/
AnnaBridge	156:ff21514d8981	563	#define FMC_NAND_PCC_MEM_BUS_WIDTH_8 0x00000000U
AnnaBridge	156:ff21514d8981	564	#define FMC_NAND_PCC_MEM_BUS_WIDTH_16 0x00000010U
AnnaBridge	156:ff21514d8981	565	/**
AnnaBridge	156:ff21514d8981	566	* @}
AnnaBridge	156:ff21514d8981	567	*/
AnnaBridge	156:ff21514d8981	568
AnnaBridge	156:ff21514d8981	569	/** @defgroup FMC_ECC FMC ECC
AnnaBridge	156:ff21514d8981	570	* @{
AnnaBridge	156:ff21514d8981	571	*/
AnnaBridge	156:ff21514d8981	572	#define FMC_NAND_ECC_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	573	#define FMC_NAND_ECC_ENABLE 0x00000040U
AnnaBridge	156:ff21514d8981	574	/**
AnnaBridge	156:ff21514d8981	575	* @}
AnnaBridge	156:ff21514d8981	576	*/
AnnaBridge	156:ff21514d8981	577
AnnaBridge	156:ff21514d8981	578	/** @defgroup FMC_ECC_Page_Size FMC ECC Page Size
AnnaBridge	156:ff21514d8981	579	* @{
AnnaBridge	156:ff21514d8981	580	*/
AnnaBridge	156:ff21514d8981	581	#define FMC_NAND_ECC_PAGE_SIZE_256BYTE 0x00000000U
AnnaBridge	156:ff21514d8981	582	#define FMC_NAND_ECC_PAGE_SIZE_512BYTE 0x00020000U
AnnaBridge	156:ff21514d8981	583	#define FMC_NAND_ECC_PAGE_SIZE_1024BYTE 0x00040000U
AnnaBridge	156:ff21514d8981	584	#define FMC_NAND_ECC_PAGE_SIZE_2048BYTE 0x00060000U
AnnaBridge	156:ff21514d8981	585	#define FMC_NAND_ECC_PAGE_SIZE_4096BYTE 0x00080000U
AnnaBridge	156:ff21514d8981	586	#define FMC_NAND_ECC_PAGE_SIZE_8192BYTE 0x000A0000U
AnnaBridge	156:ff21514d8981	587	/**
AnnaBridge	156:ff21514d8981	588	* @}
AnnaBridge	156:ff21514d8981	589	*/
AnnaBridge	156:ff21514d8981	590
AnnaBridge	156:ff21514d8981	591	/**
AnnaBridge	156:ff21514d8981	592	* @}
AnnaBridge	156:ff21514d8981	593	*/
AnnaBridge	156:ff21514d8981	594
AnnaBridge	156:ff21514d8981	595	/** @defgroup FMC_LL_SDRAM_Controller FMC SDRAM Controller
AnnaBridge	156:ff21514d8981	596	* @{
AnnaBridge	156:ff21514d8981	597	*/
AnnaBridge	156:ff21514d8981	598	/** @defgroup FMC_SDRAM_Bank FMC SDRAM Bank
AnnaBridge	156:ff21514d8981	599	* @{
AnnaBridge	156:ff21514d8981	600	*/
AnnaBridge	156:ff21514d8981	601	#define FMC_SDRAM_BANK1 0x00000000U
AnnaBridge	156:ff21514d8981	602	#define FMC_SDRAM_BANK2 0x00000001U
AnnaBridge	156:ff21514d8981	603	/**
AnnaBridge	156:ff21514d8981	604	* @}
AnnaBridge	156:ff21514d8981	605	*/
AnnaBridge	156:ff21514d8981	606
AnnaBridge	156:ff21514d8981	607	/** @defgroup FMC_SDRAM_Column_Bits_number FMC SDRAM Column Bits number
AnnaBridge	156:ff21514d8981	608	* @{
AnnaBridge	156:ff21514d8981	609	*/
AnnaBridge	156:ff21514d8981	610	#define FMC_SDRAM_COLUMN_BITS_NUM_8 0x00000000U
AnnaBridge	156:ff21514d8981	611	#define FMC_SDRAM_COLUMN_BITS_NUM_9 0x00000001U
AnnaBridge	156:ff21514d8981	612	#define FMC_SDRAM_COLUMN_BITS_NUM_10 0x00000002U
AnnaBridge	156:ff21514d8981	613	#define FMC_SDRAM_COLUMN_BITS_NUM_11 0x00000003U
AnnaBridge	156:ff21514d8981	614	/**
AnnaBridge	156:ff21514d8981	615	* @}
AnnaBridge	156:ff21514d8981	616	*/
AnnaBridge	156:ff21514d8981	617
AnnaBridge	156:ff21514d8981	618	/** @defgroup FMC_SDRAM_Row_Bits_number FMC SDRAM Row Bits number
AnnaBridge	156:ff21514d8981	619	* @{
AnnaBridge	156:ff21514d8981	620	*/
AnnaBridge	156:ff21514d8981	621	#define FMC_SDRAM_ROW_BITS_NUM_11 0x00000000U
AnnaBridge	156:ff21514d8981	622	#define FMC_SDRAM_ROW_BITS_NUM_12 0x00000004U
AnnaBridge	156:ff21514d8981	623	#define FMC_SDRAM_ROW_BITS_NUM_13 0x00000008U
AnnaBridge	156:ff21514d8981	624	/**
AnnaBridge	156:ff21514d8981	625	* @}
AnnaBridge	156:ff21514d8981	626	*/
AnnaBridge	156:ff21514d8981	627
AnnaBridge	156:ff21514d8981	628	/** @defgroup FMC_SDRAM_Memory_Bus_Width FMC SDRAM Memory Bus Width
AnnaBridge	156:ff21514d8981	629	* @{
AnnaBridge	156:ff21514d8981	630	*/
AnnaBridge	156:ff21514d8981	631	#define FMC_SDRAM_MEM_BUS_WIDTH_8 0x00000000U
AnnaBridge	156:ff21514d8981	632	#define FMC_SDRAM_MEM_BUS_WIDTH_16 0x00000010U
AnnaBridge	156:ff21514d8981	633	#define FMC_SDRAM_MEM_BUS_WIDTH_32 0x00000020U
AnnaBridge	156:ff21514d8981	634	/**
AnnaBridge	156:ff21514d8981	635	* @}
AnnaBridge	156:ff21514d8981	636	*/
AnnaBridge	156:ff21514d8981	637
AnnaBridge	156:ff21514d8981	638	/** @defgroup FMC_SDRAM_Internal_Banks_Number FMC SDRAM Internal Banks Number
AnnaBridge	156:ff21514d8981	639	* @{
AnnaBridge	156:ff21514d8981	640	*/
AnnaBridge	156:ff21514d8981	641	#define FMC_SDRAM_INTERN_BANKS_NUM_2 0x00000000U
AnnaBridge	156:ff21514d8981	642	#define FMC_SDRAM_INTERN_BANKS_NUM_4 0x00000040U
AnnaBridge	156:ff21514d8981	643	/**
AnnaBridge	156:ff21514d8981	644	* @}
AnnaBridge	156:ff21514d8981	645	*/
AnnaBridge	156:ff21514d8981	646
AnnaBridge	156:ff21514d8981	647	/** @defgroup FMC_SDRAM_CAS_Latency FMC SDRAM CAS Latency
AnnaBridge	156:ff21514d8981	648	* @{
AnnaBridge	156:ff21514d8981	649	*/
AnnaBridge	156:ff21514d8981	650	#define FMC_SDRAM_CAS_LATENCY_1 0x00000080U
AnnaBridge	156:ff21514d8981	651	#define FMC_SDRAM_CAS_LATENCY_2 0x00000100U
AnnaBridge	156:ff21514d8981	652	#define FMC_SDRAM_CAS_LATENCY_3 0x00000180U
AnnaBridge	156:ff21514d8981	653	/**
AnnaBridge	156:ff21514d8981	654	* @}
AnnaBridge	156:ff21514d8981	655	*/
AnnaBridge	156:ff21514d8981	656
AnnaBridge	156:ff21514d8981	657	/** @defgroup FMC_SDRAM_Write_Protection FMC SDRAM Write Protection
AnnaBridge	156:ff21514d8981	658	* @{
AnnaBridge	156:ff21514d8981	659	*/
AnnaBridge	156:ff21514d8981	660	#define FMC_SDRAM_WRITE_PROTECTION_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	661	#define FMC_SDRAM_WRITE_PROTECTION_ENABLE 0x00000200U
AnnaBridge	156:ff21514d8981	662
AnnaBridge	156:ff21514d8981	663	/**
AnnaBridge	156:ff21514d8981	664	* @}
AnnaBridge	156:ff21514d8981	665	*/
AnnaBridge	156:ff21514d8981	666
AnnaBridge	156:ff21514d8981	667	/** @defgroup FMC_SDRAM_Clock_Period FMC SDRAM Clock Period
AnnaBridge	156:ff21514d8981	668	* @{
AnnaBridge	156:ff21514d8981	669	*/
AnnaBridge	156:ff21514d8981	670	#define FMC_SDRAM_CLOCK_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	671	#define FMC_SDRAM_CLOCK_PERIOD_2 0x00000800U
AnnaBridge	156:ff21514d8981	672	#define FMC_SDRAM_CLOCK_PERIOD_3 0x00000C00U
AnnaBridge	156:ff21514d8981	673	/**
AnnaBridge	156:ff21514d8981	674	* @}
AnnaBridge	156:ff21514d8981	675	*/
AnnaBridge	156:ff21514d8981	676
AnnaBridge	156:ff21514d8981	677	/** @defgroup FMC_SDRAM_Read_Burst FMC SDRAM Read Burst
AnnaBridge	156:ff21514d8981	678	* @{
AnnaBridge	156:ff21514d8981	679	*/
AnnaBridge	156:ff21514d8981	680	#define FMC_SDRAM_RBURST_DISABLE 0x00000000U
AnnaBridge	156:ff21514d8981	681	#define FMC_SDRAM_RBURST_ENABLE 0x00001000U
AnnaBridge	156:ff21514d8981	682	/**
AnnaBridge	156:ff21514d8981	683	* @}
AnnaBridge	156:ff21514d8981	684	*/
AnnaBridge	156:ff21514d8981	685
AnnaBridge	156:ff21514d8981	686	/** @defgroup FMC_SDRAM_Read_Pipe_Delay FMC SDRAM Read Pipe Delay
AnnaBridge	156:ff21514d8981	687	* @{
AnnaBridge	156:ff21514d8981	688	*/
AnnaBridge	156:ff21514d8981	689	#define FMC_SDRAM_RPIPE_DELAY_0 0x00000000U
AnnaBridge	156:ff21514d8981	690	#define FMC_SDRAM_RPIPE_DELAY_1 0x00002000U
AnnaBridge	156:ff21514d8981	691	#define FMC_SDRAM_RPIPE_DELAY_2 0x00004000U
AnnaBridge	156:ff21514d8981	692	/**
AnnaBridge	156:ff21514d8981	693	* @}
AnnaBridge	156:ff21514d8981	694	*/
AnnaBridge	156:ff21514d8981	695
AnnaBridge	156:ff21514d8981	696	/** @defgroup FMC_SDRAM_Command_Mode FMC SDRAM Command Mode
AnnaBridge	156:ff21514d8981	697	* @{
AnnaBridge	156:ff21514d8981	698	*/
AnnaBridge	156:ff21514d8981	699	#define FMC_SDRAM_CMD_NORMAL_MODE 0x00000000U
AnnaBridge	156:ff21514d8981	700	#define FMC_SDRAM_CMD_CLK_ENABLE 0x00000001U
AnnaBridge	156:ff21514d8981	701	#define FMC_SDRAM_CMD_PALL 0x00000002U
AnnaBridge	156:ff21514d8981	702	#define FMC_SDRAM_CMD_AUTOREFRESH_MODE 0x00000003U
AnnaBridge	156:ff21514d8981	703	#define FMC_SDRAM_CMD_LOAD_MODE 0x00000004U
AnnaBridge	156:ff21514d8981	704	#define FMC_SDRAM_CMD_SELFREFRESH_MODE 0x00000005U
AnnaBridge	156:ff21514d8981	705	#define FMC_SDRAM_CMD_POWERDOWN_MODE 0x00000006U
AnnaBridge	156:ff21514d8981	706	/**
AnnaBridge	156:ff21514d8981	707	* @}
AnnaBridge	156:ff21514d8981	708	*/
AnnaBridge	156:ff21514d8981	709
AnnaBridge	156:ff21514d8981	710	/** @defgroup FMC_SDRAM_Command_Target FMC SDRAM Command Target
AnnaBridge	156:ff21514d8981	711	* @{
AnnaBridge	156:ff21514d8981	712	*/
AnnaBridge	156:ff21514d8981	713	#define FMC_SDRAM_CMD_TARGET_BANK2 FMC_SDCMR_CTB2
AnnaBridge	156:ff21514d8981	714	#define FMC_SDRAM_CMD_TARGET_BANK1 FMC_SDCMR_CTB1
AnnaBridge	156:ff21514d8981	715	#define FMC_SDRAM_CMD_TARGET_BANK1_2 0x00000018U
AnnaBridge	156:ff21514d8981	716	/**
AnnaBridge	156:ff21514d8981	717	* @}
AnnaBridge	156:ff21514d8981	718	*/
AnnaBridge	156:ff21514d8981	719
AnnaBridge	156:ff21514d8981	720	/** @defgroup FMC_SDRAM_Mode_Status FMC SDRAM Mode Status
AnnaBridge	156:ff21514d8981	721	* @{
AnnaBridge	156:ff21514d8981	722	*/
AnnaBridge	156:ff21514d8981	723	#define FMC_SDRAM_NORMAL_MODE 0x00000000U
AnnaBridge	156:ff21514d8981	724	#define FMC_SDRAM_SELF_REFRESH_MODE FMC_SDSR_MODES1_0
AnnaBridge	156:ff21514d8981	725	#define FMC_SDRAM_POWER_DOWN_MODE FMC_SDSR_MODES1_1
AnnaBridge	156:ff21514d8981	726	/**
AnnaBridge	156:ff21514d8981	727	* @}
AnnaBridge	156:ff21514d8981	728	*/
AnnaBridge	156:ff21514d8981	729
AnnaBridge	156:ff21514d8981	730	/**
AnnaBridge	156:ff21514d8981	731	* @}
AnnaBridge	156:ff21514d8981	732	*/
AnnaBridge	156:ff21514d8981	733
AnnaBridge	156:ff21514d8981	734	/** @defgroup FMC_LL_Interrupt_definition FMC Interrupt definition
AnnaBridge	156:ff21514d8981	735	* @{
AnnaBridge	156:ff21514d8981	736	*/
AnnaBridge	156:ff21514d8981	737	#define FMC_IT_RISING_EDGE 0x00000008U
AnnaBridge	156:ff21514d8981	738	#define FMC_IT_LEVEL 0x00000010U
AnnaBridge	156:ff21514d8981	739	#define FMC_IT_FALLING_EDGE 0x00000020U
AnnaBridge	156:ff21514d8981	740	#define FMC_IT_REFRESH_ERROR 0x00004000U
AnnaBridge	156:ff21514d8981	741	/**
AnnaBridge	156:ff21514d8981	742	* @}
AnnaBridge	156:ff21514d8981	743	*/
AnnaBridge	156:ff21514d8981	744
AnnaBridge	156:ff21514d8981	745	/** @defgroup FMC_LL_Flag_definition FMC Flag definition
AnnaBridge	156:ff21514d8981	746	* @{
AnnaBridge	156:ff21514d8981	747	*/
AnnaBridge	156:ff21514d8981	748	#define FMC_FLAG_RISING_EDGE 0x00000001U
AnnaBridge	156:ff21514d8981	749	#define FMC_FLAG_LEVEL 0x00000002U
AnnaBridge	156:ff21514d8981	750	#define FMC_FLAG_FALLING_EDGE 0x00000004U
AnnaBridge	156:ff21514d8981	751	#define FMC_FLAG_FEMPT 0x00000040U
AnnaBridge	156:ff21514d8981	752	#define FMC_SDRAM_FLAG_REFRESH_IT FMC_SDSR_RE
AnnaBridge	156:ff21514d8981	753	#define FMC_SDRAM_FLAG_BUSY FMC_SDSR_BUSY
AnnaBridge	156:ff21514d8981	754	#define FMC_SDRAM_FLAG_REFRESH_ERROR FMC_SDRTR_CRE
AnnaBridge	156:ff21514d8981	755	/**
AnnaBridge	156:ff21514d8981	756	* @}
AnnaBridge	156:ff21514d8981	757	*/
AnnaBridge	156:ff21514d8981	758
AnnaBridge	156:ff21514d8981	759	/** @defgroup FMC_LL_Alias_definition FMC Alias definition
AnnaBridge	156:ff21514d8981	760	* @{
AnnaBridge	156:ff21514d8981	761	*/
AnnaBridge	156:ff21514d8981	762	#if defined(STM32F446xx) \|\| defined(STM32F469xx) \|\| defined(STM32F479xx)
AnnaBridge	156:ff21514d8981	763	#define FMC_NAND_TypeDef FMC_Bank3_TypeDef
AnnaBridge	156:ff21514d8981	764	#else
AnnaBridge	156:ff21514d8981	765	#define FMC_NAND_TypeDef FMC_Bank2_3_TypeDef
AnnaBridge	156:ff21514d8981	766	#define FMC_PCCARD_TypeDef FMC_Bank4_TypeDef
AnnaBridge	156:ff21514d8981	767	#endif /* STM32F446xx \|\| STM32F469xx \|\| STM32F479xx */
AnnaBridge	156:ff21514d8981	768	#define FMC_NORSRAM_TypeDef FMC_Bank1_TypeDef
AnnaBridge	156:ff21514d8981	769	#define FMC_NORSRAM_EXTENDED_TypeDef FMC_Bank1E_TypeDef
AnnaBridge	156:ff21514d8981	770	#define FMC_SDRAM_TypeDef FMC_Bank5_6_TypeDef
AnnaBridge	156:ff21514d8981	771
AnnaBridge	156:ff21514d8981	772
AnnaBridge	156:ff21514d8981	773	#if defined(STM32F446xx) \|\| defined(STM32F469xx) \|\| defined(STM32F479xx)
AnnaBridge	156:ff21514d8981	774	#define FMC_NAND_DEVICE FMC_Bank3
AnnaBridge	156:ff21514d8981	775	#else
AnnaBridge	156:ff21514d8981	776	#define FMC_NAND_DEVICE FMC_Bank2_3
AnnaBridge	156:ff21514d8981	777	#define FMC_PCCARD_DEVICE FMC_Bank4
AnnaBridge	156:ff21514d8981	778	#endif /* STM32F446xx \|\| STM32F469xx \|\| STM32F479xx */
AnnaBridge	156:ff21514d8981	779	#define FMC_NORSRAM_DEVICE FMC_Bank1
AnnaBridge	156:ff21514d8981	780	#define FMC_NORSRAM_EXTENDED_DEVICE FMC_Bank1E
AnnaBridge	156:ff21514d8981	781	#define FMC_SDRAM_DEVICE FMC_Bank5_6
AnnaBridge	156:ff21514d8981	782	/**
AnnaBridge	156:ff21514d8981	783	* @}
AnnaBridge	156:ff21514d8981	784	*/
AnnaBridge	156:ff21514d8981	785
AnnaBridge	156:ff21514d8981	786	/**
AnnaBridge	156:ff21514d8981	787	* @}
AnnaBridge	156:ff21514d8981	788	*/
AnnaBridge	156:ff21514d8981	789
AnnaBridge	156:ff21514d8981	790	/* Private macro -------------------------------------------------------------*/
AnnaBridge	156:ff21514d8981	791	/** @defgroup FMC_LL_Private_Macros FMC Private Macros
AnnaBridge	156:ff21514d8981	792	* @{
AnnaBridge	156:ff21514d8981	793	*/
AnnaBridge	156:ff21514d8981	794
AnnaBridge	156:ff21514d8981	795	/** @defgroup FMC_LL_NOR_Macros FMC NOR/SRAM Macros
AnnaBridge	156:ff21514d8981	796	* @brief macros to handle NOR device enable/disable and read/write operations
AnnaBridge	156:ff21514d8981	797	* @{
AnnaBridge	156:ff21514d8981	798	*/
AnnaBridge	156:ff21514d8981	799	/**
AnnaBridge	156:ff21514d8981	800	* @brief Enable the NORSRAM device access.
AnnaBridge	156:ff21514d8981	801	* @param __INSTANCE__: FMC_NORSRAM Instance
AnnaBridge	156:ff21514d8981	802	* @param __BANK__: FMC_NORSRAM Bank
AnnaBridge	156:ff21514d8981	803	* @retval None
AnnaBridge	156:ff21514d8981	804	*/
AnnaBridge	156:ff21514d8981	805	#define __FMC_NORSRAM_ENABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)->BTCR[(__BANK__)] \|= FMC_BCR1_MBKEN)
AnnaBridge	156:ff21514d8981	806
AnnaBridge	156:ff21514d8981	807	/**
AnnaBridge	156:ff21514d8981	808	* @brief Disable the NORSRAM device access.
AnnaBridge	156:ff21514d8981	809	* @param __INSTANCE__: FMC_NORSRAM Instance
AnnaBridge	156:ff21514d8981	810	* @param __BANK__: FMC_NORSRAM Bank
AnnaBridge	156:ff21514d8981	811	* @retval None
AnnaBridge	156:ff21514d8981	812	*/
AnnaBridge	156:ff21514d8981	813	#define __FMC_NORSRAM_DISABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)->BTCR[(__BANK__)] &= ~FMC_BCR1_MBKEN)
AnnaBridge	156:ff21514d8981	814	/**
AnnaBridge	156:ff21514d8981	815	* @}
AnnaBridge	156:ff21514d8981	816	*/
AnnaBridge	156:ff21514d8981	817
AnnaBridge	156:ff21514d8981	818	/** @defgroup FMC_LL_NAND_Macros FMC NAND Macros
AnnaBridge	156:ff21514d8981	819	* @brief macros to handle NAND device enable/disable
AnnaBridge	156:ff21514d8981	820	* @{
AnnaBridge	156:ff21514d8981	821	*/
AnnaBridge	156:ff21514d8981	822	#if defined(STM32F446xx) \|\| defined(STM32F469xx) \|\| defined(STM32F479xx)
AnnaBridge	156:ff21514d8981	823	/**
AnnaBridge	156:ff21514d8981	824	* @brief Enable the NAND device access.
AnnaBridge	156:ff21514d8981	825	* @param __INSTANCE__: FMC_NAND Instance
AnnaBridge	156:ff21514d8981	826	* @param __BANK__: FMC_NAND Bank
AnnaBridge	156:ff21514d8981	827	* @retval None
AnnaBridge	156:ff21514d8981	828	*/
AnnaBridge	156:ff21514d8981	829	#define __FMC_NAND_ENABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)->PCR \|= FMC_PCR_PBKEN)
AnnaBridge	156:ff21514d8981	830
AnnaBridge	156:ff21514d8981	831	/**
AnnaBridge	156:ff21514d8981	832	* @brief Disable the NAND device access.
AnnaBridge	156:ff21514d8981	833	* @param __INSTANCE__: FMC_NAND Instance
AnnaBridge	156:ff21514d8981	834	* @param __BANK__: FMC_NAND Bank
AnnaBridge	156:ff21514d8981	835	* @retval None
AnnaBridge	156:ff21514d8981	836	*/
AnnaBridge	156:ff21514d8981	837	#define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)->PCR &= ~FMC_PCR_PBKEN)
AnnaBridge	156:ff21514d8981	838	#else /* defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx) */
AnnaBridge	156:ff21514d8981	839	/**
AnnaBridge	156:ff21514d8981	840	* @brief Enable the NAND device access.
AnnaBridge	156:ff21514d8981	841	* @param __INSTANCE__: FMC_NAND Instance
AnnaBridge	156:ff21514d8981	842	* @param __BANK__: FMC_NAND Bank
AnnaBridge	156:ff21514d8981	843	* @retval None
AnnaBridge	156:ff21514d8981	844	*/
AnnaBridge	156:ff21514d8981	845	#define __FMC_NAND_ENABLE(__INSTANCE__, __BANK__) (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)->PCR2 \|= FMC_PCR2_PBKEN): \
AnnaBridge	156:ff21514d8981	846	((__INSTANCE__)->PCR3 \|= FMC_PCR3_PBKEN))
AnnaBridge	156:ff21514d8981	847
AnnaBridge	156:ff21514d8981	848	/**
AnnaBridge	156:ff21514d8981	849	* @brief Disable the NAND device access.
AnnaBridge	156:ff21514d8981	850	* @param __INSTANCE__: FMC_NAND Instance
AnnaBridge	156:ff21514d8981	851	* @param __BANK__: FMC_NAND Bank
AnnaBridge	156:ff21514d8981	852	* @retval None
AnnaBridge	156:ff21514d8981	853	*/
AnnaBridge	156:ff21514d8981	854	#define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__) (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)->PCR2 &= ~FMC_PCR2_PBKEN): \
AnnaBridge	156:ff21514d8981	855	((__INSTANCE__)->PCR3 &= ~FMC_PCR3_PBKEN))
AnnaBridge	156:ff21514d8981	856
AnnaBridge	156:ff21514d8981	857	#endif /* defined(STM32F446xx) \|\| defined(STM32F469xx) \|\| defined(STM32F479xx) */
AnnaBridge	156:ff21514d8981	858	/**
AnnaBridge	156:ff21514d8981	859	* @}
AnnaBridge	156:ff21514d8981	860	*/
AnnaBridge	156:ff21514d8981	861	#if defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx)
AnnaBridge	156:ff21514d8981	862	/** @defgroup FMC_LL_PCCARD_Macros FMC PCCARD Macros
AnnaBridge	156:ff21514d8981	863	* @brief macros to handle SRAM read/write operations
AnnaBridge	156:ff21514d8981	864	* @{
AnnaBridge	156:ff21514d8981	865	*/
AnnaBridge	156:ff21514d8981	866	/**
AnnaBridge	156:ff21514d8981	867	* @brief Enable the PCCARD device access.
AnnaBridge	156:ff21514d8981	868	* @param __INSTANCE__: FMC_PCCARD Instance
AnnaBridge	156:ff21514d8981	869	* @retval None
AnnaBridge	156:ff21514d8981	870	*/
AnnaBridge	156:ff21514d8981	871	#define __FMC_PCCARD_ENABLE(__INSTANCE__) ((__INSTANCE__)->PCR4 \|= FMC_PCR4_PBKEN)
AnnaBridge	156:ff21514d8981	872
AnnaBridge	156:ff21514d8981	873	/**
AnnaBridge	156:ff21514d8981	874	* @brief Disable the PCCARD device access.
AnnaBridge	156:ff21514d8981	875	* @param __INSTANCE__: FMC_PCCARD Instance
AnnaBridge	156:ff21514d8981	876	* @retval None
AnnaBridge	156:ff21514d8981	877	*/
AnnaBridge	156:ff21514d8981	878	#define __FMC_PCCARD_DISABLE(__INSTANCE__) ((__INSTANCE__)->PCR4 &= ~FMC_PCR4_PBKEN)
AnnaBridge	156:ff21514d8981	879	/**
AnnaBridge	156:ff21514d8981	880	* @}
AnnaBridge	156:ff21514d8981	881	*/
AnnaBridge	156:ff21514d8981	882	#endif /* defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx) */
AnnaBridge	156:ff21514d8981	883
AnnaBridge	156:ff21514d8981	884	/** @defgroup FMC_LL_Flag_Interrupt_Macros FMC Flag&Interrupt Macros
AnnaBridge	156:ff21514d8981	885	* @brief macros to handle FMC flags and interrupts
AnnaBridge	156:ff21514d8981	886	* @{
AnnaBridge	156:ff21514d8981	887	*/
AnnaBridge	156:ff21514d8981	888	#if defined(STM32F446xx) \|\| defined(STM32F469xx) \|\| defined(STM32F479xx)
AnnaBridge	156:ff21514d8981	889	/**
AnnaBridge	156:ff21514d8981	890	* @brief Enable the NAND device interrupt.
AnnaBridge	156:ff21514d8981	891	* @param __INSTANCE__: FMC_NAND instance
AnnaBridge	156:ff21514d8981	892	* @param __BANK__: FMC_NAND Bank
AnnaBridge	156:ff21514d8981	893	* @param __INTERRUPT__: FMC_NAND interrupt
AnnaBridge	156:ff21514d8981	894	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	895	* @arg FMC_IT_RISING_EDGE: Interrupt rising edge.
AnnaBridge	156:ff21514d8981	896	* @arg FMC_IT_LEVEL: Interrupt level.
AnnaBridge	156:ff21514d8981	897	* @arg FMC_IT_FALLING_EDGE: Interrupt falling edge.
AnnaBridge	156:ff21514d8981	898	* @retval None
AnnaBridge	156:ff21514d8981	899	*/
AnnaBridge	156:ff21514d8981	900	#define __FMC_NAND_ENABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__) ((__INSTANCE__)->SR \|= (__INTERRUPT__))
AnnaBridge	156:ff21514d8981	901
AnnaBridge	156:ff21514d8981	902	/**
AnnaBridge	156:ff21514d8981	903	* @brief Disable the NAND device interrupt.
AnnaBridge	156:ff21514d8981	904	* @param __INSTANCE__: FMC_NAND Instance
AnnaBridge	156:ff21514d8981	905	* @param __BANK__: FMC_NAND Bank
AnnaBridge	156:ff21514d8981	906	* @param __INTERRUPT__: FMC_NAND interrupt
AnnaBridge	156:ff21514d8981	907	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	908	* @arg FMC_IT_RISING_EDGE: Interrupt rising edge.
AnnaBridge	156:ff21514d8981	909	* @arg FMC_IT_LEVEL: Interrupt level.
AnnaBridge	156:ff21514d8981	910	* @arg FMC_IT_FALLING_EDGE: Interrupt falling edge.
AnnaBridge	156:ff21514d8981	911	* @retval None
AnnaBridge	156:ff21514d8981	912	*/
AnnaBridge	156:ff21514d8981	913	#define __FMC_NAND_DISABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__) ((__INSTANCE__)->SR &= ~(__INTERRUPT__))
AnnaBridge	156:ff21514d8981	914
AnnaBridge	156:ff21514d8981	915	/**
AnnaBridge	156:ff21514d8981	916	* @brief Get flag status of the NAND device.
AnnaBridge	156:ff21514d8981	917	* @param __INSTANCE__: FMC_NAND Instance
AnnaBridge	156:ff21514d8981	918	* @param __BANK__: FMC_NAND Bank
AnnaBridge	156:ff21514d8981	919	* @param __FLAG__: FMC_NAND flag
AnnaBridge	156:ff21514d8981	920	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	921	* @arg FMC_FLAG_RISING_EDGE: Interrupt rising edge flag.
AnnaBridge	156:ff21514d8981	922	* @arg FMC_FLAG_LEVEL: Interrupt level edge flag.
AnnaBridge	156:ff21514d8981	923	* @arg FMC_FLAG_FALLING_EDGE: Interrupt falling edge flag.
AnnaBridge	156:ff21514d8981	924	* @arg FMC_FLAG_FEMPT: FIFO empty flag.
AnnaBridge	156:ff21514d8981	925	* @retval The state of FLAG (SET or RESET).
AnnaBridge	156:ff21514d8981	926	*/
AnnaBridge	156:ff21514d8981	927	#define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__) (((__INSTANCE__)->SR &(__FLAG__)) == (__FLAG__))
AnnaBridge	156:ff21514d8981	928	/**
AnnaBridge	156:ff21514d8981	929	* @brief Clear flag status of the NAND device.
AnnaBridge	156:ff21514d8981	930	* @param __INSTANCE__: FMC_NAND Instance
AnnaBridge	156:ff21514d8981	931	* @param __BANK__: FMC_NAND Bank
AnnaBridge	156:ff21514d8981	932	* @param __FLAG__: FMC_NAND flag
AnnaBridge	156:ff21514d8981	933	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	934	* @arg FMC_FLAG_RISING_EDGE: Interrupt rising edge flag.
AnnaBridge	156:ff21514d8981	935	* @arg FMC_FLAG_LEVEL: Interrupt level edge flag.
AnnaBridge	156:ff21514d8981	936	* @arg FMC_FLAG_FALLING_EDGE: Interrupt falling edge flag.
AnnaBridge	156:ff21514d8981	937	* @arg FMC_FLAG_FEMPT: FIFO empty flag.
AnnaBridge	156:ff21514d8981	938	* @retval None
AnnaBridge	156:ff21514d8981	939	*/
AnnaBridge	156:ff21514d8981	940	#define __FMC_NAND_CLEAR_FLAG(__INSTANCE__, __BANK__, __FLAG__) ((__INSTANCE__)->SR &= ~(__FLAG__))
AnnaBridge	156:ff21514d8981	941	#else /* defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx) */
AnnaBridge	156:ff21514d8981	942	/**
AnnaBridge	156:ff21514d8981	943	* @brief Enable the NAND device interrupt.
AnnaBridge	156:ff21514d8981	944	* @param __INSTANCE__: FMC_NAND instance
AnnaBridge	156:ff21514d8981	945	* @param __BANK__: FMC_NAND Bank
AnnaBridge	156:ff21514d8981	946	* @param __INTERRUPT__: FMC_NAND interrupt
AnnaBridge	156:ff21514d8981	947	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	948	* @arg FMC_IT_RISING_EDGE: Interrupt rising edge.
AnnaBridge	156:ff21514d8981	949	* @arg FMC_IT_LEVEL: Interrupt level.
AnnaBridge	156:ff21514d8981	950	* @arg FMC_IT_FALLING_EDGE: Interrupt falling edge.
AnnaBridge	156:ff21514d8981	951	* @retval None
AnnaBridge	156:ff21514d8981	952	*/
AnnaBridge	156:ff21514d8981	953	#define __FMC_NAND_ENABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__) (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)->SR2 \|= (__INTERRUPT__)): \
AnnaBridge	156:ff21514d8981	954	((__INSTANCE__)->SR3 \|= (__INTERRUPT__)))
AnnaBridge	156:ff21514d8981	955
AnnaBridge	156:ff21514d8981	956	/**
AnnaBridge	156:ff21514d8981	957	* @brief Disable the NAND device interrupt.
AnnaBridge	156:ff21514d8981	958	* @param __INSTANCE__: FMC_NAND Instance
AnnaBridge	156:ff21514d8981	959	* @param __BANK__: FMC_NAND Bank
AnnaBridge	156:ff21514d8981	960	* @param __INTERRUPT__: FMC_NAND interrupt
AnnaBridge	156:ff21514d8981	961	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	962	* @arg FMC_IT_RISING_EDGE: Interrupt rising edge.
AnnaBridge	156:ff21514d8981	963	* @arg FMC_IT_LEVEL: Interrupt level.
AnnaBridge	156:ff21514d8981	964	* @arg FMC_IT_FALLING_EDGE: Interrupt falling edge.
AnnaBridge	156:ff21514d8981	965	* @retval None
AnnaBridge	156:ff21514d8981	966	*/
AnnaBridge	156:ff21514d8981	967	#define __FMC_NAND_DISABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__) (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)->SR2 &= ~(__INTERRUPT__)): \
AnnaBridge	156:ff21514d8981	968	((__INSTANCE__)->SR3 &= ~(__INTERRUPT__)))
AnnaBridge	156:ff21514d8981	969
AnnaBridge	156:ff21514d8981	970	/**
AnnaBridge	156:ff21514d8981	971	* @brief Get flag status of the NAND device.
AnnaBridge	156:ff21514d8981	972	* @param __INSTANCE__: FMC_NAND Instance
AnnaBridge	156:ff21514d8981	973	* @param __BANK__: FMC_NAND Bank
AnnaBridge	156:ff21514d8981	974	* @param __FLAG__: FMC_NAND flag
AnnaBridge	156:ff21514d8981	975	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	976	* @arg FMC_FLAG_RISING_EDGE: Interrupt rising edge flag.
AnnaBridge	156:ff21514d8981	977	* @arg FMC_FLAG_LEVEL: Interrupt level edge flag.
AnnaBridge	156:ff21514d8981	978	* @arg FMC_FLAG_FALLING_EDGE: Interrupt falling edge flag.
AnnaBridge	156:ff21514d8981	979	* @arg FMC_FLAG_FEMPT: FIFO empty flag.
AnnaBridge	156:ff21514d8981	980	* @retval The state of FLAG (SET or RESET).
AnnaBridge	156:ff21514d8981	981	*/
AnnaBridge	156:ff21514d8981	982	#define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__) (((__BANK__) == FMC_NAND_BANK2)? (((__INSTANCE__)->SR2 &(__FLAG__)) == (__FLAG__)): \
AnnaBridge	156:ff21514d8981	983	(((__INSTANCE__)->SR3 &(__FLAG__)) == (__FLAG__)))
AnnaBridge	156:ff21514d8981	984	/**
AnnaBridge	156:ff21514d8981	985	* @brief Clear flag status of the NAND device.
AnnaBridge	156:ff21514d8981	986	* @param __INSTANCE__: FMC_NAND Instance
AnnaBridge	156:ff21514d8981	987	* @param __BANK__: FMC_NAND Bank
AnnaBridge	156:ff21514d8981	988	* @param __FLAG__: FMC_NAND flag
AnnaBridge	156:ff21514d8981	989	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	990	* @arg FMC_FLAG_RISING_EDGE: Interrupt rising edge flag.
AnnaBridge	156:ff21514d8981	991	* @arg FMC_FLAG_LEVEL: Interrupt level edge flag.
AnnaBridge	156:ff21514d8981	992	* @arg FMC_FLAG_FALLING_EDGE: Interrupt falling edge flag.
AnnaBridge	156:ff21514d8981	993	* @arg FMC_FLAG_FEMPT: FIFO empty flag.
AnnaBridge	156:ff21514d8981	994	* @retval None
AnnaBridge	156:ff21514d8981	995	*/
AnnaBridge	156:ff21514d8981	996	#define __FMC_NAND_CLEAR_FLAG(__INSTANCE__, __BANK__, __FLAG__) (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)->SR2 &= ~(__FLAG__)): \
AnnaBridge	156:ff21514d8981	997	((__INSTANCE__)->SR3 &= ~(__FLAG__)))
AnnaBridge	156:ff21514d8981	998	#endif /* defined(STM32F446xx) \|\| defined(STM32F469xx) \|\| defined(STM32F479xx) */
AnnaBridge	156:ff21514d8981	999
AnnaBridge	156:ff21514d8981	1000	#if defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx)
AnnaBridge	156:ff21514d8981	1001	/**
AnnaBridge	156:ff21514d8981	1002	* @brief Enable the PCCARD device interrupt.
AnnaBridge	156:ff21514d8981	1003	* @param __INSTANCE__: FMC_PCCARD instance
AnnaBridge	156:ff21514d8981	1004	* @param __INTERRUPT__: FMC_PCCARD interrupt
AnnaBridge	156:ff21514d8981	1005	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	1006	* @arg FMC_IT_RISING_EDGE: Interrupt rising edge.
AnnaBridge	156:ff21514d8981	1007	* @arg FMC_IT_LEVEL: Interrupt level.
AnnaBridge	156:ff21514d8981	1008	* @arg FMC_IT_FALLING_EDGE: Interrupt falling edge.
AnnaBridge	156:ff21514d8981	1009	* @retval None
AnnaBridge	156:ff21514d8981	1010	*/
AnnaBridge	156:ff21514d8981	1011	#define __FMC_PCCARD_ENABLE_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->SR4 \|= (__INTERRUPT__))
AnnaBridge	156:ff21514d8981	1012
AnnaBridge	156:ff21514d8981	1013	/**
AnnaBridge	156:ff21514d8981	1014	* @brief Disable the PCCARD device interrupt.
AnnaBridge	156:ff21514d8981	1015	* @param __INSTANCE__: FMC_PCCARD instance
AnnaBridge	156:ff21514d8981	1016	* @param __INTERRUPT__: FMC_PCCARD interrupt
AnnaBridge	156:ff21514d8981	1017	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	1018	* @arg FMC_IT_RISING_EDGE: Interrupt rising edge.
AnnaBridge	156:ff21514d8981	1019	* @arg FMC_IT_LEVEL: Interrupt level.
AnnaBridge	156:ff21514d8981	1020	* @arg FMC_IT_FALLING_EDGE: Interrupt falling edge.
AnnaBridge	156:ff21514d8981	1021	* @retval None
AnnaBridge	156:ff21514d8981	1022	*/
AnnaBridge	156:ff21514d8981	1023	#define __FMC_PCCARD_DISABLE_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->SR4 &= ~(__INTERRUPT__))
AnnaBridge	156:ff21514d8981	1024
AnnaBridge	156:ff21514d8981	1025	/**
AnnaBridge	156:ff21514d8981	1026	* @brief Get flag status of the PCCARD device.
AnnaBridge	156:ff21514d8981	1027	* @param __INSTANCE__: FMC_PCCARD instance
AnnaBridge	156:ff21514d8981	1028	* @param __FLAG__: FMC_PCCARD flag
AnnaBridge	156:ff21514d8981	1029	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	1030	* @arg FMC_FLAG_RISING_EDGE: Interrupt rising edge flag.
AnnaBridge	156:ff21514d8981	1031	* @arg FMC_FLAG_LEVEL: Interrupt level edge flag.
AnnaBridge	156:ff21514d8981	1032	* @arg FMC_FLAG_FALLING_EDGE: Interrupt falling edge flag.
AnnaBridge	156:ff21514d8981	1033	* @arg FMC_FLAG_FEMPT: FIFO empty flag.
AnnaBridge	156:ff21514d8981	1034	* @retval The state of FLAG (SET or RESET).
AnnaBridge	156:ff21514d8981	1035	*/
AnnaBridge	156:ff21514d8981	1036	#define __FMC_PCCARD_GET_FLAG(__INSTANCE__, __FLAG__) (((__INSTANCE__)->SR4 &(__FLAG__)) == (__FLAG__))
AnnaBridge	156:ff21514d8981	1037
AnnaBridge	156:ff21514d8981	1038	/**
AnnaBridge	156:ff21514d8981	1039	* @brief Clear flag status of the PCCARD device.
AnnaBridge	156:ff21514d8981	1040	* @param __INSTANCE__: FMC_PCCARD instance
AnnaBridge	156:ff21514d8981	1041	* @param __FLAG__: FMC_PCCARD flag
AnnaBridge	156:ff21514d8981	1042	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	1043	* @arg FMC_FLAG_RISING_EDGE: Interrupt rising edge flag.
AnnaBridge	156:ff21514d8981	1044	* @arg FMC_FLAG_LEVEL: Interrupt level edge flag.
AnnaBridge	156:ff21514d8981	1045	* @arg FMC_FLAG_FALLING_EDGE: Interrupt falling edge flag.
AnnaBridge	156:ff21514d8981	1046	* @arg FMC_FLAG_FEMPT: FIFO empty flag.
AnnaBridge	156:ff21514d8981	1047	* @retval None
AnnaBridge	156:ff21514d8981	1048	*/
AnnaBridge	156:ff21514d8981	1049	#define __FMC_PCCARD_CLEAR_FLAG(__INSTANCE__, __FLAG__) ((__INSTANCE__)->SR4 &= ~(__FLAG__))
AnnaBridge	156:ff21514d8981	1050	#endif /* defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx) */
AnnaBridge	156:ff21514d8981	1051
AnnaBridge	156:ff21514d8981	1052	/**
AnnaBridge	156:ff21514d8981	1053	* @brief Enable the SDRAM device interrupt.
AnnaBridge	156:ff21514d8981	1054	* @param __INSTANCE__: FMC_SDRAM instance
AnnaBridge	156:ff21514d8981	1055	* @param __INTERRUPT__: FMC_SDRAM interrupt
AnnaBridge	156:ff21514d8981	1056	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	1057	* @arg FMC_IT_REFRESH_ERROR: Interrupt refresh error
AnnaBridge	156:ff21514d8981	1058	* @retval None
AnnaBridge	156:ff21514d8981	1059	*/
AnnaBridge	156:ff21514d8981	1060	#define __FMC_SDRAM_ENABLE_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->SDRTR \|= (__INTERRUPT__))
AnnaBridge	156:ff21514d8981	1061
AnnaBridge	156:ff21514d8981	1062	/**
AnnaBridge	156:ff21514d8981	1063	* @brief Disable the SDRAM device interrupt.
AnnaBridge	156:ff21514d8981	1064	* @param __INSTANCE__: FMC_SDRAM instance
AnnaBridge	156:ff21514d8981	1065	* @param __INTERRUPT__: FMC_SDRAM interrupt
AnnaBridge	156:ff21514d8981	1066	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	1067	* @arg FMC_IT_REFRESH_ERROR: Interrupt refresh error
AnnaBridge	156:ff21514d8981	1068	* @retval None
AnnaBridge	156:ff21514d8981	1069	*/
AnnaBridge	156:ff21514d8981	1070	#define __FMC_SDRAM_DISABLE_IT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->SDRTR &= ~(__INTERRUPT__))
AnnaBridge	156:ff21514d8981	1071
AnnaBridge	156:ff21514d8981	1072	/**
AnnaBridge	156:ff21514d8981	1073	* @brief Get flag status of the SDRAM device.
AnnaBridge	156:ff21514d8981	1074	* @param __INSTANCE__: FMC_SDRAM instance
AnnaBridge	156:ff21514d8981	1075	* @param __FLAG__: FMC_SDRAM flag
AnnaBridge	156:ff21514d8981	1076	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	1077	* @arg FMC_SDRAM_FLAG_REFRESH_IT: Interrupt refresh error.
AnnaBridge	156:ff21514d8981	1078	* @arg FMC_SDRAM_FLAG_BUSY: SDRAM busy flag.
AnnaBridge	156:ff21514d8981	1079	* @arg FMC_SDRAM_FLAG_REFRESH_ERROR: Refresh error flag.
AnnaBridge	156:ff21514d8981	1080	* @retval The state of FLAG (SET or RESET).
AnnaBridge	156:ff21514d8981	1081	*/
AnnaBridge	156:ff21514d8981	1082	#define __FMC_SDRAM_GET_FLAG(__INSTANCE__, __FLAG__) (((__INSTANCE__)->SDSR &(__FLAG__)) == (__FLAG__))
AnnaBridge	156:ff21514d8981	1083
AnnaBridge	156:ff21514d8981	1084	/**
AnnaBridge	156:ff21514d8981	1085	* @brief Clear flag status of the SDRAM device.
AnnaBridge	156:ff21514d8981	1086	* @param __INSTANCE__: FMC_SDRAM instance
AnnaBridge	156:ff21514d8981	1087	* @param __FLAG__: FMC_SDRAM flag
AnnaBridge	156:ff21514d8981	1088	* This parameter can be any combination of the following values:
AnnaBridge	156:ff21514d8981	1089	* @arg FMC_SDRAM_FLAG_REFRESH_ERROR
AnnaBridge	156:ff21514d8981	1090	* @retval None
AnnaBridge	156:ff21514d8981	1091	*/
AnnaBridge	156:ff21514d8981	1092	#define __FMC_SDRAM_CLEAR_FLAG(__INSTANCE__, __FLAG__) ((__INSTANCE__)->SDRTR \|= (__FLAG__))
AnnaBridge	156:ff21514d8981	1093	/**
AnnaBridge	156:ff21514d8981	1094	* @}
AnnaBridge	156:ff21514d8981	1095	*/
AnnaBridge	156:ff21514d8981	1096
AnnaBridge	156:ff21514d8981	1097	/** @defgroup FSMC_LL_Assert_Macros FSMC Assert Macros
AnnaBridge	156:ff21514d8981	1098	* @{
AnnaBridge	156:ff21514d8981	1099	*/
AnnaBridge	156:ff21514d8981	1100	#define IS_FMC_NORSRAM_BANK(BANK) (((BANK) == FMC_NORSRAM_BANK1) \|\| \
AnnaBridge	156:ff21514d8981	1101	((BANK) == FMC_NORSRAM_BANK2) \|\| \
AnnaBridge	156:ff21514d8981	1102	((BANK) == FMC_NORSRAM_BANK3) \|\| \
AnnaBridge	156:ff21514d8981	1103	((BANK) == FMC_NORSRAM_BANK4))
AnnaBridge	156:ff21514d8981	1104
AnnaBridge	156:ff21514d8981	1105	#define IS_FMC_MUX(__MUX__) (((__MUX__) == FMC_DATA_ADDRESS_MUX_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1106	((__MUX__) == FMC_DATA_ADDRESS_MUX_ENABLE))
AnnaBridge	156:ff21514d8981	1107
AnnaBridge	156:ff21514d8981	1108	#define IS_FMC_MEMORY(__MEMORY__) (((__MEMORY__) == FMC_MEMORY_TYPE_SRAM) \|\| \
AnnaBridge	156:ff21514d8981	1109	((__MEMORY__) == FMC_MEMORY_TYPE_PSRAM)\|\| \
AnnaBridge	156:ff21514d8981	1110	((__MEMORY__) == FMC_MEMORY_TYPE_NOR))
AnnaBridge	156:ff21514d8981	1111
AnnaBridge	156:ff21514d8981	1112	#define IS_FMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_8) \|\| \
AnnaBridge	156:ff21514d8981	1113	((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_16) \|\| \
AnnaBridge	156:ff21514d8981	1114	((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_32))
AnnaBridge	156:ff21514d8981	1115
AnnaBridge	156:ff21514d8981	1116	#define IS_FMC_ACCESS_MODE(__MODE__) (((__MODE__) == FMC_ACCESS_MODE_A) \|\| \
AnnaBridge	156:ff21514d8981	1117	((__MODE__) == FMC_ACCESS_MODE_B) \|\| \
AnnaBridge	156:ff21514d8981	1118	((__MODE__) == FMC_ACCESS_MODE_C) \|\| \
AnnaBridge	156:ff21514d8981	1119	((__MODE__) == FMC_ACCESS_MODE_D))
AnnaBridge	156:ff21514d8981	1120
AnnaBridge	156:ff21514d8981	1121	#define IS_FMC_NAND_BANK(BANK) (((BANK) == FMC_NAND_BANK2) \|\| \
AnnaBridge	156:ff21514d8981	1122	((BANK) == FMC_NAND_BANK3))
AnnaBridge	156:ff21514d8981	1123
AnnaBridge	156:ff21514d8981	1124	#define IS_FMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FMC_NAND_PCC_WAIT_FEATURE_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1125	((FEATURE) == FMC_NAND_PCC_WAIT_FEATURE_ENABLE))
AnnaBridge	156:ff21514d8981	1126
AnnaBridge	156:ff21514d8981	1127	#define IS_FMC_NAND_MEMORY_WIDTH(WIDTH) (((WIDTH) == FMC_NAND_PCC_MEM_BUS_WIDTH_8) \|\| \
AnnaBridge	156:ff21514d8981	1128	((WIDTH) == FMC_NAND_PCC_MEM_BUS_WIDTH_16))
AnnaBridge	156:ff21514d8981	1129
AnnaBridge	156:ff21514d8981	1130	#define IS_FMC_ECC_STATE(STATE) (((STATE) == FMC_NAND_ECC_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1131	((STATE) == FMC_NAND_ECC_ENABLE))
AnnaBridge	156:ff21514d8981	1132
AnnaBridge	156:ff21514d8981	1133	#define IS_FMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FMC_NAND_ECC_PAGE_SIZE_256BYTE) \|\| \
AnnaBridge	156:ff21514d8981	1134	((SIZE) == FMC_NAND_ECC_PAGE_SIZE_512BYTE) \|\| \
AnnaBridge	156:ff21514d8981	1135	((SIZE) == FMC_NAND_ECC_PAGE_SIZE_1024BYTE) \|\| \
AnnaBridge	156:ff21514d8981	1136	((SIZE) == FMC_NAND_ECC_PAGE_SIZE_2048BYTE) \|\| \
AnnaBridge	156:ff21514d8981	1137	((SIZE) == FMC_NAND_ECC_PAGE_SIZE_4096BYTE) \|\| \
AnnaBridge	156:ff21514d8981	1138	((SIZE) == FMC_NAND_ECC_PAGE_SIZE_8192BYTE))
AnnaBridge	156:ff21514d8981	1139
AnnaBridge	156:ff21514d8981	1140	#define IS_FMC_TCLR_TIME(TIME) ((TIME) <= 255U)
AnnaBridge	156:ff21514d8981	1141
AnnaBridge	156:ff21514d8981	1142	#define IS_FMC_TAR_TIME(TIME) ((TIME) <= 255U)
AnnaBridge	156:ff21514d8981	1143
AnnaBridge	156:ff21514d8981	1144	#define IS_FMC_SETUP_TIME(TIME) ((TIME) <= 255U)
AnnaBridge	156:ff21514d8981	1145
AnnaBridge	156:ff21514d8981	1146	#define IS_FMC_WAIT_TIME(TIME) ((TIME) <= 255U)
AnnaBridge	156:ff21514d8981	1147
AnnaBridge	156:ff21514d8981	1148	#define IS_FMC_HOLD_TIME(TIME) ((TIME) <= 255U)
AnnaBridge	156:ff21514d8981	1149
AnnaBridge	156:ff21514d8981	1150	#define IS_FMC_HIZ_TIME(TIME) ((TIME) <= 255U)
AnnaBridge	156:ff21514d8981	1151
AnnaBridge	156:ff21514d8981	1152	#define IS_FMC_NORSRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_DEVICE)
AnnaBridge	156:ff21514d8981	1153
AnnaBridge	156:ff21514d8981	1154	#define IS_FMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_EXTENDED_DEVICE)
AnnaBridge	156:ff21514d8981	1155
AnnaBridge	156:ff21514d8981	1156	#define IS_FMC_NAND_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NAND_DEVICE)
AnnaBridge	156:ff21514d8981	1157
AnnaBridge	156:ff21514d8981	1158	#define IS_FMC_PCCARD_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_PCCARD_DEVICE)
AnnaBridge	156:ff21514d8981	1159
AnnaBridge	156:ff21514d8981	1160	#define IS_FMC_BURSTMODE(__STATE__) (((__STATE__) == FMC_BURST_ACCESS_MODE_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1161	((__STATE__) == FMC_BURST_ACCESS_MODE_ENABLE))
AnnaBridge	156:ff21514d8981	1162
AnnaBridge	156:ff21514d8981	1163	#define IS_FMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_LOW) \|\| \
AnnaBridge	156:ff21514d8981	1164	((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_HIGH))
AnnaBridge	156:ff21514d8981	1165
AnnaBridge	156:ff21514d8981	1166	#if defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx)
AnnaBridge	156:ff21514d8981	1167	#define IS_FMC_WRAP_MODE(__MODE__) (((__MODE__) == FMC_WRAP_MODE_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1168	((__MODE__) == FMC_WRAP_MODE_ENABLE))
AnnaBridge	156:ff21514d8981	1169	#endif /* STM32F427xx \|\| STM32F437xx \|\| STM32F429xx \|\| STM32F439xx */
AnnaBridge	156:ff21514d8981	1170
AnnaBridge	156:ff21514d8981	1171	#define IS_FMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FMC_WAIT_TIMING_BEFORE_WS) \|\| \
AnnaBridge	156:ff21514d8981	1172	((__ACTIVE__) == FMC_WAIT_TIMING_DURING_WS))
AnnaBridge	156:ff21514d8981	1173
AnnaBridge	156:ff21514d8981	1174	#define IS_FMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FMC_WRITE_OPERATION_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1175	((__OPERATION__) == FMC_WRITE_OPERATION_ENABLE))
AnnaBridge	156:ff21514d8981	1176
AnnaBridge	156:ff21514d8981	1177	#define IS_FMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FMC_WAIT_SIGNAL_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1178	((__SIGNAL__) == FMC_WAIT_SIGNAL_ENABLE))
AnnaBridge	156:ff21514d8981	1179
AnnaBridge	156:ff21514d8981	1180	#define IS_FMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FMC_EXTENDED_MODE_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1181	((__MODE__) == FMC_EXTENDED_MODE_ENABLE))
AnnaBridge	156:ff21514d8981	1182
AnnaBridge	156:ff21514d8981	1183	#define IS_FMC_ASYNWAIT(__STATE__) (((__STATE__) == FMC_ASYNCHRONOUS_WAIT_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1184	((__STATE__) == FMC_ASYNCHRONOUS_WAIT_ENABLE))
AnnaBridge	156:ff21514d8981	1185
AnnaBridge	156:ff21514d8981	1186	#define IS_FMC_WRITE_BURST(__BURST__) (((__BURST__) == FMC_WRITE_BURST_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1187	((__BURST__) == FMC_WRITE_BURST_ENABLE))
AnnaBridge	156:ff21514d8981	1188
AnnaBridge	156:ff21514d8981	1189	#define IS_FMC_CONTINOUS_CLOCK(CCLOCK) (((CCLOCK) == FMC_CONTINUOUS_CLOCK_SYNC_ONLY) \|\| \
AnnaBridge	156:ff21514d8981	1190	((CCLOCK) == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC))
AnnaBridge	156:ff21514d8981	1191
AnnaBridge	156:ff21514d8981	1192	#define IS_FMC_ADDRESS_SETUP_TIME(__TIME__) ((__TIME__) <= 15U)
AnnaBridge	156:ff21514d8981	1193
AnnaBridge	156:ff21514d8981	1194	#define IS_FMC_ADDRESS_HOLD_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 15U))
AnnaBridge	156:ff21514d8981	1195
AnnaBridge	156:ff21514d8981	1196	#define IS_FMC_DATASETUP_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 255U))
AnnaBridge	156:ff21514d8981	1197
AnnaBridge	156:ff21514d8981	1198	#define IS_FMC_TURNAROUND_TIME(__TIME__) ((__TIME__) <= 15U)
AnnaBridge	156:ff21514d8981	1199
AnnaBridge	156:ff21514d8981	1200	#define IS_FMC_DATA_LATENCY(__LATENCY__) (((__LATENCY__) > 1U) && ((__LATENCY__) <= 17U))
AnnaBridge	156:ff21514d8981	1201
AnnaBridge	156:ff21514d8981	1202	#define IS_FMC_CLK_DIV(DIV) (((DIV) > 1U) && ((DIV) <= 16U))
AnnaBridge	156:ff21514d8981	1203
AnnaBridge	156:ff21514d8981	1204	#define IS_FMC_SDRAM_BANK(BANK) (((BANK) == FMC_SDRAM_BANK1) \|\| \
AnnaBridge	156:ff21514d8981	1205	((BANK) == FMC_SDRAM_BANK2))
AnnaBridge	156:ff21514d8981	1206
AnnaBridge	156:ff21514d8981	1207	#define IS_FMC_COLUMNBITS_NUMBER(COLUMN) (((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_8) \|\| \
AnnaBridge	156:ff21514d8981	1208	((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_9) \|\| \
AnnaBridge	156:ff21514d8981	1209	((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_10) \|\| \
AnnaBridge	156:ff21514d8981	1210	((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_11))
AnnaBridge	156:ff21514d8981	1211
AnnaBridge	156:ff21514d8981	1212	#define IS_FMC_ROWBITS_NUMBER(ROW) (((ROW) == FMC_SDRAM_ROW_BITS_NUM_11) \|\| \
AnnaBridge	156:ff21514d8981	1213	((ROW) == FMC_SDRAM_ROW_BITS_NUM_12) \|\| \
AnnaBridge	156:ff21514d8981	1214	((ROW) == FMC_SDRAM_ROW_BITS_NUM_13))
AnnaBridge	156:ff21514d8981	1215
AnnaBridge	156:ff21514d8981	1216	#define IS_FMC_SDMEMORY_WIDTH(WIDTH) (((WIDTH) == FMC_SDRAM_MEM_BUS_WIDTH_8) \|\| \
AnnaBridge	156:ff21514d8981	1217	((WIDTH) == FMC_SDRAM_MEM_BUS_WIDTH_16) \|\| \
AnnaBridge	156:ff21514d8981	1218	((WIDTH) == FMC_SDRAM_MEM_BUS_WIDTH_32))
AnnaBridge	156:ff21514d8981	1219
AnnaBridge	156:ff21514d8981	1220	#define IS_FMC_INTERNALBANK_NUMBER(NUMBER) (((NUMBER) == FMC_SDRAM_INTERN_BANKS_NUM_2) \|\| \
AnnaBridge	156:ff21514d8981	1221	((NUMBER) == FMC_SDRAM_INTERN_BANKS_NUM_4))
AnnaBridge	156:ff21514d8981	1222
AnnaBridge	156:ff21514d8981	1223
AnnaBridge	156:ff21514d8981	1224	#define IS_FMC_CAS_LATENCY(LATENCY) (((LATENCY) == FMC_SDRAM_CAS_LATENCY_1) \|\| \
AnnaBridge	156:ff21514d8981	1225	((LATENCY) == FMC_SDRAM_CAS_LATENCY_2) \|\| \
AnnaBridge	156:ff21514d8981	1226	((LATENCY) == FMC_SDRAM_CAS_LATENCY_3))
AnnaBridge	156:ff21514d8981	1227
AnnaBridge	156:ff21514d8981	1228	#define IS_FMC_SDCLOCK_PERIOD(PERIOD) (((PERIOD) == FMC_SDRAM_CLOCK_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1229	((PERIOD) == FMC_SDRAM_CLOCK_PERIOD_2) \|\| \
AnnaBridge	156:ff21514d8981	1230	((PERIOD) == FMC_SDRAM_CLOCK_PERIOD_3))
AnnaBridge	156:ff21514d8981	1231
AnnaBridge	156:ff21514d8981	1232	#define IS_FMC_READ_BURST(RBURST) (((RBURST) == FMC_SDRAM_RBURST_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1233	((RBURST) == FMC_SDRAM_RBURST_ENABLE))
AnnaBridge	156:ff21514d8981	1234
AnnaBridge	156:ff21514d8981	1235
AnnaBridge	156:ff21514d8981	1236	#define IS_FMC_READPIPE_DELAY(DELAY) (((DELAY) == FMC_SDRAM_RPIPE_DELAY_0) \|\| \
AnnaBridge	156:ff21514d8981	1237	((DELAY) == FMC_SDRAM_RPIPE_DELAY_1) \|\| \
AnnaBridge	156:ff21514d8981	1238	((DELAY) == FMC_SDRAM_RPIPE_DELAY_2))
AnnaBridge	156:ff21514d8981	1239
AnnaBridge	156:ff21514d8981	1240	#define IS_FMC_LOADTOACTIVE_DELAY(DELAY) (((DELAY) > 0U) && ((DELAY) <= 16U))
AnnaBridge	156:ff21514d8981	1241
AnnaBridge	156:ff21514d8981	1242	#define IS_FMC_EXITSELFREFRESH_DELAY(DELAY) (((DELAY) > 0U) && ((DELAY) <= 16U))
AnnaBridge	156:ff21514d8981	1243
AnnaBridge	156:ff21514d8981	1244	#define IS_FMC_SELFREFRESH_TIME(TIME) (((TIME) > 0U) && ((TIME) <= 16U))
AnnaBridge	156:ff21514d8981	1245
AnnaBridge	156:ff21514d8981	1246	#define IS_FMC_ROWCYCLE_DELAY(DELAY) (((DELAY) > 0U) && ((DELAY) <= 16U))
AnnaBridge	156:ff21514d8981	1247
AnnaBridge	156:ff21514d8981	1248	#define IS_FMC_WRITE_RECOVERY_TIME(TIME) (((TIME) > 0U) && ((TIME) <= 16U))
AnnaBridge	156:ff21514d8981	1249
AnnaBridge	156:ff21514d8981	1250	#define IS_FMC_RP_DELAY(DELAY) (((DELAY) > 0U) && ((DELAY) <= 16U))
AnnaBridge	156:ff21514d8981	1251
AnnaBridge	156:ff21514d8981	1252	#define IS_FMC_RCD_DELAY(DELAY) (((DELAY) > 0U) && ((DELAY) <= 16U))
AnnaBridge	156:ff21514d8981	1253
AnnaBridge	156:ff21514d8981	1254	#define IS_FMC_COMMAND_MODE(COMMAND) (((COMMAND) == FMC_SDRAM_CMD_NORMAL_MODE) \|\| \
AnnaBridge	156:ff21514d8981	1255	((COMMAND) == FMC_SDRAM_CMD_CLK_ENABLE) \|\| \
AnnaBridge	156:ff21514d8981	1256	((COMMAND) == FMC_SDRAM_CMD_PALL) \|\| \
AnnaBridge	156:ff21514d8981	1257	((COMMAND) == FMC_SDRAM_CMD_AUTOREFRESH_MODE) \|\| \
AnnaBridge	156:ff21514d8981	1258	((COMMAND) == FMC_SDRAM_CMD_LOAD_MODE) \|\| \
AnnaBridge	156:ff21514d8981	1259	((COMMAND) == FMC_SDRAM_CMD_SELFREFRESH_MODE) \|\| \
AnnaBridge	156:ff21514d8981	1260	((COMMAND) == FMC_SDRAM_CMD_POWERDOWN_MODE))
AnnaBridge	156:ff21514d8981	1261
AnnaBridge	156:ff21514d8981	1262	#define IS_FMC_COMMAND_TARGET(TARGET) (((TARGET) == FMC_SDRAM_CMD_TARGET_BANK1) \|\| \
AnnaBridge	156:ff21514d8981	1263	((TARGET) == FMC_SDRAM_CMD_TARGET_BANK2) \|\| \
AnnaBridge	156:ff21514d8981	1264	((TARGET) == FMC_SDRAM_CMD_TARGET_BANK1_2))
AnnaBridge	156:ff21514d8981	1265
AnnaBridge	156:ff21514d8981	1266	#define IS_FMC_AUTOREFRESH_NUMBER(NUMBER) (((NUMBER) > 0U) && ((NUMBER) <= 16U))
AnnaBridge	156:ff21514d8981	1267
AnnaBridge	156:ff21514d8981	1268	#define IS_FMC_MODE_REGISTER(CONTENT) ((CONTENT) <= 8191U)
AnnaBridge	156:ff21514d8981	1269
AnnaBridge	156:ff21514d8981	1270	#define IS_FMC_REFRESH_RATE(RATE) ((RATE) <= 8191U)
AnnaBridge	156:ff21514d8981	1271
AnnaBridge	156:ff21514d8981	1272	#define IS_FMC_SDRAM_DEVICE(INSTANCE) ((INSTANCE) == FMC_SDRAM_DEVICE)
AnnaBridge	156:ff21514d8981	1273
AnnaBridge	156:ff21514d8981	1274	#define IS_FMC_WRITE_PROTECTION(WRITE) (((WRITE) == FMC_SDRAM_WRITE_PROTECTION_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1275	((WRITE) == FMC_SDRAM_WRITE_PROTECTION_ENABLE))
AnnaBridge	156:ff21514d8981	1276
AnnaBridge	156:ff21514d8981	1277	#define IS_FMC_PAGESIZE(SIZE) (((SIZE) == FMC_PAGE_SIZE_NONE) \|\| \
AnnaBridge	156:ff21514d8981	1278	((SIZE) == FMC_PAGE_SIZE_128) \|\| \
AnnaBridge	156:ff21514d8981	1279	((SIZE) == FMC_PAGE_SIZE_256) \|\| \
AnnaBridge	156:ff21514d8981	1280	((SIZE) == FMC_PAGE_SIZE_512) \|\| \
AnnaBridge	156:ff21514d8981	1281	((SIZE) == FMC_PAGE_SIZE_1024))
AnnaBridge	156:ff21514d8981	1282
AnnaBridge	156:ff21514d8981	1283	#if defined (STM32F446xx) \|\| defined(STM32F469xx) \|\| defined(STM32F479xx)
AnnaBridge	156:ff21514d8981	1284	#define IS_FMC_WRITE_FIFO(FIFO) (((FIFO) == FMC_WRITE_FIFO_DISABLE) \|\| \
AnnaBridge	156:ff21514d8981	1285	((FIFO) == FMC_WRITE_FIFO_ENABLE))
AnnaBridge	156:ff21514d8981	1286	#endif /* STM32F446xx \|\| STM32F469xx \|\| STM32F479xx */
AnnaBridge	156:ff21514d8981	1287
AnnaBridge	156:ff21514d8981	1288	/**
AnnaBridge	156:ff21514d8981	1289	* @}
AnnaBridge	156:ff21514d8981	1290	*/
AnnaBridge	156:ff21514d8981	1291
AnnaBridge	156:ff21514d8981	1292	/**
AnnaBridge	156:ff21514d8981	1293	* @}
AnnaBridge	156:ff21514d8981	1294	*/
AnnaBridge	156:ff21514d8981	1295
AnnaBridge	156:ff21514d8981	1296	/* Private functions ---------------------------------------------------------*/
AnnaBridge	156:ff21514d8981	1297	/** @defgroup FMC_LL_Private_Functions FMC LL Private Functions
AnnaBridge	156:ff21514d8981	1298	* @{
AnnaBridge	156:ff21514d8981	1299	*/
AnnaBridge	156:ff21514d8981	1300
AnnaBridge	156:ff21514d8981	1301	/** @defgroup FMC_LL_NORSRAM NOR SRAM
AnnaBridge	156:ff21514d8981	1302	* @{
AnnaBridge	156:ff21514d8981	1303	*/
AnnaBridge	156:ff21514d8981	1304	/** @defgroup FMC_LL_NORSRAM_Private_Functions_Group1 NOR SRAM Initialization/de-initialization functions
AnnaBridge	156:ff21514d8981	1305	* @{
AnnaBridge	156:ff21514d8981	1306	*/
AnnaBridge	156:ff21514d8981	1307	HAL_StatusTypeDef FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef Device, FMC_NORSRAM_InitTypeDef Init);
AnnaBridge	156:ff21514d8981	1308	HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef Device, FMC_NORSRAM_TimingTypeDef Timing, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1309	HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef Device, FMC_NORSRAM_TimingTypeDef Timing, uint32_t Bank, uint32_t ExtendedMode);
AnnaBridge	156:ff21514d8981	1310	HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef Device, FMC_NORSRAM_EXTENDED_TypeDef ExDevice, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1311	/**
AnnaBridge	156:ff21514d8981	1312	* @}
AnnaBridge	156:ff21514d8981	1313	*/
AnnaBridge	156:ff21514d8981	1314
AnnaBridge	156:ff21514d8981	1315	/** @defgroup FMC_LL_NORSRAM_Private_Functions_Group2 NOR SRAM Control functions
AnnaBridge	156:ff21514d8981	1316	* @{
AnnaBridge	156:ff21514d8981	1317	*/
AnnaBridge	156:ff21514d8981	1318	HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1319	HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1320	/**
AnnaBridge	156:ff21514d8981	1321	* @}
AnnaBridge	156:ff21514d8981	1322	*/
AnnaBridge	156:ff21514d8981	1323	/**
AnnaBridge	156:ff21514d8981	1324	* @}
AnnaBridge	156:ff21514d8981	1325	*/
AnnaBridge	156:ff21514d8981	1326
AnnaBridge	156:ff21514d8981	1327	/** @defgroup FMC_LL_NAND NAND
AnnaBridge	156:ff21514d8981	1328	* @{
AnnaBridge	156:ff21514d8981	1329	*/
AnnaBridge	156:ff21514d8981	1330	/** @defgroup FMC_LL_NAND_Private_Functions_Group1 NAND Initialization/de-initialization functions
AnnaBridge	156:ff21514d8981	1331	* @{
AnnaBridge	156:ff21514d8981	1332	*/
AnnaBridge	156:ff21514d8981	1333	HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef Device, FMC_NAND_InitTypeDef Init);
AnnaBridge	156:ff21514d8981	1334	HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef Device, FMC_NAND_PCC_TimingTypeDef Timing, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1335	HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef Device, FMC_NAND_PCC_TimingTypeDef Timing, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1336	HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1337	/**
AnnaBridge	156:ff21514d8981	1338	* @}
AnnaBridge	156:ff21514d8981	1339	*/
AnnaBridge	156:ff21514d8981	1340
AnnaBridge	156:ff21514d8981	1341	/** @defgroup FMC_LL_NAND_Private_Functions_Group2 NAND Control functions
AnnaBridge	156:ff21514d8981	1342	* @{
AnnaBridge	156:ff21514d8981	1343	*/
AnnaBridge	156:ff21514d8981	1344	HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1345	HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1346	HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef Device, uint32_t ECCval, uint32_t Bank, uint32_t Timeout);
AnnaBridge	156:ff21514d8981	1347
AnnaBridge	156:ff21514d8981	1348	/**
AnnaBridge	156:ff21514d8981	1349	* @}
AnnaBridge	156:ff21514d8981	1350	*/
AnnaBridge	156:ff21514d8981	1351	/**
AnnaBridge	156:ff21514d8981	1352	* @}
AnnaBridge	156:ff21514d8981	1353	*/
AnnaBridge	156:ff21514d8981	1354	#if defined(STM32F427xx) \|\| defined(STM32F437xx) \|\| defined(STM32F429xx) \|\| defined(STM32F439xx)
AnnaBridge	156:ff21514d8981	1355	/** @defgroup FMC_LL_PCCARD PCCARD
AnnaBridge	156:ff21514d8981	1356	* @{
AnnaBridge	156:ff21514d8981	1357	*/
AnnaBridge	156:ff21514d8981	1358	/** @defgroup FMC_LL_PCCARD_Private_Functions_Group1 PCCARD Initialization/de-initialization functions
AnnaBridge	156:ff21514d8981	1359	* @{
AnnaBridge	156:ff21514d8981	1360	*/
AnnaBridge	156:ff21514d8981	1361	HAL_StatusTypeDef FMC_PCCARD_Init(FMC_PCCARD_TypeDef Device, FMC_PCCARD_InitTypeDef Init);
AnnaBridge	156:ff21514d8981	1362	HAL_StatusTypeDef FMC_PCCARD_CommonSpace_Timing_Init(FMC_PCCARD_TypeDef Device, FMC_NAND_PCC_TimingTypeDef Timing);
AnnaBridge	156:ff21514d8981	1363	HAL_StatusTypeDef FMC_PCCARD_AttributeSpace_Timing_Init(FMC_PCCARD_TypeDef Device, FMC_NAND_PCC_TimingTypeDef Timing);
AnnaBridge	156:ff21514d8981	1364	HAL_StatusTypeDef FMC_PCCARD_IOSpace_Timing_Init(FMC_PCCARD_TypeDef Device, FMC_NAND_PCC_TimingTypeDef Timing);
AnnaBridge	156:ff21514d8981	1365	HAL_StatusTypeDef FMC_PCCARD_DeInit(FMC_PCCARD_TypeDef *Device);
AnnaBridge	156:ff21514d8981	1366	/**
AnnaBridge	156:ff21514d8981	1367	* @}
AnnaBridge	156:ff21514d8981	1368	*/
AnnaBridge	156:ff21514d8981	1369	/**
AnnaBridge	156:ff21514d8981	1370	* @}
AnnaBridge	156:ff21514d8981	1371	*/
AnnaBridge	156:ff21514d8981	1372	#endif /* STM32F427xx \|\| STM32F437xx \|\| STM32F429xx \|\| STM32F439xx */
AnnaBridge	156:ff21514d8981	1373
AnnaBridge	156:ff21514d8981	1374	/** @defgroup FMC_LL_SDRAM SDRAM
AnnaBridge	156:ff21514d8981	1375	* @{
AnnaBridge	156:ff21514d8981	1376	*/
AnnaBridge	156:ff21514d8981	1377	/** @defgroup FMC_LL_SDRAM_Private_Functions_Group1 SDRAM Initialization/de-initialization functions
AnnaBridge	156:ff21514d8981	1378	* @{
AnnaBridge	156:ff21514d8981	1379	*/
AnnaBridge	156:ff21514d8981	1380	HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef Device, FMC_SDRAM_InitTypeDef Init);
AnnaBridge	156:ff21514d8981	1381	HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef Device, FMC_SDRAM_TimingTypeDef Timing, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1382	HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1383	/**
AnnaBridge	156:ff21514d8981	1384	* @}
AnnaBridge	156:ff21514d8981	1385	*/
AnnaBridge	156:ff21514d8981	1386
AnnaBridge	156:ff21514d8981	1387	/** @defgroup FMC_LL_SDRAM_Private_Functions_Group2 SDRAM Control functions
AnnaBridge	156:ff21514d8981	1388	* @{
AnnaBridge	156:ff21514d8981	1389	*/
AnnaBridge	156:ff21514d8981	1390	HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1391	HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1392	HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef Device, FMC_SDRAM_CommandTypeDef Command, uint32_t Timeout);
AnnaBridge	156:ff21514d8981	1393	HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate);
AnnaBridge	156:ff21514d8981	1394	HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNumber);
AnnaBridge	156:ff21514d8981	1395	uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank);
AnnaBridge	156:ff21514d8981	1396	/**
AnnaBridge	156:ff21514d8981	1397	* @}
AnnaBridge	156:ff21514d8981	1398	*/
AnnaBridge	156:ff21514d8981	1399	/**
AnnaBridge	156:ff21514d8981	1400	* @}
AnnaBridge	156:ff21514d8981	1401	*/
AnnaBridge	156:ff21514d8981	1402
AnnaBridge	156:ff21514d8981	1403	/**
AnnaBridge	156:ff21514d8981	1404	* @}
AnnaBridge	156:ff21514d8981	1405	*/
AnnaBridge	156:ff21514d8981	1406
AnnaBridge	156:ff21514d8981	1407	#endif /* STM32F427xx \|\| STM32F437xx \|\| STM32F429xx \|\| STM32F439xx \|\| STM32F446xx \|\| STM32F469xx \|\| STM32F479xx */
AnnaBridge	156:ff21514d8981	1408	/**
AnnaBridge	156:ff21514d8981	1409	* @}
AnnaBridge	156:ff21514d8981	1410	*/
AnnaBridge	156:ff21514d8981	1411
AnnaBridge	156:ff21514d8981	1412	/**
AnnaBridge	156:ff21514d8981	1413	* @}
AnnaBridge	156:ff21514d8981	1414	*/
AnnaBridge	156:ff21514d8981	1415	#ifdef __cplusplus
AnnaBridge	156:ff21514d8981	1416	}
AnnaBridge	156:ff21514d8981	1417	#endif
AnnaBridge	156:ff21514d8981	1418
AnnaBridge	156:ff21514d8981	1419	#endif /* __STM32F4xx_LL_FMC_H */
AnnaBridge	156:ff21514d8981	1420
AnnaBridge	156:ff21514d8981	1421	/********************** (C) COPYRIGHT STMicroelectronics *END OF FILE**/