mbed - The official Mbed 2 C/C++ SDK provides the softwa…

Users » mbed_official » Code » mbed

mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_LPC1769/core_ca.h@157:e7ca05fa8600, 2017-11-09 (annotated)

Committer:: AnnaBridge
Date:: Thu Nov 09 11:14:10 2017 +0000
Revision:: 157:e7ca05fa8600

Release 155 of the mbed library.

Who changed what in which revision?

User	Revision	Line number	New contents of line
AnnaBridge	157:e7ca05fa8600	1	/************************************************************************//
AnnaBridge	157:e7ca05fa8600	2	* @file core_ca.h
AnnaBridge	157:e7ca05fa8600	3	* @brief CMSIS Cortex-A Core Peripheral Access Layer Header File
AnnaBridge	157:e7ca05fa8600	4	* @version V1.00
AnnaBridge	157:e7ca05fa8600	5	* @date 22. Feb 2017
AnnaBridge	157:e7ca05fa8600	6	******************************************************************************/
AnnaBridge	157:e7ca05fa8600	7	/*
AnnaBridge	157:e7ca05fa8600	8	* Copyright (c) 2009-2017 ARM Limited. All rights reserved.
AnnaBridge	157:e7ca05fa8600	9	*
AnnaBridge	157:e7ca05fa8600	10	* SPDX-License-Identifier: Apache-2.0
AnnaBridge	157:e7ca05fa8600	11	*
AnnaBridge	157:e7ca05fa8600	12	* Licensed under the Apache License, Version 2.0 (the License); you may
AnnaBridge	157:e7ca05fa8600	13	* not use this file except in compliance with the License.
AnnaBridge	157:e7ca05fa8600	14	* You may obtain a copy of the License at
AnnaBridge	157:e7ca05fa8600	15	*
AnnaBridge	157:e7ca05fa8600	16	* www.apache.org/licenses/LICENSE-2.0
AnnaBridge	157:e7ca05fa8600	17	*
AnnaBridge	157:e7ca05fa8600	18	* Unless required by applicable law or agreed to in writing, software
AnnaBridge	157:e7ca05fa8600	19	* distributed under the License is distributed on an AS IS BASIS, WITHOUT
AnnaBridge	157:e7ca05fa8600	20	* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
AnnaBridge	157:e7ca05fa8600	21	* See the License for the specific language governing permissions and
AnnaBridge	157:e7ca05fa8600	22	* limitations under the License.
AnnaBridge	157:e7ca05fa8600	23	*/
AnnaBridge	157:e7ca05fa8600	24
AnnaBridge	157:e7ca05fa8600	25	#if defined ( __ICCARM__ )
AnnaBridge	157:e7ca05fa8600	26	#pragma system_include /* treat file as system include file for MISRA check */
AnnaBridge	157:e7ca05fa8600	27	#endif
AnnaBridge	157:e7ca05fa8600	28
AnnaBridge	157:e7ca05fa8600	29	#ifdef __cplusplus
AnnaBridge	157:e7ca05fa8600	30	extern "C" {
AnnaBridge	157:e7ca05fa8600	31	#endif
AnnaBridge	157:e7ca05fa8600	32
AnnaBridge	157:e7ca05fa8600	33	#ifndef __CORE_CA_H_GENERIC
AnnaBridge	157:e7ca05fa8600	34	#define __CORE_CA_H_GENERIC
AnnaBridge	157:e7ca05fa8600	35
AnnaBridge	157:e7ca05fa8600	36
AnnaBridge	157:e7ca05fa8600	37	/*******************************************************************************
AnnaBridge	157:e7ca05fa8600	38	* CMSIS definitions
AnnaBridge	157:e7ca05fa8600	39	******************************************************************************/
AnnaBridge	157:e7ca05fa8600	40
AnnaBridge	157:e7ca05fa8600	41	/* CMSIS CA definitions */
AnnaBridge	157:e7ca05fa8600	42	#define __CA_CMSIS_VERSION_MAIN (1U) /!< \brief [31:16] CMSIS HAL main version /
AnnaBridge	157:e7ca05fa8600	43	#define __CA_CMSIS_VERSION_SUB (0U) /!< \brief [15:0] CMSIS HAL sub version /
AnnaBridge	157:e7ca05fa8600	44	#define __CA_CMSIS_VERSION ((__CA_CMSIS_VERSION_MAIN << 16U) \| \
AnnaBridge	157:e7ca05fa8600	45	__CA_CMSIS_VERSION_SUB ) /!< \brief CMSIS HAL version number /
AnnaBridge	157:e7ca05fa8600	46
AnnaBridge	157:e7ca05fa8600	47	#if defined ( __CC_ARM )
AnnaBridge	157:e7ca05fa8600	48	#if defined __TARGET_FPU_VFP
AnnaBridge	157:e7ca05fa8600	49	#if (__FPU_PRESENT == 1)
AnnaBridge	157:e7ca05fa8600	50	#define __FPU_USED 1U
AnnaBridge	157:e7ca05fa8600	51	#else
AnnaBridge	157:e7ca05fa8600	52	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge	157:e7ca05fa8600	53	#define __FPU_USED 0U
AnnaBridge	157:e7ca05fa8600	54	#endif
AnnaBridge	157:e7ca05fa8600	55	#else
AnnaBridge	157:e7ca05fa8600	56	#define __FPU_USED 0U
AnnaBridge	157:e7ca05fa8600	57	#endif
AnnaBridge	157:e7ca05fa8600	58
AnnaBridge	157:e7ca05fa8600	59	#elif defined ( __ICCARM__ )
AnnaBridge	157:e7ca05fa8600	60	#if defined __ARMVFP__
AnnaBridge	157:e7ca05fa8600	61	#if (__FPU_PRESENT == 1)
AnnaBridge	157:e7ca05fa8600	62	#define __FPU_USED 1U
AnnaBridge	157:e7ca05fa8600	63	#else
AnnaBridge	157:e7ca05fa8600	64	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge	157:e7ca05fa8600	65	#define __FPU_USED 0U
AnnaBridge	157:e7ca05fa8600	66	#endif
AnnaBridge	157:e7ca05fa8600	67	#else
AnnaBridge	157:e7ca05fa8600	68	#define __FPU_USED 0U
AnnaBridge	157:e7ca05fa8600	69	#endif
AnnaBridge	157:e7ca05fa8600	70
AnnaBridge	157:e7ca05fa8600	71	#elif defined ( __TMS470__ )
AnnaBridge	157:e7ca05fa8600	72	#if defined __TI_VFP_SUPPORT__
AnnaBridge	157:e7ca05fa8600	73	#if (__FPU_PRESENT == 1)
AnnaBridge	157:e7ca05fa8600	74	#define __FPU_USED 1U
AnnaBridge	157:e7ca05fa8600	75	#else
AnnaBridge	157:e7ca05fa8600	76	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge	157:e7ca05fa8600	77	#define __FPU_USED 0U
AnnaBridge	157:e7ca05fa8600	78	#endif
AnnaBridge	157:e7ca05fa8600	79	#else
AnnaBridge	157:e7ca05fa8600	80	#define __FPU_USED 0U
AnnaBridge	157:e7ca05fa8600	81	#endif
AnnaBridge	157:e7ca05fa8600	82
AnnaBridge	157:e7ca05fa8600	83	#elif defined ( __GNUC__ )
AnnaBridge	157:e7ca05fa8600	84	#if defined (__VFP_FP__) && !defined(__SOFTFP__)
AnnaBridge	157:e7ca05fa8600	85	#if (__FPU_PRESENT == 1)
AnnaBridge	157:e7ca05fa8600	86	#define __FPU_USED 1U
AnnaBridge	157:e7ca05fa8600	87	#else
AnnaBridge	157:e7ca05fa8600	88	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge	157:e7ca05fa8600	89	#define __FPU_USED 0U
AnnaBridge	157:e7ca05fa8600	90	#endif
AnnaBridge	157:e7ca05fa8600	91	#else
AnnaBridge	157:e7ca05fa8600	92	#define __FPU_USED 0U
AnnaBridge	157:e7ca05fa8600	93	#endif
AnnaBridge	157:e7ca05fa8600	94
AnnaBridge	157:e7ca05fa8600	95	#elif defined ( __TASKING__ )
AnnaBridge	157:e7ca05fa8600	96	#if defined __FPU_VFP__
AnnaBridge	157:e7ca05fa8600	97	#if (__FPU_PRESENT == 1)
AnnaBridge	157:e7ca05fa8600	98	#define __FPU_USED 1U
AnnaBridge	157:e7ca05fa8600	99	#else
AnnaBridge	157:e7ca05fa8600	100	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge	157:e7ca05fa8600	101	#define __FPU_USED 0U
AnnaBridge	157:e7ca05fa8600	102	#endif
AnnaBridge	157:e7ca05fa8600	103	#else
AnnaBridge	157:e7ca05fa8600	104	#define __FPU_USED 0U
AnnaBridge	157:e7ca05fa8600	105	#endif
AnnaBridge	157:e7ca05fa8600	106	#endif
AnnaBridge	157:e7ca05fa8600	107
AnnaBridge	157:e7ca05fa8600	108	#include "cmsis_compiler.h" /* CMSIS compiler specific defines */
AnnaBridge	157:e7ca05fa8600	109
AnnaBridge	157:e7ca05fa8600	110	#ifdef __cplusplus
AnnaBridge	157:e7ca05fa8600	111	}
AnnaBridge	157:e7ca05fa8600	112	#endif
AnnaBridge	157:e7ca05fa8600	113
AnnaBridge	157:e7ca05fa8600	114	#endif /* __CORE_CA_H_GENERIC */
AnnaBridge	157:e7ca05fa8600	115
AnnaBridge	157:e7ca05fa8600	116	#ifndef __CMSIS_GENERIC
AnnaBridge	157:e7ca05fa8600	117
AnnaBridge	157:e7ca05fa8600	118	#ifndef __CORE_CA_H_DEPENDANT
AnnaBridge	157:e7ca05fa8600	119	#define __CORE_CA_H_DEPENDANT
AnnaBridge	157:e7ca05fa8600	120
AnnaBridge	157:e7ca05fa8600	121	#ifdef __cplusplus
AnnaBridge	157:e7ca05fa8600	122	extern "C" {
AnnaBridge	157:e7ca05fa8600	123	#endif
AnnaBridge	157:e7ca05fa8600	124
AnnaBridge	157:e7ca05fa8600	125	/* check device defines and use defaults */
AnnaBridge	157:e7ca05fa8600	126	#if defined __CHECK_DEVICE_DEFINES
AnnaBridge	157:e7ca05fa8600	127	#ifndef __CA_REV
AnnaBridge	157:e7ca05fa8600	128	#define __CA_REV 0x0000U
AnnaBridge	157:e7ca05fa8600	129	#warning "__CA_REV not defined in device header file; using default!"
AnnaBridge	157:e7ca05fa8600	130	#endif
AnnaBridge	157:e7ca05fa8600	131
AnnaBridge	157:e7ca05fa8600	132	#ifndef __FPU_PRESENT
AnnaBridge	157:e7ca05fa8600	133	#define __FPU_PRESENT 0U
AnnaBridge	157:e7ca05fa8600	134	#warning "__FPU_PRESENT not defined in device header file; using default!"
AnnaBridge	157:e7ca05fa8600	135	#endif
AnnaBridge	157:e7ca05fa8600	136
AnnaBridge	157:e7ca05fa8600	137	#ifndef __MPU_PRESENT
AnnaBridge	157:e7ca05fa8600	138	#define __MPU_PRESENT 0U
AnnaBridge	157:e7ca05fa8600	139	#warning "__MPU_PRESENT not defined in device header file; using default!"
AnnaBridge	157:e7ca05fa8600	140	#endif
AnnaBridge	157:e7ca05fa8600	141
AnnaBridge	157:e7ca05fa8600	142	#ifndef __GIC_PRESENT
AnnaBridge	157:e7ca05fa8600	143	#define __GIC_PRESENT 1U
AnnaBridge	157:e7ca05fa8600	144	#warning "__GIC_PRESENT not defined in device header file; using default!"
AnnaBridge	157:e7ca05fa8600	145	#endif
AnnaBridge	157:e7ca05fa8600	146
AnnaBridge	157:e7ca05fa8600	147	#ifndef __TIM_PRESENT
AnnaBridge	157:e7ca05fa8600	148	#define __TIM_PRESENT 1U
AnnaBridge	157:e7ca05fa8600	149	#warning "__TIM_PRESENT not defined in device header file; using default!"
AnnaBridge	157:e7ca05fa8600	150	#endif
AnnaBridge	157:e7ca05fa8600	151
AnnaBridge	157:e7ca05fa8600	152	#ifndef __L2C_PRESENT
AnnaBridge	157:e7ca05fa8600	153	#define __L2C_PRESENT 0U
AnnaBridge	157:e7ca05fa8600	154	#warning "__L2C_PRESENT not defined in device header file; using default!"
AnnaBridge	157:e7ca05fa8600	155	#endif
AnnaBridge	157:e7ca05fa8600	156	#endif
AnnaBridge	157:e7ca05fa8600	157
AnnaBridge	157:e7ca05fa8600	158	/* IO definitions (access restrictions to peripheral registers) */
AnnaBridge	157:e7ca05fa8600	159	#ifdef __cplusplus
AnnaBridge	157:e7ca05fa8600	160	#define __I volatile /!< \brief Defines 'read only' permissions /
AnnaBridge	157:e7ca05fa8600	161	#else
AnnaBridge	157:e7ca05fa8600	162	#define __I volatile const /!< \brief Defines 'read only' permissions /
AnnaBridge	157:e7ca05fa8600	163	#endif
AnnaBridge	157:e7ca05fa8600	164	#define __O volatile /!< \brief Defines 'write only' permissions /
AnnaBridge	157:e7ca05fa8600	165	#define __IO volatile /!< \brief Defines 'read / write' permissions /
AnnaBridge	157:e7ca05fa8600	166
AnnaBridge	157:e7ca05fa8600	167	/* following defines should be used for structure members */
AnnaBridge	157:e7ca05fa8600	168	#define __IM volatile const /!< \brief Defines 'read only' structure member permissions /
AnnaBridge	157:e7ca05fa8600	169	#define __OM volatile /!< \brief Defines 'write only' structure member permissions /
AnnaBridge	157:e7ca05fa8600	170	#define __IOM volatile /!< \brief Defines 'read / write' structure member permissions /
AnnaBridge	157:e7ca05fa8600	171
AnnaBridge	157:e7ca05fa8600	172
AnnaBridge	157:e7ca05fa8600	173	/*******************************************************************************
AnnaBridge	157:e7ca05fa8600	174	* Register Abstraction
AnnaBridge	157:e7ca05fa8600	175	Core Register contain:
AnnaBridge	157:e7ca05fa8600	176	- CPSR
AnnaBridge	157:e7ca05fa8600	177	- CP15 Registers
AnnaBridge	157:e7ca05fa8600	178	- L2C-310 Cache Controller
AnnaBridge	157:e7ca05fa8600	179	- Generic Interrupt Controller Distributor
AnnaBridge	157:e7ca05fa8600	180	- Generic Interrupt Controller Interface
AnnaBridge	157:e7ca05fa8600	181	******************************************************************************/
AnnaBridge	157:e7ca05fa8600	182
AnnaBridge	157:e7ca05fa8600	183	/* Core Register CPSR */
AnnaBridge	157:e7ca05fa8600	184	typedef union
AnnaBridge	157:e7ca05fa8600	185	{
AnnaBridge	157:e7ca05fa8600	186	struct
AnnaBridge	157:e7ca05fa8600	187	{
AnnaBridge	157:e7ca05fa8600	188	uint32_t M:5; /!< \brief bit: 0.. 4 Mode field /
AnnaBridge	157:e7ca05fa8600	189	uint32_t T:1; /!< \brief bit: 5 Thumb execution state bit /
AnnaBridge	157:e7ca05fa8600	190	uint32_t F:1; /!< \brief bit: 6 FIQ mask bit /
AnnaBridge	157:e7ca05fa8600	191	uint32_t I:1; /!< \brief bit: 7 IRQ mask bit /
AnnaBridge	157:e7ca05fa8600	192	uint32_t A:1; /!< \brief bit: 8 Asynchronous abort mask bit /
AnnaBridge	157:e7ca05fa8600	193	uint32_t E:1; /!< \brief bit: 9 Endianness execution state bit /
AnnaBridge	157:e7ca05fa8600	194	uint32_t IT1:6; /!< \brief bit: 10..15 If-Then execution state bits 2-7 /
AnnaBridge	157:e7ca05fa8600	195	uint32_t GE:4; /!< \brief bit: 16..19 Greater than or Equal flags /
AnnaBridge	157:e7ca05fa8600	196	uint32_t _reserved0:4; /!< \brief bit: 20..23 Reserved /
AnnaBridge	157:e7ca05fa8600	197	uint32_t J:1; /!< \brief bit: 24 Jazelle bit /
AnnaBridge	157:e7ca05fa8600	198	uint32_t IT0:2; /!< \brief bit: 25..26 If-Then execution state bits 0-1 /
AnnaBridge	157:e7ca05fa8600	199	uint32_t Q:1; /!< \brief bit: 27 Saturation condition flag /
AnnaBridge	157:e7ca05fa8600	200	uint32_t V:1; /!< \brief bit: 28 Overflow condition code flag /
AnnaBridge	157:e7ca05fa8600	201	uint32_t C:1; /!< \brief bit: 29 Carry condition code flag /
AnnaBridge	157:e7ca05fa8600	202	uint32_t Z:1; /!< \brief bit: 30 Zero condition code flag /
AnnaBridge	157:e7ca05fa8600	203	uint32_t N:1; /!< \brief bit: 31 Negative condition code flag /
AnnaBridge	157:e7ca05fa8600	204	} b; /!< \brief Structure used for bit access /
AnnaBridge	157:e7ca05fa8600	205	uint32_t w; /!< \brief Type used for word access /
AnnaBridge	157:e7ca05fa8600	206	} CPSR_Type;
AnnaBridge	157:e7ca05fa8600	207
AnnaBridge	157:e7ca05fa8600	208	/* CPSR Register Definitions */
AnnaBridge	157:e7ca05fa8600	209	#define CPSR_N_Pos 31U /!< \brief CPSR: N Position /
AnnaBridge	157:e7ca05fa8600	210	#define CPSR_N_Msk (1UL << CPSR_N_Pos) /!< \brief CPSR: N Mask /
AnnaBridge	157:e7ca05fa8600	211
AnnaBridge	157:e7ca05fa8600	212	#define CPSR_Z_Pos 30U /!< \brief CPSR: Z Position /
AnnaBridge	157:e7ca05fa8600	213	#define CPSR_Z_Msk (1UL << CPSR_Z_Pos) /!< \brief CPSR: Z Mask /
AnnaBridge	157:e7ca05fa8600	214
AnnaBridge	157:e7ca05fa8600	215	#define CPSR_C_Pos 29U /!< \brief CPSR: C Position /
AnnaBridge	157:e7ca05fa8600	216	#define CPSR_C_Msk (1UL << CPSR_C_Pos) /!< \brief CPSR: C Mask /
AnnaBridge	157:e7ca05fa8600	217
AnnaBridge	157:e7ca05fa8600	218	#define CPSR_V_Pos 28U /!< \brief CPSR: V Position /
AnnaBridge	157:e7ca05fa8600	219	#define CPSR_V_Msk (1UL << CPSR_V_Pos) /!< \brief CPSR: V Mask /
AnnaBridge	157:e7ca05fa8600	220
AnnaBridge	157:e7ca05fa8600	221	#define CPSR_Q_Pos 27U /!< \brief CPSR: Q Position /
AnnaBridge	157:e7ca05fa8600	222	#define CPSR_Q_Msk (1UL << CPSR_Q_Pos) /!< \brief CPSR: Q Mask /
AnnaBridge	157:e7ca05fa8600	223
AnnaBridge	157:e7ca05fa8600	224	#define CPSR_IT0_Pos 25U /!< \brief CPSR: IT0 Position /
AnnaBridge	157:e7ca05fa8600	225	#define CPSR_IT0_Msk (3UL << CPSR_IT0_Pos) /!< \brief CPSR: IT0 Mask /
AnnaBridge	157:e7ca05fa8600	226
AnnaBridge	157:e7ca05fa8600	227	#define CPSR_J_Pos 24U /!< \brief CPSR: J Position /
AnnaBridge	157:e7ca05fa8600	228	#define CPSR_J_Msk (1UL << CPSR_J_Pos) /!< \brief CPSR: J Mask /
AnnaBridge	157:e7ca05fa8600	229
AnnaBridge	157:e7ca05fa8600	230	#define CPSR_GE_Pos 16U /!< \brief CPSR: GE Position /
AnnaBridge	157:e7ca05fa8600	231	#define CPSR_GE_Msk (0xFUL << CPSR_GE_Pos) /!< \brief CPSR: GE Mask /
AnnaBridge	157:e7ca05fa8600	232
AnnaBridge	157:e7ca05fa8600	233	#define CPSR_IT1_Pos 10U /!< \brief CPSR: IT1 Position /
AnnaBridge	157:e7ca05fa8600	234	#define CPSR_IT1_Msk (0x3FUL << CPSR_IT1_Pos) /!< \brief CPSR: IT1 Mask /
AnnaBridge	157:e7ca05fa8600	235
AnnaBridge	157:e7ca05fa8600	236	#define CPSR_E_Pos 9U /!< \brief CPSR: E Position /
AnnaBridge	157:e7ca05fa8600	237	#define CPSR_E_Msk (1UL << CPSR_E_Pos) /!< \brief CPSR: E Mask /
AnnaBridge	157:e7ca05fa8600	238
AnnaBridge	157:e7ca05fa8600	239	#define CPSR_A_Pos 8U /!< \brief CPSR: A Position /
AnnaBridge	157:e7ca05fa8600	240	#define CPSR_A_Msk (1UL << CPSR_A_Pos) /!< \brief CPSR: A Mask /
AnnaBridge	157:e7ca05fa8600	241
AnnaBridge	157:e7ca05fa8600	242	#define CPSR_I_Pos 7U /!< \brief CPSR: I Position /
AnnaBridge	157:e7ca05fa8600	243	#define CPSR_I_Msk (1UL << CPSR_I_Pos) /!< \brief CPSR: I Mask /
AnnaBridge	157:e7ca05fa8600	244
AnnaBridge	157:e7ca05fa8600	245	#define CPSR_F_Pos 6U /!< \brief CPSR: F Position /
AnnaBridge	157:e7ca05fa8600	246	#define CPSR_F_Msk (1UL << CPSR_F_Pos) /!< \brief CPSR: F Mask /
AnnaBridge	157:e7ca05fa8600	247
AnnaBridge	157:e7ca05fa8600	248	#define CPSR_T_Pos 5U /!< \brief CPSR: T Position /
AnnaBridge	157:e7ca05fa8600	249	#define CPSR_T_Msk (1UL << CPSR_T_Pos) /!< \brief CPSR: T Mask /
AnnaBridge	157:e7ca05fa8600	250
AnnaBridge	157:e7ca05fa8600	251	#define CPSR_M_Pos 0U /!< \brief CPSR: M Position /
AnnaBridge	157:e7ca05fa8600	252	#define CPSR_M_Msk (0x1FUL << CPSR_M_Pos) /!< \brief CPSR: M Mask /
AnnaBridge	157:e7ca05fa8600	253
AnnaBridge	157:e7ca05fa8600	254	/* CP15 Register SCTLR */
AnnaBridge	157:e7ca05fa8600	255	typedef union
AnnaBridge	157:e7ca05fa8600	256	{
AnnaBridge	157:e7ca05fa8600	257	struct
AnnaBridge	157:e7ca05fa8600	258	{
AnnaBridge	157:e7ca05fa8600	259	uint32_t M:1; /!< \brief bit: 0 MMU enable /
AnnaBridge	157:e7ca05fa8600	260	uint32_t A:1; /!< \brief bit: 1 Alignment check enable /
AnnaBridge	157:e7ca05fa8600	261	uint32_t C:1; /!< \brief bit: 2 Cache enable /
AnnaBridge	157:e7ca05fa8600	262	uint32_t _reserved0:2; /!< \brief bit: 3.. 4 Reserved /
AnnaBridge	157:e7ca05fa8600	263	uint32_t CP15BEN:1; /!< \brief bit: 5 CP15 barrier enable /
AnnaBridge	157:e7ca05fa8600	264	uint32_t _reserved1:1; /!< \brief bit: 6 Reserved /
AnnaBridge	157:e7ca05fa8600	265	uint32_t B:1; /!< \brief bit: 7 Endianness model /
AnnaBridge	157:e7ca05fa8600	266	uint32_t _reserved2:2; /!< \brief bit: 8.. 9 Reserved /
AnnaBridge	157:e7ca05fa8600	267	uint32_t SW:1; /!< \brief bit: 10 SWP and SWPB enable /
AnnaBridge	157:e7ca05fa8600	268	uint32_t Z:1; /!< \brief bit: 11 Branch prediction enable /
AnnaBridge	157:e7ca05fa8600	269	uint32_t I:1; /!< \brief bit: 12 Instruction cache enable /
AnnaBridge	157:e7ca05fa8600	270	uint32_t V:1; /!< \brief bit: 13 Vectors bit /
AnnaBridge	157:e7ca05fa8600	271	uint32_t RR:1; /!< \brief bit: 14 Round Robin select /
AnnaBridge	157:e7ca05fa8600	272	uint32_t _reserved3:2; /!< \brief bit:15..16 Reserved /
AnnaBridge	157:e7ca05fa8600	273	uint32_t HA:1; /!< \brief bit: 17 Hardware Access flag enable /
AnnaBridge	157:e7ca05fa8600	274	uint32_t _reserved4:1; /!< \brief bit: 18 Reserved /
AnnaBridge	157:e7ca05fa8600	275	uint32_t WXN:1; /!< \brief bit: 19 Write permission implies XN /
AnnaBridge	157:e7ca05fa8600	276	uint32_t UWXN:1; /!< \brief bit: 20 Unprivileged write permission implies PL1 XN /
AnnaBridge	157:e7ca05fa8600	277	uint32_t FI:1; /!< \brief bit: 21 Fast interrupts configuration enable /
AnnaBridge	157:e7ca05fa8600	278	uint32_t U:1; /!< \brief bit: 22 Alignment model /
AnnaBridge	157:e7ca05fa8600	279	uint32_t _reserved5:1; /!< \brief bit: 23 Reserved /
AnnaBridge	157:e7ca05fa8600	280	uint32_t VE:1; /!< \brief bit: 24 Interrupt Vectors Enable /
AnnaBridge	157:e7ca05fa8600	281	uint32_t EE:1; /!< \brief bit: 25 Exception Endianness /
AnnaBridge	157:e7ca05fa8600	282	uint32_t _reserved6:1; /!< \brief bit: 26 Reserved /
AnnaBridge	157:e7ca05fa8600	283	uint32_t NMFI:1; /!< \brief bit: 27 Non-maskable FIQ (NMFI) support /
AnnaBridge	157:e7ca05fa8600	284	uint32_t TRE:1; /!< \brief bit: 28 TEX remap enable. /
AnnaBridge	157:e7ca05fa8600	285	uint32_t AFE:1; /!< \brief bit: 29 Access flag enable /
AnnaBridge	157:e7ca05fa8600	286	uint32_t TE:1; /!< \brief bit: 30 Thumb Exception enable /
AnnaBridge	157:e7ca05fa8600	287	uint32_t _reserved7:1; /!< \brief bit: 31 Reserved /
AnnaBridge	157:e7ca05fa8600	288	} b; /!< \brief Structure used for bit access /
AnnaBridge	157:e7ca05fa8600	289	uint32_t w; /!< \brief Type used for word access /
AnnaBridge	157:e7ca05fa8600	290	} SCTLR_Type;
AnnaBridge	157:e7ca05fa8600	291
AnnaBridge	157:e7ca05fa8600	292	#define SCTLR_TE_Pos 30U /!< \brief SCTLR: TE Position /
AnnaBridge	157:e7ca05fa8600	293	#define SCTLR_TE_Msk (1UL << SCTLR_TE_Pos) /!< \brief SCTLR: TE Mask /
AnnaBridge	157:e7ca05fa8600	294
AnnaBridge	157:e7ca05fa8600	295	#define SCTLR_AFE_Pos 29U /!< \brief SCTLR: AFE Position /
AnnaBridge	157:e7ca05fa8600	296	#define SCTLR_AFE_Msk (1UL << SCTLR_AFE_Pos) /!< \brief SCTLR: AFE Mask /
AnnaBridge	157:e7ca05fa8600	297
AnnaBridge	157:e7ca05fa8600	298	#define SCTLR_TRE_Pos 28U /!< \brief SCTLR: TRE Position /
AnnaBridge	157:e7ca05fa8600	299	#define SCTLR_TRE_Msk (1UL << SCTLR_TRE_Pos) /!< \brief SCTLR: TRE Mask /
AnnaBridge	157:e7ca05fa8600	300
AnnaBridge	157:e7ca05fa8600	301	#define SCTLR_NMFI_Pos 27U /!< \brief SCTLR: NMFI Position /
AnnaBridge	157:e7ca05fa8600	302	#define SCTLR_NMFI_Msk (1UL << SCTLR_NMFI_Pos) /!< \brief SCTLR: NMFI Mask /
AnnaBridge	157:e7ca05fa8600	303
AnnaBridge	157:e7ca05fa8600	304	#define SCTLR_EE_Pos 25U /!< \brief SCTLR: EE Position /
AnnaBridge	157:e7ca05fa8600	305	#define SCTLR_EE_Msk (1UL << SCTLR_EE_Pos) /!< \brief SCTLR: EE Mask /
AnnaBridge	157:e7ca05fa8600	306
AnnaBridge	157:e7ca05fa8600	307	#define SCTLR_VE_Pos 24U /!< \brief SCTLR: VE Position /
AnnaBridge	157:e7ca05fa8600	308	#define SCTLR_VE_Msk (1UL << SCTLR_VE_Pos) /!< \brief SCTLR: VE Mask /
AnnaBridge	157:e7ca05fa8600	309
AnnaBridge	157:e7ca05fa8600	310	#define SCTLR_U_Pos 22U /!< \brief SCTLR: U Position /
AnnaBridge	157:e7ca05fa8600	311	#define SCTLR_U_Msk (1UL << SCTLR_U_Pos) /!< \brief SCTLR: U Mask /
AnnaBridge	157:e7ca05fa8600	312
AnnaBridge	157:e7ca05fa8600	313	#define SCTLR_FI_Pos 21U /!< \brief SCTLR: FI Position /
AnnaBridge	157:e7ca05fa8600	314	#define SCTLR_FI_Msk (1UL << SCTLR_FI_Pos) /!< \brief SCTLR: FI Mask /
AnnaBridge	157:e7ca05fa8600	315
AnnaBridge	157:e7ca05fa8600	316	#define SCTLR_UWXN_Pos 20U /!< \brief SCTLR: UWXN Position /
AnnaBridge	157:e7ca05fa8600	317	#define SCTLR_UWXN_Msk (1UL << SCTLR_UWXN_Pos) /!< \brief SCTLR: UWXN Mask /
AnnaBridge	157:e7ca05fa8600	318
AnnaBridge	157:e7ca05fa8600	319	#define SCTLR_WXN_Pos 19U /!< \brief SCTLR: WXN Position /
AnnaBridge	157:e7ca05fa8600	320	#define SCTLR_WXN_Msk (1UL << SCTLR_WXN_Pos) /!< \brief SCTLR: WXN Mask /
AnnaBridge	157:e7ca05fa8600	321
AnnaBridge	157:e7ca05fa8600	322	#define SCTLR_HA_Pos 17U /!< \brief SCTLR: HA Position /
AnnaBridge	157:e7ca05fa8600	323	#define SCTLR_HA_Msk (1UL << SCTLR_HA_Pos) /!< \brief SCTLR: HA Mask /
AnnaBridge	157:e7ca05fa8600	324
AnnaBridge	157:e7ca05fa8600	325	#define SCTLR_RR_Pos 14U /!< \brief SCTLR: RR Position /
AnnaBridge	157:e7ca05fa8600	326	#define SCTLR_RR_Msk (1UL << SCTLR_RR_Pos) /!< \brief SCTLR: RR Mask /
AnnaBridge	157:e7ca05fa8600	327
AnnaBridge	157:e7ca05fa8600	328	#define SCTLR_V_Pos 13U /!< \brief SCTLR: V Position /
AnnaBridge	157:e7ca05fa8600	329	#define SCTLR_V_Msk (1UL << SCTLR_V_Pos) /!< \brief SCTLR: V Mask /
AnnaBridge	157:e7ca05fa8600	330
AnnaBridge	157:e7ca05fa8600	331	#define SCTLR_I_Pos 12U /!< \brief SCTLR: I Position /
AnnaBridge	157:e7ca05fa8600	332	#define SCTLR_I_Msk (1UL << SCTLR_I_Pos) /!< \brief SCTLR: I Mask /
AnnaBridge	157:e7ca05fa8600	333
AnnaBridge	157:e7ca05fa8600	334	#define SCTLR_Z_Pos 11U /!< \brief SCTLR: Z Position /
AnnaBridge	157:e7ca05fa8600	335	#define SCTLR_Z_Msk (1UL << SCTLR_Z_Pos) /!< \brief SCTLR: Z Mask /
AnnaBridge	157:e7ca05fa8600	336
AnnaBridge	157:e7ca05fa8600	337	#define SCTLR_SW_Pos 10U /!< \brief SCTLR: SW Position /
AnnaBridge	157:e7ca05fa8600	338	#define SCTLR_SW_Msk (1UL << SCTLR_SW_Pos) /!< \brief SCTLR: SW Mask /
AnnaBridge	157:e7ca05fa8600	339
AnnaBridge	157:e7ca05fa8600	340	#define SCTLR_B_Pos 7U /!< \brief SCTLR: B Position /
AnnaBridge	157:e7ca05fa8600	341	#define SCTLR_B_Msk (1UL << SCTLR_B_Pos) /!< \brief SCTLR: B Mask /
AnnaBridge	157:e7ca05fa8600	342
AnnaBridge	157:e7ca05fa8600	343	#define SCTLR_CP15BEN_Pos 5U /!< \brief SCTLR: CP15BEN Position /
AnnaBridge	157:e7ca05fa8600	344	#define SCTLR_CP15BEN_Msk (1UL << SCTLR_CP15BEN_Pos) /!< \brief SCTLR: CP15BEN Mask /
AnnaBridge	157:e7ca05fa8600	345
AnnaBridge	157:e7ca05fa8600	346	#define SCTLR_C_Pos 2U /!< \brief SCTLR: C Position /
AnnaBridge	157:e7ca05fa8600	347	#define SCTLR_C_Msk (1UL << SCTLR_C_Pos) /!< \brief SCTLR: C Mask /
AnnaBridge	157:e7ca05fa8600	348
AnnaBridge	157:e7ca05fa8600	349	#define SCTLR_A_Pos 1U /!< \brief SCTLR: A Position /
AnnaBridge	157:e7ca05fa8600	350	#define SCTLR_A_Msk (1UL << SCTLR_A_Pos) /!< \brief SCTLR: A Mask /
AnnaBridge	157:e7ca05fa8600	351
AnnaBridge	157:e7ca05fa8600	352	#define SCTLR_M_Pos 0U /!< \brief SCTLR: M Position /
AnnaBridge	157:e7ca05fa8600	353	#define SCTLR_M_Msk (1UL << SCTLR_M_Pos) /!< \brief SCTLR: M Mask /
AnnaBridge	157:e7ca05fa8600	354
AnnaBridge	157:e7ca05fa8600	355	/* CP15 Register CPACR */
AnnaBridge	157:e7ca05fa8600	356	typedef union
AnnaBridge	157:e7ca05fa8600	357	{
AnnaBridge	157:e7ca05fa8600	358	struct
AnnaBridge	157:e7ca05fa8600	359	{
AnnaBridge	157:e7ca05fa8600	360	uint32_t _reserved0:20; /!< \brief bit: 0..19 Reserved /
AnnaBridge	157:e7ca05fa8600	361	uint32_t cp10:2; /!< \brief bit:20..21 Access rights for coprocessor 10 /
AnnaBridge	157:e7ca05fa8600	362	uint32_t cp11:2; /!< \brief bit:22..23 Access rights for coprocessor 11 /
AnnaBridge	157:e7ca05fa8600	363	uint32_t _reserved1:6; /!< \brief bit:24..29 Reserved /
AnnaBridge	157:e7ca05fa8600	364	uint32_t D32DIS:1; /!< \brief bit: 30 Disable use of registers D16-D31 of the VFP register file /
AnnaBridge	157:e7ca05fa8600	365	uint32_t ASEDIS:1; /!< \brief bit: 31 Disable Advanced SIMD Functionality /
AnnaBridge	157:e7ca05fa8600	366	} b; /!< \brief Structure used for bit access /
AnnaBridge	157:e7ca05fa8600	367	uint32_t w; /!< \brief Type used for word access /
AnnaBridge	157:e7ca05fa8600	368	} CPACR_Type;
AnnaBridge	157:e7ca05fa8600	369
AnnaBridge	157:e7ca05fa8600	370	#define CPACR_ASEDIS_Pos 31U /!< \brief CPACR: ASEDIS Position /
AnnaBridge	157:e7ca05fa8600	371	#define CPACR_ASEDIS_Msk (1UL << CPACR_ASEDIS_Pos) /!< \brief CPACR: ASEDIS Mask /
AnnaBridge	157:e7ca05fa8600	372
AnnaBridge	157:e7ca05fa8600	373	#define CPACR_D32DIS_Pos 30U /!< \brief CPACR: D32DIS Position /
AnnaBridge	157:e7ca05fa8600	374	#define CPACR_D32DIS_Msk (1UL << CPACR_D32DIS_Pos) /!< \brief CPACR: D32DIS Mask /
AnnaBridge	157:e7ca05fa8600	375
AnnaBridge	157:e7ca05fa8600	376	#define CPACR_cp11_Pos 22U /!< \brief CPACR: cp11 Position /
AnnaBridge	157:e7ca05fa8600	377	#define CPACR_cp11_Msk (3UL << CPACR_cp11_Pos) /!< \brief CPACR: cp11 Mask /
AnnaBridge	157:e7ca05fa8600	378
AnnaBridge	157:e7ca05fa8600	379	#define CPACR_cp10_Pos 20U /!< \brief CPACR: cp10 Position /
AnnaBridge	157:e7ca05fa8600	380	#define CPACR_cp10_Msk (3UL << CPACR_cp10_Pos) /!< \brief CPACR: cp10 Mask /
AnnaBridge	157:e7ca05fa8600	381
AnnaBridge	157:e7ca05fa8600	382	/* CP15 Register DFSR */
AnnaBridge	157:e7ca05fa8600	383	typedef union
AnnaBridge	157:e7ca05fa8600	384	{
AnnaBridge	157:e7ca05fa8600	385	struct
AnnaBridge	157:e7ca05fa8600	386	{
AnnaBridge	157:e7ca05fa8600	387	uint32_t FS0:4; /!< \brief bit: 0.. 3 Fault Status bits bit 0-3 /
AnnaBridge	157:e7ca05fa8600	388	uint32_t Domain:4; /!< \brief bit: 4.. 7 Fault on which domain /
AnnaBridge	157:e7ca05fa8600	389	uint32_t _reserved0:2; /!< \brief bit: 8.. 9 Reserved /
AnnaBridge	157:e7ca05fa8600	390	uint32_t FS1:1; /!< \brief bit: 10 Fault Status bits bit 4 /
AnnaBridge	157:e7ca05fa8600	391	uint32_t WnR:1; /!< \brief bit: 11 Write not Read bit /
AnnaBridge	157:e7ca05fa8600	392	uint32_t ExT:1; /!< \brief bit: 12 External abort type /
AnnaBridge	157:e7ca05fa8600	393	uint32_t CM:1; /!< \brief bit: 13 Cache maintenance fault /
AnnaBridge	157:e7ca05fa8600	394	uint32_t _reserved1:18; /!< \brief bit:14..31 Reserved /
AnnaBridge	157:e7ca05fa8600	395	} b; /!< \brief Structure used for bit access /
AnnaBridge	157:e7ca05fa8600	396	uint32_t w; /!< \brief Type used for word access /
AnnaBridge	157:e7ca05fa8600	397	} DFSR_Type;
AnnaBridge	157:e7ca05fa8600	398
AnnaBridge	157:e7ca05fa8600	399	#define DFSR_CM_Pos 13U /!< \brief DFSR: CM Position /
AnnaBridge	157:e7ca05fa8600	400	#define DFSR_CM_Msk (1UL << DFSR_CM_Pos) /!< \brief DFSR: CM Mask /
AnnaBridge	157:e7ca05fa8600	401
AnnaBridge	157:e7ca05fa8600	402	#define DFSR_Ext_Pos 12U /!< \brief DFSR: Ext Position /
AnnaBridge	157:e7ca05fa8600	403	#define DFSR_Ext_Msk (1UL << DFSR_Ext_Pos) /!< \brief DFSR: Ext Mask /
AnnaBridge	157:e7ca05fa8600	404
AnnaBridge	157:e7ca05fa8600	405	#define DFSR_WnR_Pos 11U /!< \brief DFSR: WnR Position /
AnnaBridge	157:e7ca05fa8600	406	#define DFSR_WnR_Msk (1UL << DFSR_WnR_Pos) /!< \brief DFSR: WnR Mask /
AnnaBridge	157:e7ca05fa8600	407
AnnaBridge	157:e7ca05fa8600	408	#define DFSR_FS1_Pos 10U /!< \brief DFSR: FS1 Position /
AnnaBridge	157:e7ca05fa8600	409	#define DFSR_FS1_Msk (1UL << DFSR_FS1_Pos) /!< \brief DFSR: FS1 Mask /
AnnaBridge	157:e7ca05fa8600	410
AnnaBridge	157:e7ca05fa8600	411	#define DFSR_Domain_Pos 4U /!< \brief DFSR: Domain Position /
AnnaBridge	157:e7ca05fa8600	412	#define DFSR_Domain_Msk (0xFUL << DFSR_Domain_Pos) /!< \brief DFSR: Domain Mask /
AnnaBridge	157:e7ca05fa8600	413
AnnaBridge	157:e7ca05fa8600	414	#define DFSR_FS0_Pos 0U /!< \brief DFSR: FS0 Position /
AnnaBridge	157:e7ca05fa8600	415	#define DFSR_FS0_Msk (0xFUL << DFSR_FS0_Pos) /!< \brief DFSR: FS0 Mask /
AnnaBridge	157:e7ca05fa8600	416
AnnaBridge	157:e7ca05fa8600	417	/* CP15 Register IFSR */
AnnaBridge	157:e7ca05fa8600	418	typedef union
AnnaBridge	157:e7ca05fa8600	419	{
AnnaBridge	157:e7ca05fa8600	420	struct
AnnaBridge	157:e7ca05fa8600	421	{
AnnaBridge	157:e7ca05fa8600	422	uint32_t FS0:4; /!< \brief bit: 0.. 3 Fault Status bits bit 0-3 /
AnnaBridge	157:e7ca05fa8600	423	uint32_t _reserved0:6; /!< \brief bit: 4.. 9 Reserved /
AnnaBridge	157:e7ca05fa8600	424	uint32_t FS1:1; /!< \brief bit: 10 Fault Status bits bit 4 /
AnnaBridge	157:e7ca05fa8600	425	uint32_t _reserved1:1; /!< \brief bit: 11 Reserved /
AnnaBridge	157:e7ca05fa8600	426	uint32_t ExT:1; /!< \brief bit: 12 External abort type /
AnnaBridge	157:e7ca05fa8600	427	uint32_t _reserved2:19; /!< \brief bit:13..31 Reserved /
AnnaBridge	157:e7ca05fa8600	428	} b; /!< \brief Structure used for bit access /
AnnaBridge	157:e7ca05fa8600	429	uint32_t w; /!< \brief Type used for word access /
AnnaBridge	157:e7ca05fa8600	430	} IFSR_Type;
AnnaBridge	157:e7ca05fa8600	431
AnnaBridge	157:e7ca05fa8600	432	#define IFSR_ExT_Pos 12U /!< \brief IFSR: ExT Position /
AnnaBridge	157:e7ca05fa8600	433	#define IFSR_ExT_Msk (1UL << IFSR_ExT_Pos) /!< \brief IFSR: ExT Mask /
AnnaBridge	157:e7ca05fa8600	434
AnnaBridge	157:e7ca05fa8600	435	#define IFSR_FS1_Pos 10U /!< \brief IFSR: FS1 Position /
AnnaBridge	157:e7ca05fa8600	436	#define IFSR_FS1_Msk (1UL << IFSR_FS1_Pos) /!< \brief IFSR: FS1 Mask /
AnnaBridge	157:e7ca05fa8600	437
AnnaBridge	157:e7ca05fa8600	438	#define IFSR_FS0_Pos 0U /!< \brief IFSR: FS0 Position /
AnnaBridge	157:e7ca05fa8600	439	#define IFSR_FS0_Msk (0xFUL << IFSR_FS0_Pos) /!< \brief IFSR: FS0 Mask /
AnnaBridge	157:e7ca05fa8600	440
AnnaBridge	157:e7ca05fa8600	441	/* CP15 Register ISR */
AnnaBridge	157:e7ca05fa8600	442	typedef union
AnnaBridge	157:e7ca05fa8600	443	{
AnnaBridge	157:e7ca05fa8600	444	struct
AnnaBridge	157:e7ca05fa8600	445	{
AnnaBridge	157:e7ca05fa8600	446	uint32_t _reserved0:6; /!< \brief bit: 0.. 5 Reserved /
AnnaBridge	157:e7ca05fa8600	447	uint32_t F:1; /!< \brief bit: 6 FIQ pending bit /
AnnaBridge	157:e7ca05fa8600	448	uint32_t I:1; /!< \brief bit: 7 IRQ pending bit /
AnnaBridge	157:e7ca05fa8600	449	uint32_t A:1; /!< \brief bit: 8 External abort pending bit /
AnnaBridge	157:e7ca05fa8600	450	uint32_t _reserved1:23; /!< \brief bit:14..31 Reserved /
AnnaBridge	157:e7ca05fa8600	451	} b; /!< \brief Structure used for bit access /
AnnaBridge	157:e7ca05fa8600	452	uint32_t w; /!< \brief Type used for word access /
AnnaBridge	157:e7ca05fa8600	453	} ISR_Type;
AnnaBridge	157:e7ca05fa8600	454
AnnaBridge	157:e7ca05fa8600	455	#define ISR_A_Pos 13U /!< \brief ISR: A Position /
AnnaBridge	157:e7ca05fa8600	456	#define ISR_A_Msk (1UL << ISR_A_Pos) /!< \brief ISR: A Mask /
AnnaBridge	157:e7ca05fa8600	457
AnnaBridge	157:e7ca05fa8600	458	#define ISR_I_Pos 12U /!< \brief ISR: I Position /
AnnaBridge	157:e7ca05fa8600	459	#define ISR_I_Msk (1UL << ISR_I_Pos) /!< \brief ISR: I Mask /
AnnaBridge	157:e7ca05fa8600	460
AnnaBridge	157:e7ca05fa8600	461	#define ISR_F_Pos 11U /!< \brief ISR: F Position /
AnnaBridge	157:e7ca05fa8600	462	#define ISR_F_Msk (1UL << ISR_F_Pos) /!< \brief ISR: F Mask /
AnnaBridge	157:e7ca05fa8600	463
AnnaBridge	157:e7ca05fa8600	464
AnnaBridge	157:e7ca05fa8600	465	/**
AnnaBridge	157:e7ca05fa8600	466	\brief Union type to access the L2C_310 Cache Controller.
AnnaBridge	157:e7ca05fa8600	467	*/
AnnaBridge	157:e7ca05fa8600	468	#if (__L2C_PRESENT == 1U)
AnnaBridge	157:e7ca05fa8600	469	typedef struct
AnnaBridge	157:e7ca05fa8600	470	{
AnnaBridge	157:e7ca05fa8600	471	__I uint32_t CACHE_ID; /!< \brief Offset: 0x0000 Cache ID Register /
AnnaBridge	157:e7ca05fa8600	472	__I uint32_t CACHE_TYPE; /!< \brief Offset: 0x0004 Cache Type Register /
AnnaBridge	157:e7ca05fa8600	473	uint32_t RESERVED0[0x3e];
AnnaBridge	157:e7ca05fa8600	474	__IO uint32_t CONTROL; /!< \brief Offset: 0x0100 Control Register /
AnnaBridge	157:e7ca05fa8600	475	__IO uint32_t AUX_CNT; /!< \brief Offset: 0x0104 Auxiliary Control /
AnnaBridge	157:e7ca05fa8600	476	uint32_t RESERVED1[0x3e];
AnnaBridge	157:e7ca05fa8600	477	__IO uint32_t EVENT_CONTROL; /!< \brief Offset: 0x0200 Event Counter Control /
AnnaBridge	157:e7ca05fa8600	478	__IO uint32_t EVENT_COUNTER1_CONF; /!< \brief Offset: 0x0204 Event Counter 1 Configuration /
AnnaBridge	157:e7ca05fa8600	479	__IO uint32_t EVENT_COUNTER0_CONF; /!< \brief Offset: 0x0208 Event Counter 1 Configuration /
AnnaBridge	157:e7ca05fa8600	480	uint32_t RESERVED2[0x2];
AnnaBridge	157:e7ca05fa8600	481	__IO uint32_t INTERRUPT_MASK; /!< \brief Offset: 0x0214 Interrupt Mask /
AnnaBridge	157:e7ca05fa8600	482	__I uint32_t MASKED_INT_STATUS; /!< \brief Offset: 0x0218 Masked Interrupt Status /
AnnaBridge	157:e7ca05fa8600	483	__I uint32_t RAW_INT_STATUS; /!< \brief Offset: 0x021c Raw Interrupt Status /
AnnaBridge	157:e7ca05fa8600	484	__O uint32_t INTERRUPT_CLEAR; /!< \brief Offset: 0x0220 Interrupt Clear /
AnnaBridge	157:e7ca05fa8600	485	uint32_t RESERVED3[0x143];
AnnaBridge	157:e7ca05fa8600	486	__IO uint32_t CACHE_SYNC; /!< \brief Offset: 0x0730 Cache Sync /
AnnaBridge	157:e7ca05fa8600	487	uint32_t RESERVED4[0xf];
AnnaBridge	157:e7ca05fa8600	488	__IO uint32_t INV_LINE_PA; /!< \brief Offset: 0x0770 Invalidate Line By PA /
AnnaBridge	157:e7ca05fa8600	489	uint32_t RESERVED6[2];
AnnaBridge	157:e7ca05fa8600	490	__IO uint32_t INV_WAY; /!< \brief Offset: 0x077c Invalidate by Way /
AnnaBridge	157:e7ca05fa8600	491	uint32_t RESERVED5[0xc];
AnnaBridge	157:e7ca05fa8600	492	__IO uint32_t CLEAN_LINE_PA; /!< \brief Offset: 0x07b0 Clean Line by PA /
AnnaBridge	157:e7ca05fa8600	493	uint32_t RESERVED7[1];
AnnaBridge	157:e7ca05fa8600	494	__IO uint32_t CLEAN_LINE_INDEX_WAY; /!< \brief Offset: 0x07b8 Clean Line by Index/Way /
AnnaBridge	157:e7ca05fa8600	495	__IO uint32_t CLEAN_WAY; /!< \brief Offset: 0x07bc Clean by Way /
AnnaBridge	157:e7ca05fa8600	496	uint32_t RESERVED8[0xc];
AnnaBridge	157:e7ca05fa8600	497	__IO uint32_t CLEAN_INV_LINE_PA; /!< \brief Offset: 0x07f0 Clean and Invalidate Line by PA /
AnnaBridge	157:e7ca05fa8600	498	uint32_t RESERVED9[1];
AnnaBridge	157:e7ca05fa8600	499	__IO uint32_t CLEAN_INV_LINE_INDEX_WAY; /!< \brief Offset: 0x07f8 Clean and Invalidate Line by Index/Way /
AnnaBridge	157:e7ca05fa8600	500	__IO uint32_t CLEAN_INV_WAY; /!< \brief Offset: 0x07fc Clean and Invalidate by Way /
AnnaBridge	157:e7ca05fa8600	501	uint32_t RESERVED10[0x40];
AnnaBridge	157:e7ca05fa8600	502	__IO uint32_t DATA_LOCK_0_WAY; /!< \brief Offset: 0x0900 Data Lockdown 0 by Way /
AnnaBridge	157:e7ca05fa8600	503	__IO uint32_t INST_LOCK_0_WAY; /!< \brief Offset: 0x0904 Instruction Lockdown 0 by Way /
AnnaBridge	157:e7ca05fa8600	504	__IO uint32_t DATA_LOCK_1_WAY; /!< \brief Offset: 0x0908 Data Lockdown 1 by Way /
AnnaBridge	157:e7ca05fa8600	505	__IO uint32_t INST_LOCK_1_WAY; /!< \brief Offset: 0x090c Instruction Lockdown 1 by Way /
AnnaBridge	157:e7ca05fa8600	506	__IO uint32_t DATA_LOCK_2_WAY; /!< \brief Offset: 0x0910 Data Lockdown 2 by Way /
AnnaBridge	157:e7ca05fa8600	507	__IO uint32_t INST_LOCK_2_WAY; /!< \brief Offset: 0x0914 Instruction Lockdown 2 by Way /
AnnaBridge	157:e7ca05fa8600	508	__IO uint32_t DATA_LOCK_3_WAY; /!< \brief Offset: 0x0918 Data Lockdown 3 by Way /
AnnaBridge	157:e7ca05fa8600	509	__IO uint32_t INST_LOCK_3_WAY; /!< \brief Offset: 0x091c Instruction Lockdown 3 by Way /
AnnaBridge	157:e7ca05fa8600	510	__IO uint32_t DATA_LOCK_4_WAY; /!< \brief Offset: 0x0920 Data Lockdown 4 by Way /
AnnaBridge	157:e7ca05fa8600	511	__IO uint32_t INST_LOCK_4_WAY; /!< \brief Offset: 0x0924 Instruction Lockdown 4 by Way /
AnnaBridge	157:e7ca05fa8600	512	__IO uint32_t DATA_LOCK_5_WAY; /!< \brief Offset: 0x0928 Data Lockdown 5 by Way /
AnnaBridge	157:e7ca05fa8600	513	__IO uint32_t INST_LOCK_5_WAY; /!< \brief Offset: 0x092c Instruction Lockdown 5 by Way /
AnnaBridge	157:e7ca05fa8600	514	__IO uint32_t DATA_LOCK_6_WAY; /!< \brief Offset: 0x0930 Data Lockdown 5 by Way /
AnnaBridge	157:e7ca05fa8600	515	__IO uint32_t INST_LOCK_6_WAY; /!< \brief Offset: 0x0934 Instruction Lockdown 5 by Way /
AnnaBridge	157:e7ca05fa8600	516	__IO uint32_t DATA_LOCK_7_WAY; /!< \brief Offset: 0x0938 Data Lockdown 6 by Way /
AnnaBridge	157:e7ca05fa8600	517	__IO uint32_t INST_LOCK_7_WAY; /!< \brief Offset: 0x093c Instruction Lockdown 6 by Way /
AnnaBridge	157:e7ca05fa8600	518	uint32_t RESERVED11[0x4];
AnnaBridge	157:e7ca05fa8600	519	__IO uint32_t LOCK_LINE_EN; /!< \brief Offset: 0x0950 Lockdown by Line Enable /
AnnaBridge	157:e7ca05fa8600	520	__IO uint32_t UNLOCK_ALL_BY_WAY; /!< \brief Offset: 0x0954 Unlock All Lines by Way /
AnnaBridge	157:e7ca05fa8600	521	uint32_t RESERVED12[0xaa];
AnnaBridge	157:e7ca05fa8600	522	__IO uint32_t ADDRESS_FILTER_START; /!< \brief Offset: 0x0c00 Address Filtering Start /
AnnaBridge	157:e7ca05fa8600	523	__IO uint32_t ADDRESS_FILTER_END; /!< \brief Offset: 0x0c04 Address Filtering End /
AnnaBridge	157:e7ca05fa8600	524	uint32_t RESERVED13[0xce];
AnnaBridge	157:e7ca05fa8600	525	__IO uint32_t DEBUG_CONTROL; /!< \brief Offset: 0x0f40 Debug Control Register /
AnnaBridge	157:e7ca05fa8600	526	} L2C_310_TypeDef;
AnnaBridge	157:e7ca05fa8600	527
AnnaBridge	157:e7ca05fa8600	528	#define L2C_310 ((L2C_310_TypeDef )L2C_310_BASE) /!< \brief L2C_310 Declaration */
AnnaBridge	157:e7ca05fa8600	529	#endif
AnnaBridge	157:e7ca05fa8600	530
AnnaBridge	157:e7ca05fa8600	531	#if (__GIC_PRESENT == 1U)
AnnaBridge	157:e7ca05fa8600	532	/** \brief Structure type to access the Generic Interrupt Controller Distributor (GICD)
AnnaBridge	157:e7ca05fa8600	533	*/
AnnaBridge	157:e7ca05fa8600	534	typedef struct
AnnaBridge	157:e7ca05fa8600	535	{
AnnaBridge	157:e7ca05fa8600	536	__IO uint32_t ICDDCR;
AnnaBridge	157:e7ca05fa8600	537	__I uint32_t ICDICTR;
AnnaBridge	157:e7ca05fa8600	538	__I uint32_t ICDIIDR;
AnnaBridge	157:e7ca05fa8600	539	uint32_t RESERVED0[29];
AnnaBridge	157:e7ca05fa8600	540	__IO uint32_t ICDISR[32];
AnnaBridge	157:e7ca05fa8600	541	__IO uint32_t ICDISER[32];
AnnaBridge	157:e7ca05fa8600	542	__IO uint32_t ICDICER[32];
AnnaBridge	157:e7ca05fa8600	543	__IO uint32_t ICDISPR[32];
AnnaBridge	157:e7ca05fa8600	544	__IO uint32_t ICDICPR[32];
AnnaBridge	157:e7ca05fa8600	545	__I uint32_t ICDABR[32];
AnnaBridge	157:e7ca05fa8600	546	uint32_t RESERVED1[32];
AnnaBridge	157:e7ca05fa8600	547	__IO uint32_t ICDIPR[256];
AnnaBridge	157:e7ca05fa8600	548	__IO uint32_t ICDIPTR[256];
AnnaBridge	157:e7ca05fa8600	549	__IO uint32_t ICDICFR[64];
AnnaBridge	157:e7ca05fa8600	550	uint32_t RESERVED2[128];
AnnaBridge	157:e7ca05fa8600	551	__IO uint32_t ICDSGIR;
AnnaBridge	157:e7ca05fa8600	552	} GICDistributor_Type;
AnnaBridge	157:e7ca05fa8600	553
AnnaBridge	157:e7ca05fa8600	554	#define GICDistributor ((GICDistributor_Type ) GIC_DISTRIBUTOR_BASE ) /!< GIC Distributor configuration struct */
AnnaBridge	157:e7ca05fa8600	555
AnnaBridge	157:e7ca05fa8600	556	/** \brief Structure type to access the Generic Interrupt Controller Interface (GICC)
AnnaBridge	157:e7ca05fa8600	557	*/
AnnaBridge	157:e7ca05fa8600	558	typedef struct
AnnaBridge	157:e7ca05fa8600	559	{
AnnaBridge	157:e7ca05fa8600	560	__IO uint32_t ICCICR; //!< \brief +0x000 - RW - CPU Interface Control Register
AnnaBridge	157:e7ca05fa8600	561	__IO uint32_t ICCPMR; //!< \brief +0x004 - RW - Interrupt Priority Mask Register
AnnaBridge	157:e7ca05fa8600	562	__IO uint32_t ICCBPR; //!< \brief +0x008 - RW - Binary Point Register
AnnaBridge	157:e7ca05fa8600	563	__I uint32_t ICCIAR; //!< \brief +0x00C - RO - Interrupt Acknowledge Register
AnnaBridge	157:e7ca05fa8600	564	__IO uint32_t ICCEOIR; //!< \brief +0x010 - WO - End of Interrupt Register
AnnaBridge	157:e7ca05fa8600	565	__I uint32_t ICCRPR; //!< \brief +0x014 - RO - Running Priority Register
AnnaBridge	157:e7ca05fa8600	566	__I uint32_t ICCHPIR; //!< \brief +0x018 - RO - Highest Pending Interrupt Register
AnnaBridge	157:e7ca05fa8600	567	__IO uint32_t ICCABPR; //!< \brief +0x01C - RW - Aliased Binary Point Register
AnnaBridge	157:e7ca05fa8600	568	uint32_t RESERVED[55];
AnnaBridge	157:e7ca05fa8600	569	__I uint32_t ICCIIDR; //!< \brief +0x0FC - RO - CPU Interface Identification Register
AnnaBridge	157:e7ca05fa8600	570	} GICInterface_Type;
AnnaBridge	157:e7ca05fa8600	571
AnnaBridge	157:e7ca05fa8600	572	#define GICInterface ((GICInterface_Type ) GIC_INTERFACE_BASE ) /!< GIC Interface configuration struct */
AnnaBridge	157:e7ca05fa8600	573	#endif
AnnaBridge	157:e7ca05fa8600	574
AnnaBridge	157:e7ca05fa8600	575	#if (__TIM_PRESENT == 1U)
AnnaBridge	157:e7ca05fa8600	576	#if ((__CORTEX_A == 5U)\|\|(__CORTEX_A == 9U))
AnnaBridge	157:e7ca05fa8600	577	/** \brief Structure type to access the Private Timer
AnnaBridge	157:e7ca05fa8600	578	*/
AnnaBridge	157:e7ca05fa8600	579	typedef struct
AnnaBridge	157:e7ca05fa8600	580	{
AnnaBridge	157:e7ca05fa8600	581	__IO uint32_t LOAD; //!< \brief +0x000 - RW - Private Timer Load Register
AnnaBridge	157:e7ca05fa8600	582	__IO uint32_t COUNTER; //!< \brief +0x004 - RW - Private Timer Counter Register
AnnaBridge	157:e7ca05fa8600	583	__IO uint32_t CONTROL; //!< \brief +0x008 - RW - Private Timer Control Register
AnnaBridge	157:e7ca05fa8600	584	__IO uint32_t ISR; //!< \brief +0x00C - RO - Private Timer Interrupt Status Register
AnnaBridge	157:e7ca05fa8600	585	uint32_t RESERVED[8];
AnnaBridge	157:e7ca05fa8600	586	__IO uint32_t WLOAD; //!< \brief +0x020 - RW - Watchdog Load Register
AnnaBridge	157:e7ca05fa8600	587	__IO uint32_t WCOUNTER; //!< \brief +0x024 - RW - Watchdog Counter Register
AnnaBridge	157:e7ca05fa8600	588	__IO uint32_t WCONTROL; //!< \brief +0x028 - RW - Watchdog Control Register
AnnaBridge	157:e7ca05fa8600	589	__IO uint32_t WISR; //!< \brief +0x02C - RW - Watchdog Interrupt Status Register
AnnaBridge	157:e7ca05fa8600	590	__IO uint32_t WRESET; //!< \brief +0x030 - RW - Watchdog Reset Status Register
AnnaBridge	157:e7ca05fa8600	591	__I uint32_t WDISABLE; //!< \brief +0x0FC - RO - Watchdog Disable Register
AnnaBridge	157:e7ca05fa8600	592	} Timer_Type;
AnnaBridge	157:e7ca05fa8600	593	#define PTIM ((Timer_Type ) TIMER_BASE ) /!< \brief Timer configuration struct */
AnnaBridge	157:e7ca05fa8600	594	#endif
AnnaBridge	157:e7ca05fa8600	595	#endif
AnnaBridge	157:e7ca05fa8600	596
AnnaBridge	157:e7ca05fa8600	597	/*******************************************************************************
AnnaBridge	157:e7ca05fa8600	598	* Hardware Abstraction Layer
AnnaBridge	157:e7ca05fa8600	599	Core Function Interface contains:
AnnaBridge	157:e7ca05fa8600	600	- L1 Cache Functions
AnnaBridge	157:e7ca05fa8600	601	- L2C-310 Cache Controller Functions
AnnaBridge	157:e7ca05fa8600	602	- PL1 Timer Functions
AnnaBridge	157:e7ca05fa8600	603	- GIC Functions
AnnaBridge	157:e7ca05fa8600	604	- MMU Functions
AnnaBridge	157:e7ca05fa8600	605	******************************************************************************/
AnnaBridge	157:e7ca05fa8600	606
AnnaBridge	157:e7ca05fa8600	607	/* ########################## L1 Cache functions ################################# */
AnnaBridge	157:e7ca05fa8600	608
AnnaBridge	157:e7ca05fa8600	609	/** \brief Enable Caches
AnnaBridge	157:e7ca05fa8600	610
AnnaBridge	157:e7ca05fa8600	611	Enable Caches
AnnaBridge	157:e7ca05fa8600	612	*/
AnnaBridge	157:e7ca05fa8600	613	__STATIC_INLINE void L1C_EnableCaches(void) {
AnnaBridge	157:e7ca05fa8600	614	// Set I bit 12 to enable I Cache
AnnaBridge	157:e7ca05fa8600	615	// Set C bit 2 to enable D Cache
AnnaBridge	157:e7ca05fa8600	616	__set_SCTLR( __get_SCTLR() \| (1 << 12) \| (1 << 2));
AnnaBridge	157:e7ca05fa8600	617	}
AnnaBridge	157:e7ca05fa8600	618
AnnaBridge	157:e7ca05fa8600	619	/** \brief Disable Caches
AnnaBridge	157:e7ca05fa8600	620
AnnaBridge	157:e7ca05fa8600	621	Disable Caches
AnnaBridge	157:e7ca05fa8600	622	*/
AnnaBridge	157:e7ca05fa8600	623	__STATIC_INLINE void L1C_DisableCaches(void) {
AnnaBridge	157:e7ca05fa8600	624	// Clear I bit 12 to disable I Cache
AnnaBridge	157:e7ca05fa8600	625	// Clear C bit 2 to disable D Cache
AnnaBridge	157:e7ca05fa8600	626	__set_SCTLR( __get_SCTLR() & ~(1 << 12) & ~(1 << 2));
AnnaBridge	157:e7ca05fa8600	627	__ISB();
AnnaBridge	157:e7ca05fa8600	628	}
AnnaBridge	157:e7ca05fa8600	629
AnnaBridge	157:e7ca05fa8600	630	/** \brief Enable BTAC
AnnaBridge	157:e7ca05fa8600	631
AnnaBridge	157:e7ca05fa8600	632	Enable BTAC
AnnaBridge	157:e7ca05fa8600	633	*/
AnnaBridge	157:e7ca05fa8600	634	__STATIC_INLINE void L1C_EnableBTAC(void) {
AnnaBridge	157:e7ca05fa8600	635	// Set Z bit 11 to enable branch prediction
AnnaBridge	157:e7ca05fa8600	636	__set_SCTLR( __get_SCTLR() \| (1 << 11));
AnnaBridge	157:e7ca05fa8600	637	__ISB();
AnnaBridge	157:e7ca05fa8600	638	}
AnnaBridge	157:e7ca05fa8600	639
AnnaBridge	157:e7ca05fa8600	640	/** \brief Disable BTAC
AnnaBridge	157:e7ca05fa8600	641
AnnaBridge	157:e7ca05fa8600	642	Disable BTAC
AnnaBridge	157:e7ca05fa8600	643	*/
AnnaBridge	157:e7ca05fa8600	644	__STATIC_INLINE void L1C_DisableBTAC(void) {
AnnaBridge	157:e7ca05fa8600	645	// Clear Z bit 11 to disable branch prediction
AnnaBridge	157:e7ca05fa8600	646	__set_SCTLR( __get_SCTLR() & ~(1 << 11));
AnnaBridge	157:e7ca05fa8600	647	}
AnnaBridge	157:e7ca05fa8600	648
AnnaBridge	157:e7ca05fa8600	649	/** \brief Invalidate entire branch predictor array
AnnaBridge	157:e7ca05fa8600	650
AnnaBridge	157:e7ca05fa8600	651	BPIALL. Branch Predictor Invalidate All.
AnnaBridge	157:e7ca05fa8600	652	*/
AnnaBridge	157:e7ca05fa8600	653
AnnaBridge	157:e7ca05fa8600	654	__STATIC_INLINE void L1C_InvalidateBTAC(void) {
AnnaBridge	157:e7ca05fa8600	655	__set_BPIALL(0);
AnnaBridge	157:e7ca05fa8600	656	__DSB(); //ensure completion of the invalidation
AnnaBridge	157:e7ca05fa8600	657	__ISB(); //ensure instruction fetch path sees new state
AnnaBridge	157:e7ca05fa8600	658	}
AnnaBridge	157:e7ca05fa8600	659
AnnaBridge	157:e7ca05fa8600	660	/** \brief Invalidate the whole I$
AnnaBridge	157:e7ca05fa8600	661
AnnaBridge	157:e7ca05fa8600	662	ICIALLU. Instruction Cache Invalidate All to PoU
AnnaBridge	157:e7ca05fa8600	663	*/
AnnaBridge	157:e7ca05fa8600	664	__STATIC_INLINE void L1C_InvalidateICacheAll(void) {
AnnaBridge	157:e7ca05fa8600	665	__set_ICIALLU(0);
AnnaBridge	157:e7ca05fa8600	666	__DSB(); //ensure completion of the invalidation
AnnaBridge	157:e7ca05fa8600	667	__ISB(); //ensure instruction fetch path sees new I cache state
AnnaBridge	157:e7ca05fa8600	668	}
AnnaBridge	157:e7ca05fa8600	669
AnnaBridge	157:e7ca05fa8600	670	/** \brief Clean D$ by MVA
AnnaBridge	157:e7ca05fa8600	671
AnnaBridge	157:e7ca05fa8600	672	DCCMVAC. Data cache clean by MVA to PoC
AnnaBridge	157:e7ca05fa8600	673	*/
AnnaBridge	157:e7ca05fa8600	674	__STATIC_INLINE void L1C_CleanDCacheMVA(void *va) {
AnnaBridge	157:e7ca05fa8600	675	__set_DCCMVAC((uint32_t)va);
AnnaBridge	157:e7ca05fa8600	676	__DMB(); //ensure the ordering of data cache maintenance operations and their effects
AnnaBridge	157:e7ca05fa8600	677	}
AnnaBridge	157:e7ca05fa8600	678
AnnaBridge	157:e7ca05fa8600	679	/** \brief Invalidate D$ by MVA
AnnaBridge	157:e7ca05fa8600	680
AnnaBridge	157:e7ca05fa8600	681	DCIMVAC. Data cache invalidate by MVA to PoC
AnnaBridge	157:e7ca05fa8600	682	*/
AnnaBridge	157:e7ca05fa8600	683	__STATIC_INLINE void L1C_InvalidateDCacheMVA(void *va) {
AnnaBridge	157:e7ca05fa8600	684	__set_DCIMVAC((uint32_t)va);
AnnaBridge	157:e7ca05fa8600	685	__DMB(); //ensure the ordering of data cache maintenance operations and their effects
AnnaBridge	157:e7ca05fa8600	686	}
AnnaBridge	157:e7ca05fa8600	687
AnnaBridge	157:e7ca05fa8600	688	/** \brief Clean and Invalidate D$ by MVA
AnnaBridge	157:e7ca05fa8600	689
AnnaBridge	157:e7ca05fa8600	690	DCCIMVAC. Data cache clean and invalidate by MVA to PoC
AnnaBridge	157:e7ca05fa8600	691	*/
AnnaBridge	157:e7ca05fa8600	692	__STATIC_INLINE void L1C_CleanInvalidateDCacheMVA(void *va) {
AnnaBridge	157:e7ca05fa8600	693	__set_DCCIMVAC((uint32_t)va);
AnnaBridge	157:e7ca05fa8600	694	__DMB(); //ensure the ordering of data cache maintenance operations and their effects
AnnaBridge	157:e7ca05fa8600	695	}
AnnaBridge	157:e7ca05fa8600	696
AnnaBridge	157:e7ca05fa8600	697	/** \brief Clean and Invalidate the entire data or unified cache
AnnaBridge	157:e7ca05fa8600	698
AnnaBridge	157:e7ca05fa8600	699	Generic mechanism for cleaning/invalidating the entire data or unified cache to the point of coherency.
AnnaBridge	157:e7ca05fa8600	700	*/
AnnaBridge	157:e7ca05fa8600	701	__STATIC_INLINE void L1C_CleanInvalidateCache(uint32_t op) {
AnnaBridge	157:e7ca05fa8600	702	__L1C_CleanInvalidateCache(op); // compiler specific call
AnnaBridge	157:e7ca05fa8600	703	}
AnnaBridge	157:e7ca05fa8600	704
AnnaBridge	157:e7ca05fa8600	705
AnnaBridge	157:e7ca05fa8600	706	/** \brief Invalidate the whole D$
AnnaBridge	157:e7ca05fa8600	707
AnnaBridge	157:e7ca05fa8600	708	DCISW. Invalidate by Set/Way
AnnaBridge	157:e7ca05fa8600	709	*/
AnnaBridge	157:e7ca05fa8600	710
AnnaBridge	157:e7ca05fa8600	711	__STATIC_INLINE void L1C_InvalidateDCacheAll(void) {
AnnaBridge	157:e7ca05fa8600	712	L1C_CleanInvalidateCache(0);
AnnaBridge	157:e7ca05fa8600	713	}
AnnaBridge	157:e7ca05fa8600	714
AnnaBridge	157:e7ca05fa8600	715	/** \brief Clean the whole D$
AnnaBridge	157:e7ca05fa8600	716
AnnaBridge	157:e7ca05fa8600	717	DCCSW. Clean by Set/Way
AnnaBridge	157:e7ca05fa8600	718	*/
AnnaBridge	157:e7ca05fa8600	719
AnnaBridge	157:e7ca05fa8600	720	__STATIC_INLINE void L1C_CleanDCacheAll(void) {
AnnaBridge	157:e7ca05fa8600	721	L1C_CleanInvalidateCache(1);
AnnaBridge	157:e7ca05fa8600	722	}
AnnaBridge	157:e7ca05fa8600	723
AnnaBridge	157:e7ca05fa8600	724	/** \brief Clean and invalidate the whole D$
AnnaBridge	157:e7ca05fa8600	725
AnnaBridge	157:e7ca05fa8600	726	DCCISW. Clean and Invalidate by Set/Way
AnnaBridge	157:e7ca05fa8600	727	*/
AnnaBridge	157:e7ca05fa8600	728
AnnaBridge	157:e7ca05fa8600	729	__STATIC_INLINE void L1C_CleanInvalidateDCacheAll(void) {
AnnaBridge	157:e7ca05fa8600	730	L1C_CleanInvalidateCache(2);
AnnaBridge	157:e7ca05fa8600	731	}
AnnaBridge	157:e7ca05fa8600	732
AnnaBridge	157:e7ca05fa8600	733
AnnaBridge	157:e7ca05fa8600	734	/* ########################## L2 Cache functions ################################# */
AnnaBridge	157:e7ca05fa8600	735	#if (__L2C_PRESENT == 1U)
AnnaBridge	157:e7ca05fa8600	736	//Cache Sync operation
AnnaBridge	157:e7ca05fa8600	737	__STATIC_INLINE void L2C_Sync(void)
AnnaBridge	157:e7ca05fa8600	738	{
AnnaBridge	157:e7ca05fa8600	739	L2C_310->CACHE_SYNC = 0x0;
AnnaBridge	157:e7ca05fa8600	740	}
AnnaBridge	157:e7ca05fa8600	741
AnnaBridge	157:e7ca05fa8600	742	//return Cache controller cache ID
AnnaBridge	157:e7ca05fa8600	743	__STATIC_INLINE int L2C_GetID (void)
AnnaBridge	157:e7ca05fa8600	744	{
AnnaBridge	157:e7ca05fa8600	745	return L2C_310->CACHE_ID;
AnnaBridge	157:e7ca05fa8600	746	}
AnnaBridge	157:e7ca05fa8600	747
AnnaBridge	157:e7ca05fa8600	748	//return Cache controller cache Type
AnnaBridge	157:e7ca05fa8600	749	__STATIC_INLINE int L2C_GetType (void)
AnnaBridge	157:e7ca05fa8600	750	{
AnnaBridge	157:e7ca05fa8600	751	return L2C_310->CACHE_TYPE;
AnnaBridge	157:e7ca05fa8600	752	}
AnnaBridge	157:e7ca05fa8600	753
AnnaBridge	157:e7ca05fa8600	754	//Invalidate all cache by way
AnnaBridge	157:e7ca05fa8600	755	__STATIC_INLINE void L2C_InvAllByWay (void)
AnnaBridge	157:e7ca05fa8600	756	{
AnnaBridge	157:e7ca05fa8600	757	unsigned int assoc;
AnnaBridge	157:e7ca05fa8600	758
AnnaBridge	157:e7ca05fa8600	759	if (L2C_310->AUX_CNT & (1<<16))
AnnaBridge	157:e7ca05fa8600	760	assoc = 16;
AnnaBridge	157:e7ca05fa8600	761	else
AnnaBridge	157:e7ca05fa8600	762	assoc = 8;
AnnaBridge	157:e7ca05fa8600	763
AnnaBridge	157:e7ca05fa8600	764	L2C_310->INV_WAY = (1 << assoc) - 1;
AnnaBridge	157:e7ca05fa8600	765	while(L2C_310->INV_WAY & ((1 << assoc) - 1)); //poll invalidate
AnnaBridge	157:e7ca05fa8600	766
AnnaBridge	157:e7ca05fa8600	767	L2C_Sync();
AnnaBridge	157:e7ca05fa8600	768	}
AnnaBridge	157:e7ca05fa8600	769
AnnaBridge	157:e7ca05fa8600	770	//Clean and Invalidate all cache by way
AnnaBridge	157:e7ca05fa8600	771	__STATIC_INLINE void L2C_CleanInvAllByWay (void)
AnnaBridge	157:e7ca05fa8600	772	{
AnnaBridge	157:e7ca05fa8600	773	unsigned int assoc;
AnnaBridge	157:e7ca05fa8600	774
AnnaBridge	157:e7ca05fa8600	775	if (L2C_310->AUX_CNT & (1<<16))
AnnaBridge	157:e7ca05fa8600	776	assoc = 16;
AnnaBridge	157:e7ca05fa8600	777	else
AnnaBridge	157:e7ca05fa8600	778	assoc = 8;
AnnaBridge	157:e7ca05fa8600	779
AnnaBridge	157:e7ca05fa8600	780	L2C_310->CLEAN_INV_WAY = (1 << assoc) - 1;
AnnaBridge	157:e7ca05fa8600	781	while(L2C_310->CLEAN_INV_WAY & ((1 << assoc) - 1)); //poll invalidate
AnnaBridge	157:e7ca05fa8600	782
AnnaBridge	157:e7ca05fa8600	783	L2C_Sync();
AnnaBridge	157:e7ca05fa8600	784	}
AnnaBridge	157:e7ca05fa8600	785
AnnaBridge	157:e7ca05fa8600	786	//Enable Cache
AnnaBridge	157:e7ca05fa8600	787	__STATIC_INLINE void L2C_Enable(void)
AnnaBridge	157:e7ca05fa8600	788	{
AnnaBridge	157:e7ca05fa8600	789	L2C_310->CONTROL = 0;
AnnaBridge	157:e7ca05fa8600	790	L2C_310->INTERRUPT_CLEAR = 0x000001FFuL;
AnnaBridge	157:e7ca05fa8600	791	L2C_310->DEBUG_CONTROL = 0;
AnnaBridge	157:e7ca05fa8600	792	L2C_310->DATA_LOCK_0_WAY = 0;
AnnaBridge	157:e7ca05fa8600	793	L2C_310->CACHE_SYNC = 0;
AnnaBridge	157:e7ca05fa8600	794	L2C_310->CONTROL = 0x01;
AnnaBridge	157:e7ca05fa8600	795	L2C_Sync();
AnnaBridge	157:e7ca05fa8600	796	}
AnnaBridge	157:e7ca05fa8600	797	//Disable Cache
AnnaBridge	157:e7ca05fa8600	798	__STATIC_INLINE void L2C_Disable(void)
AnnaBridge	157:e7ca05fa8600	799	{
AnnaBridge	157:e7ca05fa8600	800	L2C_310->CONTROL = 0x00;
AnnaBridge	157:e7ca05fa8600	801	L2C_Sync();
AnnaBridge	157:e7ca05fa8600	802	}
AnnaBridge	157:e7ca05fa8600	803
AnnaBridge	157:e7ca05fa8600	804	//Invalidate cache by physical address
AnnaBridge	157:e7ca05fa8600	805	__STATIC_INLINE void L2C_InvPa (void *pa)
AnnaBridge	157:e7ca05fa8600	806	{
AnnaBridge	157:e7ca05fa8600	807	L2C_310->INV_LINE_PA = (unsigned int)pa;
AnnaBridge	157:e7ca05fa8600	808	L2C_Sync();
AnnaBridge	157:e7ca05fa8600	809	}
AnnaBridge	157:e7ca05fa8600	810
AnnaBridge	157:e7ca05fa8600	811	//Clean cache by physical address
AnnaBridge	157:e7ca05fa8600	812	__STATIC_INLINE void L2C_CleanPa (void *pa)
AnnaBridge	157:e7ca05fa8600	813	{
AnnaBridge	157:e7ca05fa8600	814	L2C_310->CLEAN_LINE_PA = (unsigned int)pa;
AnnaBridge	157:e7ca05fa8600	815	L2C_Sync();
AnnaBridge	157:e7ca05fa8600	816	}
AnnaBridge	157:e7ca05fa8600	817
AnnaBridge	157:e7ca05fa8600	818	//Clean and invalidate cache by physical address
AnnaBridge	157:e7ca05fa8600	819	__STATIC_INLINE void L2C_CleanInvPa (void *pa)
AnnaBridge	157:e7ca05fa8600	820	{
AnnaBridge	157:e7ca05fa8600	821	L2C_310->CLEAN_INV_LINE_PA = (unsigned int)pa;
AnnaBridge	157:e7ca05fa8600	822	L2C_Sync();
AnnaBridge	157:e7ca05fa8600	823	}
AnnaBridge	157:e7ca05fa8600	824	#endif
AnnaBridge	157:e7ca05fa8600	825
AnnaBridge	157:e7ca05fa8600	826	/* ########################## GIC functions ###################################### */
AnnaBridge	157:e7ca05fa8600	827	#if (__GIC_PRESENT == 1U)
AnnaBridge	157:e7ca05fa8600	828
AnnaBridge	157:e7ca05fa8600	829	__STATIC_INLINE void GIC_EnableDistributor(void)
AnnaBridge	157:e7ca05fa8600	830	{
AnnaBridge	157:e7ca05fa8600	831	GICDistributor->ICDDCR \|= 1; //enable distributor
AnnaBridge	157:e7ca05fa8600	832	}
AnnaBridge	157:e7ca05fa8600	833
AnnaBridge	157:e7ca05fa8600	834	__STATIC_INLINE void GIC_DisableDistributor(void)
AnnaBridge	157:e7ca05fa8600	835	{
AnnaBridge	157:e7ca05fa8600	836	GICDistributor->ICDDCR &=~1; //disable distributor
AnnaBridge	157:e7ca05fa8600	837	}
AnnaBridge	157:e7ca05fa8600	838
AnnaBridge	157:e7ca05fa8600	839	__STATIC_INLINE uint32_t GIC_DistributorInfo(void)
AnnaBridge	157:e7ca05fa8600	840	{
AnnaBridge	157:e7ca05fa8600	841	return (uint32_t)(GICDistributor->ICDICTR);
AnnaBridge	157:e7ca05fa8600	842	}
AnnaBridge	157:e7ca05fa8600	843
AnnaBridge	157:e7ca05fa8600	844	__STATIC_INLINE uint32_t GIC_DistributorImplementer(void)
AnnaBridge	157:e7ca05fa8600	845	{
AnnaBridge	157:e7ca05fa8600	846	return (uint32_t)(GICDistributor->ICDIIDR);
AnnaBridge	157:e7ca05fa8600	847	}
AnnaBridge	157:e7ca05fa8600	848
AnnaBridge	157:e7ca05fa8600	849	__STATIC_INLINE void GIC_SetTarget(IRQn_Type IRQn, uint32_t cpu_target)
AnnaBridge	157:e7ca05fa8600	850	{
AnnaBridge	157:e7ca05fa8600	851	char* field = (char*)&(GICDistributor->ICDIPTR[IRQn / 4]);
AnnaBridge	157:e7ca05fa8600	852	field += IRQn % 4;
AnnaBridge	157:e7ca05fa8600	853	*field = (char)cpu_target & 0xf;
AnnaBridge	157:e7ca05fa8600	854	}
AnnaBridge	157:e7ca05fa8600	855
AnnaBridge	157:e7ca05fa8600	856	__STATIC_INLINE void GIC_SetICDICFR (const uint32_t *ICDICFRn)
AnnaBridge	157:e7ca05fa8600	857	{
AnnaBridge	157:e7ca05fa8600	858	uint32_t i, num_irq;
AnnaBridge	157:e7ca05fa8600	859
AnnaBridge	157:e7ca05fa8600	860	//Get the maximum number of interrupts that the GIC supports
AnnaBridge	157:e7ca05fa8600	861	num_irq = 32 * ((GIC_DistributorInfo() & 0x1f) + 1);
AnnaBridge	157:e7ca05fa8600	862
AnnaBridge	157:e7ca05fa8600	863	for (i = 0; i < (num_irq/16); i++)
AnnaBridge	157:e7ca05fa8600	864	{
AnnaBridge	157:e7ca05fa8600	865	GICDistributor->ICDISPR[i] = *ICDICFRn++;
AnnaBridge	157:e7ca05fa8600	866	}
AnnaBridge	157:e7ca05fa8600	867	}
AnnaBridge	157:e7ca05fa8600	868
AnnaBridge	157:e7ca05fa8600	869	__STATIC_INLINE uint32_t GIC_GetTarget(IRQn_Type IRQn)
AnnaBridge	157:e7ca05fa8600	870	{
AnnaBridge	157:e7ca05fa8600	871	char* field = (char*)&(GICDistributor->ICDIPTR[IRQn / 4]);
AnnaBridge	157:e7ca05fa8600	872	field += IRQn % 4;
AnnaBridge	157:e7ca05fa8600	873	return ((uint32_t)*field & 0xf);
AnnaBridge	157:e7ca05fa8600	874	}
AnnaBridge	157:e7ca05fa8600	875
AnnaBridge	157:e7ca05fa8600	876	__STATIC_INLINE void GIC_EnableInterface(void)
AnnaBridge	157:e7ca05fa8600	877	{
AnnaBridge	157:e7ca05fa8600	878	GICInterface->ICCICR \|= 1; //enable interface
AnnaBridge	157:e7ca05fa8600	879	}
AnnaBridge	157:e7ca05fa8600	880
AnnaBridge	157:e7ca05fa8600	881	__STATIC_INLINE void GIC_DisableInterface(void)
AnnaBridge	157:e7ca05fa8600	882	{
AnnaBridge	157:e7ca05fa8600	883	GICInterface->ICCICR &=~1; //disable distributor
AnnaBridge	157:e7ca05fa8600	884	}
AnnaBridge	157:e7ca05fa8600	885
AnnaBridge	157:e7ca05fa8600	886	__STATIC_INLINE IRQn_Type GIC_AcknowledgePending(void)
AnnaBridge	157:e7ca05fa8600	887	{
AnnaBridge	157:e7ca05fa8600	888	return (IRQn_Type)(GICInterface->ICCIAR);
AnnaBridge	157:e7ca05fa8600	889	}
AnnaBridge	157:e7ca05fa8600	890
AnnaBridge	157:e7ca05fa8600	891	__STATIC_INLINE void GIC_EndInterrupt(IRQn_Type IRQn)
AnnaBridge	157:e7ca05fa8600	892	{
AnnaBridge	157:e7ca05fa8600	893	GICInterface->ICCEOIR = IRQn;
AnnaBridge	157:e7ca05fa8600	894	}
AnnaBridge	157:e7ca05fa8600	895
AnnaBridge	157:e7ca05fa8600	896	__STATIC_INLINE void GIC_EnableIRQ(IRQn_Type IRQn)
AnnaBridge	157:e7ca05fa8600	897	{
AnnaBridge	157:e7ca05fa8600	898	GICDistributor->ICDISER[IRQn / 32] = 1 << (IRQn % 32);
AnnaBridge	157:e7ca05fa8600	899	}
AnnaBridge	157:e7ca05fa8600	900
AnnaBridge	157:e7ca05fa8600	901	__STATIC_INLINE void GIC_DisableIRQ(IRQn_Type IRQn)
AnnaBridge	157:e7ca05fa8600	902	{
AnnaBridge	157:e7ca05fa8600	903	GICDistributor->ICDICER[IRQn / 32] = 1 << (IRQn % 32);
AnnaBridge	157:e7ca05fa8600	904	}
AnnaBridge	157:e7ca05fa8600	905
AnnaBridge	157:e7ca05fa8600	906	__STATIC_INLINE void GIC_SetPendingIRQ(IRQn_Type IRQn)
AnnaBridge	157:e7ca05fa8600	907	{
AnnaBridge	157:e7ca05fa8600	908	GICDistributor->ICDISPR[IRQn / 32] = 1 << (IRQn % 32);
AnnaBridge	157:e7ca05fa8600	909	}
AnnaBridge	157:e7ca05fa8600	910
AnnaBridge	157:e7ca05fa8600	911	__STATIC_INLINE void GIC_ClearPendingIRQ(IRQn_Type IRQn)
AnnaBridge	157:e7ca05fa8600	912	{
AnnaBridge	157:e7ca05fa8600	913	GICDistributor->ICDICPR[IRQn / 32] = 1 << (IRQn % 32);
AnnaBridge	157:e7ca05fa8600	914	}
AnnaBridge	157:e7ca05fa8600	915
AnnaBridge	157:e7ca05fa8600	916	__STATIC_INLINE void GIC_SetLevelModel(IRQn_Type IRQn, int8_t edge_level, int8_t model)
AnnaBridge	157:e7ca05fa8600	917	{
AnnaBridge	157:e7ca05fa8600	918	// Word-size read/writes must be used to access this register
AnnaBridge	157:e7ca05fa8600	919	volatile uint32_t * field = &(GICDistributor->ICDICFR[IRQn / 16]);
AnnaBridge	157:e7ca05fa8600	920	unsigned bit_shift = (IRQn % 16)<<1;
AnnaBridge	157:e7ca05fa8600	921	unsigned int save_word;
AnnaBridge	157:e7ca05fa8600	922
AnnaBridge	157:e7ca05fa8600	923	save_word = *field;
AnnaBridge	157:e7ca05fa8600	924	save_word &= (~(3 << bit_shift));
AnnaBridge	157:e7ca05fa8600	925
AnnaBridge	157:e7ca05fa8600	926	*field = (save_word \| (((edge_level<<1) \| model) << bit_shift));
AnnaBridge	157:e7ca05fa8600	927	}
AnnaBridge	157:e7ca05fa8600	928
AnnaBridge	157:e7ca05fa8600	929	__STATIC_INLINE void GIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
AnnaBridge	157:e7ca05fa8600	930	{
AnnaBridge	157:e7ca05fa8600	931	char* field = (char*)&(GICDistributor->ICDIPR[IRQn / 4]);
AnnaBridge	157:e7ca05fa8600	932	field += IRQn % 4;
AnnaBridge	157:e7ca05fa8600	933	*field = (char)priority;
AnnaBridge	157:e7ca05fa8600	934	}
AnnaBridge	157:e7ca05fa8600	935
AnnaBridge	157:e7ca05fa8600	936	__STATIC_INLINE uint32_t GIC_GetPriority(IRQn_Type IRQn)
AnnaBridge	157:e7ca05fa8600	937	{
AnnaBridge	157:e7ca05fa8600	938	char* field = (char*)&(GICDistributor->ICDIPR[IRQn / 4]);
AnnaBridge	157:e7ca05fa8600	939	field += IRQn % 4;
AnnaBridge	157:e7ca05fa8600	940	return (uint32_t)*field;
AnnaBridge	157:e7ca05fa8600	941	}
AnnaBridge	157:e7ca05fa8600	942
AnnaBridge	157:e7ca05fa8600	943	__STATIC_INLINE void GIC_InterfacePriorityMask(uint32_t priority)
AnnaBridge	157:e7ca05fa8600	944	{
AnnaBridge	157:e7ca05fa8600	945	GICInterface->ICCPMR = priority & 0xff; //set priority mask
AnnaBridge	157:e7ca05fa8600	946	}
AnnaBridge	157:e7ca05fa8600	947
AnnaBridge	157:e7ca05fa8600	948	__STATIC_INLINE void GIC_SetBinaryPoint(uint32_t binary_point)
AnnaBridge	157:e7ca05fa8600	949	{
AnnaBridge	157:e7ca05fa8600	950	GICInterface->ICCBPR = binary_point & 0x07; //set binary point
AnnaBridge	157:e7ca05fa8600	951	}
AnnaBridge	157:e7ca05fa8600	952
AnnaBridge	157:e7ca05fa8600	953	__STATIC_INLINE uint32_t GIC_GetBinaryPoint(uint32_t binary_point)
AnnaBridge	157:e7ca05fa8600	954	{
AnnaBridge	157:e7ca05fa8600	955	return (uint32_t)GICInterface->ICCBPR;
AnnaBridge	157:e7ca05fa8600	956	}
AnnaBridge	157:e7ca05fa8600	957
AnnaBridge	157:e7ca05fa8600	958	__STATIC_INLINE uint32_t GIC_GetIRQStatus(IRQn_Type IRQn)
AnnaBridge	157:e7ca05fa8600	959	{
AnnaBridge	157:e7ca05fa8600	960	uint32_t pending, active;
AnnaBridge	157:e7ca05fa8600	961
AnnaBridge	157:e7ca05fa8600	962	active = ((GICDistributor->ICDABR[IRQn / 32]) >> (IRQn % 32)) & 0x1;
AnnaBridge	157:e7ca05fa8600	963	pending =((GICDistributor->ICDISPR[IRQn / 32]) >> (IRQn % 32)) & 0x1;
AnnaBridge	157:e7ca05fa8600	964
AnnaBridge	157:e7ca05fa8600	965	return ((active<<1) \| pending);
AnnaBridge	157:e7ca05fa8600	966	}
AnnaBridge	157:e7ca05fa8600	967
AnnaBridge	157:e7ca05fa8600	968	__STATIC_INLINE void GIC_SendSGI(IRQn_Type IRQn, uint32_t target_list, uint32_t filter_list)
AnnaBridge	157:e7ca05fa8600	969	{
AnnaBridge	157:e7ca05fa8600	970	GICDistributor->ICDSGIR = ((filter_list & 0x3) << 24) \| ((target_list & 0xff) << 16) \| (IRQn & 0xf);
AnnaBridge	157:e7ca05fa8600	971	}
AnnaBridge	157:e7ca05fa8600	972
AnnaBridge	157:e7ca05fa8600	973	__STATIC_INLINE void GIC_DistInit(void)
AnnaBridge	157:e7ca05fa8600	974	{
AnnaBridge	157:e7ca05fa8600	975	IRQn_Type i;
AnnaBridge	157:e7ca05fa8600	976	uint32_t num_irq = 0;
AnnaBridge	157:e7ca05fa8600	977	uint32_t priority_field;
AnnaBridge	157:e7ca05fa8600	978
AnnaBridge	157:e7ca05fa8600	979	//A reset sets all bits in the ICDISRs corresponding to the SPIs to 0,
AnnaBridge	157:e7ca05fa8600	980	//configuring all of the interrupts as Secure.
AnnaBridge	157:e7ca05fa8600	981
AnnaBridge	157:e7ca05fa8600	982	//Disable interrupt forwarding
AnnaBridge	157:e7ca05fa8600	983	GIC_DisableDistributor();
AnnaBridge	157:e7ca05fa8600	984	//Get the maximum number of interrupts that the GIC supports
AnnaBridge	157:e7ca05fa8600	985	num_irq = 32 * ((GIC_DistributorInfo() & 0x1f) + 1);
AnnaBridge	157:e7ca05fa8600	986
AnnaBridge	157:e7ca05fa8600	987	/* Priority level is implementation defined.
AnnaBridge	157:e7ca05fa8600	988	To determine the number of priority bits implemented write 0xFF to an ICDIPR
AnnaBridge	157:e7ca05fa8600	989	priority field and read back the value stored.*/
AnnaBridge	157:e7ca05fa8600	990	GIC_SetPriority((IRQn_Type)0, 0xff);
AnnaBridge	157:e7ca05fa8600	991	priority_field = GIC_GetPriority((IRQn_Type)0);
AnnaBridge	157:e7ca05fa8600	992
AnnaBridge	157:e7ca05fa8600	993	for (i = (IRQn_Type)32; i < num_irq; i++)
AnnaBridge	157:e7ca05fa8600	994	{
AnnaBridge	157:e7ca05fa8600	995	//Disable the SPI interrupt
AnnaBridge	157:e7ca05fa8600	996	GIC_DisableIRQ(i);
AnnaBridge	157:e7ca05fa8600	997	//Set level-sensitive and 1-N model
AnnaBridge	157:e7ca05fa8600	998	GIC_SetLevelModel(i, 0, 1);
AnnaBridge	157:e7ca05fa8600	999	//Set priority
AnnaBridge	157:e7ca05fa8600	1000	GIC_SetPriority(i, priority_field/2);
AnnaBridge	157:e7ca05fa8600	1001	//Set target list to CPU0
AnnaBridge	157:e7ca05fa8600	1002	GIC_SetTarget(i, 1);
AnnaBridge	157:e7ca05fa8600	1003	}
AnnaBridge	157:e7ca05fa8600	1004	//Enable distributor
AnnaBridge	157:e7ca05fa8600	1005	GIC_EnableDistributor();
AnnaBridge	157:e7ca05fa8600	1006	}
AnnaBridge	157:e7ca05fa8600	1007
AnnaBridge	157:e7ca05fa8600	1008	__STATIC_INLINE void GIC_CPUInterfaceInit(void)
AnnaBridge	157:e7ca05fa8600	1009	{
AnnaBridge	157:e7ca05fa8600	1010	IRQn_Type i;
AnnaBridge	157:e7ca05fa8600	1011	uint32_t priority_field;
AnnaBridge	157:e7ca05fa8600	1012
AnnaBridge	157:e7ca05fa8600	1013	//A reset sets all bits in the ICDISRs corresponding to the SPIs to 0,
AnnaBridge	157:e7ca05fa8600	1014	//configuring all of the interrupts as Secure.
AnnaBridge	157:e7ca05fa8600	1015
AnnaBridge	157:e7ca05fa8600	1016	//Disable interrupt forwarding
AnnaBridge	157:e7ca05fa8600	1017	GIC_DisableInterface();
AnnaBridge	157:e7ca05fa8600	1018
AnnaBridge	157:e7ca05fa8600	1019	/* Priority level is implementation defined.
AnnaBridge	157:e7ca05fa8600	1020	To determine the number of priority bits implemented write 0xFF to an ICDIPR
AnnaBridge	157:e7ca05fa8600	1021	priority field and read back the value stored.*/
AnnaBridge	157:e7ca05fa8600	1022	GIC_SetPriority((IRQn_Type)0, 0xff);
AnnaBridge	157:e7ca05fa8600	1023	priority_field = GIC_GetPriority((IRQn_Type)0);
AnnaBridge	157:e7ca05fa8600	1024
AnnaBridge	157:e7ca05fa8600	1025	//SGI and PPI
AnnaBridge	157:e7ca05fa8600	1026	for (i = (IRQn_Type)0; i < 32; i++)
AnnaBridge	157:e7ca05fa8600	1027	{
AnnaBridge	157:e7ca05fa8600	1028	//Set level-sensitive and 1-N model for PPI
AnnaBridge	157:e7ca05fa8600	1029	if(i > 15)
AnnaBridge	157:e7ca05fa8600	1030	GIC_SetLevelModel(i, 0, 1);
AnnaBridge	157:e7ca05fa8600	1031	//Disable SGI and PPI interrupts
AnnaBridge	157:e7ca05fa8600	1032	GIC_DisableIRQ(i);
AnnaBridge	157:e7ca05fa8600	1033	//Set priority
AnnaBridge	157:e7ca05fa8600	1034	GIC_SetPriority(i, priority_field/2);
AnnaBridge	157:e7ca05fa8600	1035	}
AnnaBridge	157:e7ca05fa8600	1036	//Enable interface
AnnaBridge	157:e7ca05fa8600	1037	GIC_EnableInterface();
AnnaBridge	157:e7ca05fa8600	1038	//Set binary point to 0
AnnaBridge	157:e7ca05fa8600	1039	GIC_SetBinaryPoint(0);
AnnaBridge	157:e7ca05fa8600	1040	//Set priority mask
AnnaBridge	157:e7ca05fa8600	1041	GIC_InterfacePriorityMask(0xff);
AnnaBridge	157:e7ca05fa8600	1042	}
AnnaBridge	157:e7ca05fa8600	1043
AnnaBridge	157:e7ca05fa8600	1044	__STATIC_INLINE void GIC_Enable(void)
AnnaBridge	157:e7ca05fa8600	1045	{
AnnaBridge	157:e7ca05fa8600	1046	GIC_DistInit();
AnnaBridge	157:e7ca05fa8600	1047	GIC_CPUInterfaceInit(); //per CPU
AnnaBridge	157:e7ca05fa8600	1048	}
AnnaBridge	157:e7ca05fa8600	1049	#endif
AnnaBridge	157:e7ca05fa8600	1050
AnnaBridge	157:e7ca05fa8600	1051	/* ########################## Generic Timer functions ############################ */
AnnaBridge	157:e7ca05fa8600	1052	#if (__TIM_PRESENT == 1U)
AnnaBridge	157:e7ca05fa8600	1053
AnnaBridge	157:e7ca05fa8600	1054	/* PL1 Physical Timer */
AnnaBridge	157:e7ca05fa8600	1055	#if (__CORTEX_A == 7U)
AnnaBridge	157:e7ca05fa8600	1056	__STATIC_INLINE void PL1_SetLoadValue(uint32_t value) {
AnnaBridge	157:e7ca05fa8600	1057	__set_CNTP_TVAL(value);
AnnaBridge	157:e7ca05fa8600	1058	__ISB();
AnnaBridge	157:e7ca05fa8600	1059	}
AnnaBridge	157:e7ca05fa8600	1060
AnnaBridge	157:e7ca05fa8600	1061	__STATIC_INLINE uint32_t PL1_GetCurrentValue() {
AnnaBridge	157:e7ca05fa8600	1062	return(__get_CNTP_TVAL());
AnnaBridge	157:e7ca05fa8600	1063	}
AnnaBridge	157:e7ca05fa8600	1064
AnnaBridge	157:e7ca05fa8600	1065	__STATIC_INLINE void PL1_SetControl(uint32_t value) {
AnnaBridge	157:e7ca05fa8600	1066	__set_CNTP_CTL(value);
AnnaBridge	157:e7ca05fa8600	1067	__ISB();
AnnaBridge	157:e7ca05fa8600	1068	}
AnnaBridge	157:e7ca05fa8600	1069
AnnaBridge	157:e7ca05fa8600	1070	/* Private Timer */
AnnaBridge	157:e7ca05fa8600	1071	#elif ((__CORTEX_A == 5U)\|\|(__CORTEX_A == 9U))
AnnaBridge	157:e7ca05fa8600	1072	__STATIC_INLINE void PTIM_SetLoadValue(uint32_t value) {
AnnaBridge	157:e7ca05fa8600	1073	PTIM->LOAD = value;
AnnaBridge	157:e7ca05fa8600	1074	}
AnnaBridge	157:e7ca05fa8600	1075
AnnaBridge	157:e7ca05fa8600	1076	__STATIC_INLINE uint32_t PTIM_GetLoadValue() {
AnnaBridge	157:e7ca05fa8600	1077	return(PTIM->LOAD);
AnnaBridge	157:e7ca05fa8600	1078	}
AnnaBridge	157:e7ca05fa8600	1079
AnnaBridge	157:e7ca05fa8600	1080	__STATIC_INLINE uint32_t PTIM_GetCurrentValue() {
AnnaBridge	157:e7ca05fa8600	1081	return(PTIM->COUNTER);
AnnaBridge	157:e7ca05fa8600	1082	}
AnnaBridge	157:e7ca05fa8600	1083
AnnaBridge	157:e7ca05fa8600	1084	__STATIC_INLINE void PTIM_SetControl(uint32_t value) {
AnnaBridge	157:e7ca05fa8600	1085	PTIM->CONTROL = value;
AnnaBridge	157:e7ca05fa8600	1086	}
AnnaBridge	157:e7ca05fa8600	1087
AnnaBridge	157:e7ca05fa8600	1088	__STATIC_INLINE uint32_t PTIM_GetControl(void) {
AnnaBridge	157:e7ca05fa8600	1089	return(PTIM->CONTROL);
AnnaBridge	157:e7ca05fa8600	1090	}
AnnaBridge	157:e7ca05fa8600	1091
AnnaBridge	157:e7ca05fa8600	1092	__STATIC_INLINE void PTIM_ClearEventFlag(void) {
AnnaBridge	157:e7ca05fa8600	1093	PTIM->ISR = 1;
AnnaBridge	157:e7ca05fa8600	1094	}
AnnaBridge	157:e7ca05fa8600	1095	#endif
AnnaBridge	157:e7ca05fa8600	1096	#endif
AnnaBridge	157:e7ca05fa8600	1097
AnnaBridge	157:e7ca05fa8600	1098	/* ########################## MMU functions ###################################### */
AnnaBridge	157:e7ca05fa8600	1099
AnnaBridge	157:e7ca05fa8600	1100	#define SECTION_DESCRIPTOR (0x2)
AnnaBridge	157:e7ca05fa8600	1101	#define SECTION_MASK (0xFFFFFFFC)
AnnaBridge	157:e7ca05fa8600	1102
AnnaBridge	157:e7ca05fa8600	1103	#define SECTION_TEXCB_MASK (0xFFFF8FF3)
AnnaBridge	157:e7ca05fa8600	1104	#define SECTION_B_SHIFT (2)
AnnaBridge	157:e7ca05fa8600	1105	#define SECTION_C_SHIFT (3)
AnnaBridge	157:e7ca05fa8600	1106	#define SECTION_TEX0_SHIFT (12)
AnnaBridge	157:e7ca05fa8600	1107	#define SECTION_TEX1_SHIFT (13)
AnnaBridge	157:e7ca05fa8600	1108	#define SECTION_TEX2_SHIFT (14)
AnnaBridge	157:e7ca05fa8600	1109
AnnaBridge	157:e7ca05fa8600	1110	#define SECTION_XN_MASK (0xFFFFFFEF)
AnnaBridge	157:e7ca05fa8600	1111	#define SECTION_XN_SHIFT (4)
AnnaBridge	157:e7ca05fa8600	1112
AnnaBridge	157:e7ca05fa8600	1113	#define SECTION_DOMAIN_MASK (0xFFFFFE1F)
AnnaBridge	157:e7ca05fa8600	1114	#define SECTION_DOMAIN_SHIFT (5)
AnnaBridge	157:e7ca05fa8600	1115
AnnaBridge	157:e7ca05fa8600	1116	#define SECTION_P_MASK (0xFFFFFDFF)
AnnaBridge	157:e7ca05fa8600	1117	#define SECTION_P_SHIFT (9)
AnnaBridge	157:e7ca05fa8600	1118
AnnaBridge	157:e7ca05fa8600	1119	#define SECTION_AP_MASK (0xFFFF73FF)
AnnaBridge	157:e7ca05fa8600	1120	#define SECTION_AP_SHIFT (10)
AnnaBridge	157:e7ca05fa8600	1121	#define SECTION_AP2_SHIFT (15)
AnnaBridge	157:e7ca05fa8600	1122
AnnaBridge	157:e7ca05fa8600	1123	#define SECTION_S_MASK (0xFFFEFFFF)
AnnaBridge	157:e7ca05fa8600	1124	#define SECTION_S_SHIFT (16)
AnnaBridge	157:e7ca05fa8600	1125
AnnaBridge	157:e7ca05fa8600	1126	#define SECTION_NG_MASK (0xFFFDFFFF)
AnnaBridge	157:e7ca05fa8600	1127	#define SECTION_NG_SHIFT (17)
AnnaBridge	157:e7ca05fa8600	1128
AnnaBridge	157:e7ca05fa8600	1129	#define SECTION_NS_MASK (0xFFF7FFFF)
AnnaBridge	157:e7ca05fa8600	1130	#define SECTION_NS_SHIFT (19)
AnnaBridge	157:e7ca05fa8600	1131
AnnaBridge	157:e7ca05fa8600	1132	#define PAGE_L1_DESCRIPTOR (0x1)
AnnaBridge	157:e7ca05fa8600	1133	#define PAGE_L1_MASK (0xFFFFFFFC)
AnnaBridge	157:e7ca05fa8600	1134
AnnaBridge	157:e7ca05fa8600	1135	#define PAGE_L2_4K_DESC (0x2)
AnnaBridge	157:e7ca05fa8600	1136	#define PAGE_L2_4K_MASK (0xFFFFFFFD)
AnnaBridge	157:e7ca05fa8600	1137
AnnaBridge	157:e7ca05fa8600	1138	#define PAGE_L2_64K_DESC (0x1)
AnnaBridge	157:e7ca05fa8600	1139	#define PAGE_L2_64K_MASK (0xFFFFFFFC)
AnnaBridge	157:e7ca05fa8600	1140
AnnaBridge	157:e7ca05fa8600	1141	#define PAGE_4K_TEXCB_MASK (0xFFFFFE33)
AnnaBridge	157:e7ca05fa8600	1142	#define PAGE_4K_B_SHIFT (2)
AnnaBridge	157:e7ca05fa8600	1143	#define PAGE_4K_C_SHIFT (3)
AnnaBridge	157:e7ca05fa8600	1144	#define PAGE_4K_TEX0_SHIFT (6)
AnnaBridge	157:e7ca05fa8600	1145	#define PAGE_4K_TEX1_SHIFT (7)
AnnaBridge	157:e7ca05fa8600	1146	#define PAGE_4K_TEX2_SHIFT (8)
AnnaBridge	157:e7ca05fa8600	1147
AnnaBridge	157:e7ca05fa8600	1148	#define PAGE_64K_TEXCB_MASK (0xFFFF8FF3)
AnnaBridge	157:e7ca05fa8600	1149	#define PAGE_64K_B_SHIFT (2)
AnnaBridge	157:e7ca05fa8600	1150	#define PAGE_64K_C_SHIFT (3)
AnnaBridge	157:e7ca05fa8600	1151	#define PAGE_64K_TEX0_SHIFT (12)
AnnaBridge	157:e7ca05fa8600	1152	#define PAGE_64K_TEX1_SHIFT (13)
AnnaBridge	157:e7ca05fa8600	1153	#define PAGE_64K_TEX2_SHIFT (14)
AnnaBridge	157:e7ca05fa8600	1154
AnnaBridge	157:e7ca05fa8600	1155	#define PAGE_TEXCB_MASK (0xFFFF8FF3)
AnnaBridge	157:e7ca05fa8600	1156	#define PAGE_B_SHIFT (2)
AnnaBridge	157:e7ca05fa8600	1157	#define PAGE_C_SHIFT (3)
AnnaBridge	157:e7ca05fa8600	1158	#define PAGE_TEX_SHIFT (12)
AnnaBridge	157:e7ca05fa8600	1159
AnnaBridge	157:e7ca05fa8600	1160	#define PAGE_XN_4K_MASK (0xFFFFFFFE)
AnnaBridge	157:e7ca05fa8600	1161	#define PAGE_XN_4K_SHIFT (0)
AnnaBridge	157:e7ca05fa8600	1162	#define PAGE_XN_64K_MASK (0xFFFF7FFF)
AnnaBridge	157:e7ca05fa8600	1163	#define PAGE_XN_64K_SHIFT (15)
AnnaBridge	157:e7ca05fa8600	1164
AnnaBridge	157:e7ca05fa8600	1165	#define PAGE_DOMAIN_MASK (0xFFFFFE1F)
AnnaBridge	157:e7ca05fa8600	1166	#define PAGE_DOMAIN_SHIFT (5)
AnnaBridge	157:e7ca05fa8600	1167
AnnaBridge	157:e7ca05fa8600	1168	#define PAGE_P_MASK (0xFFFFFDFF)
AnnaBridge	157:e7ca05fa8600	1169	#define PAGE_P_SHIFT (9)
AnnaBridge	157:e7ca05fa8600	1170
AnnaBridge	157:e7ca05fa8600	1171	#define PAGE_AP_MASK (0xFFFFFDCF)
AnnaBridge	157:e7ca05fa8600	1172	#define PAGE_AP_SHIFT (4)
AnnaBridge	157:e7ca05fa8600	1173	#define PAGE_AP2_SHIFT (9)
AnnaBridge	157:e7ca05fa8600	1174
AnnaBridge	157:e7ca05fa8600	1175	#define PAGE_S_MASK (0xFFFFFBFF)
AnnaBridge	157:e7ca05fa8600	1176	#define PAGE_S_SHIFT (10)
AnnaBridge	157:e7ca05fa8600	1177
AnnaBridge	157:e7ca05fa8600	1178	#define PAGE_NG_MASK (0xFFFFF7FF)
AnnaBridge	157:e7ca05fa8600	1179	#define PAGE_NG_SHIFT (11)
AnnaBridge	157:e7ca05fa8600	1180
AnnaBridge	157:e7ca05fa8600	1181	#define PAGE_NS_MASK (0xFFFFFFF7)
AnnaBridge	157:e7ca05fa8600	1182	#define PAGE_NS_SHIFT (3)
AnnaBridge	157:e7ca05fa8600	1183
AnnaBridge	157:e7ca05fa8600	1184	#define OFFSET_1M (0x00100000)
AnnaBridge	157:e7ca05fa8600	1185	#define OFFSET_64K (0x00010000)
AnnaBridge	157:e7ca05fa8600	1186	#define OFFSET_4K (0x00001000)
AnnaBridge	157:e7ca05fa8600	1187
AnnaBridge	157:e7ca05fa8600	1188	#define DESCRIPTOR_FAULT (0x00000000)
AnnaBridge	157:e7ca05fa8600	1189
AnnaBridge	157:e7ca05fa8600	1190	/* Attributes enumerations */
AnnaBridge	157:e7ca05fa8600	1191
AnnaBridge	157:e7ca05fa8600	1192	/* Region size attributes */
AnnaBridge	157:e7ca05fa8600	1193	typedef enum
AnnaBridge	157:e7ca05fa8600	1194	{
AnnaBridge	157:e7ca05fa8600	1195	SECTION,
AnnaBridge	157:e7ca05fa8600	1196	PAGE_4k,
AnnaBridge	157:e7ca05fa8600	1197	PAGE_64k,
AnnaBridge	157:e7ca05fa8600	1198	} mmu_region_size_Type;
AnnaBridge	157:e7ca05fa8600	1199
AnnaBridge	157:e7ca05fa8600	1200	/* Region type attributes */
AnnaBridge	157:e7ca05fa8600	1201	typedef enum
AnnaBridge	157:e7ca05fa8600	1202	{
AnnaBridge	157:e7ca05fa8600	1203	NORMAL,
AnnaBridge	157:e7ca05fa8600	1204	DEVICE,
AnnaBridge	157:e7ca05fa8600	1205	SHARED_DEVICE,
AnnaBridge	157:e7ca05fa8600	1206	NON_SHARED_DEVICE,
AnnaBridge	157:e7ca05fa8600	1207	STRONGLY_ORDERED
AnnaBridge	157:e7ca05fa8600	1208	} mmu_memory_Type;
AnnaBridge	157:e7ca05fa8600	1209
AnnaBridge	157:e7ca05fa8600	1210	/* Region cacheability attributes */
AnnaBridge	157:e7ca05fa8600	1211	typedef enum
AnnaBridge	157:e7ca05fa8600	1212	{
AnnaBridge	157:e7ca05fa8600	1213	NON_CACHEABLE,
AnnaBridge	157:e7ca05fa8600	1214	WB_WA,
AnnaBridge	157:e7ca05fa8600	1215	WT,
AnnaBridge	157:e7ca05fa8600	1216	WB_NO_WA,
AnnaBridge	157:e7ca05fa8600	1217	} mmu_cacheability_Type;
AnnaBridge	157:e7ca05fa8600	1218
AnnaBridge	157:e7ca05fa8600	1219	/* Region parity check attributes */
AnnaBridge	157:e7ca05fa8600	1220	typedef enum
AnnaBridge	157:e7ca05fa8600	1221	{
AnnaBridge	157:e7ca05fa8600	1222	ECC_DISABLED,
AnnaBridge	157:e7ca05fa8600	1223	ECC_ENABLED,
AnnaBridge	157:e7ca05fa8600	1224	} mmu_ecc_check_Type;
AnnaBridge	157:e7ca05fa8600	1225
AnnaBridge	157:e7ca05fa8600	1226	/* Region execution attributes */
AnnaBridge	157:e7ca05fa8600	1227	typedef enum
AnnaBridge	157:e7ca05fa8600	1228	{
AnnaBridge	157:e7ca05fa8600	1229	EXECUTE,
AnnaBridge	157:e7ca05fa8600	1230	NON_EXECUTE,
AnnaBridge	157:e7ca05fa8600	1231	} mmu_execute_Type;
AnnaBridge	157:e7ca05fa8600	1232
AnnaBridge	157:e7ca05fa8600	1233	/* Region global attributes */
AnnaBridge	157:e7ca05fa8600	1234	typedef enum
AnnaBridge	157:e7ca05fa8600	1235	{
AnnaBridge	157:e7ca05fa8600	1236	GLOBAL,
AnnaBridge	157:e7ca05fa8600	1237	NON_GLOBAL,
AnnaBridge	157:e7ca05fa8600	1238	} mmu_global_Type;
AnnaBridge	157:e7ca05fa8600	1239
AnnaBridge	157:e7ca05fa8600	1240	/* Region shareability attributes */
AnnaBridge	157:e7ca05fa8600	1241	typedef enum
AnnaBridge	157:e7ca05fa8600	1242	{
AnnaBridge	157:e7ca05fa8600	1243	NON_SHARED,
AnnaBridge	157:e7ca05fa8600	1244	SHARED,
AnnaBridge	157:e7ca05fa8600	1245	} mmu_shared_Type;
AnnaBridge	157:e7ca05fa8600	1246
AnnaBridge	157:e7ca05fa8600	1247	/* Region security attributes */
AnnaBridge	157:e7ca05fa8600	1248	typedef enum
AnnaBridge	157:e7ca05fa8600	1249	{
AnnaBridge	157:e7ca05fa8600	1250	SECURE,
AnnaBridge	157:e7ca05fa8600	1251	NON_SECURE,
AnnaBridge	157:e7ca05fa8600	1252	} mmu_secure_Type;
AnnaBridge	157:e7ca05fa8600	1253
AnnaBridge	157:e7ca05fa8600	1254	/* Region access attributes */
AnnaBridge	157:e7ca05fa8600	1255	typedef enum
AnnaBridge	157:e7ca05fa8600	1256	{
AnnaBridge	157:e7ca05fa8600	1257	NO_ACCESS,
AnnaBridge	157:e7ca05fa8600	1258	RW,
AnnaBridge	157:e7ca05fa8600	1259	READ,
AnnaBridge	157:e7ca05fa8600	1260	} mmu_access_Type;
AnnaBridge	157:e7ca05fa8600	1261
AnnaBridge	157:e7ca05fa8600	1262	/* Memory Region definition */
AnnaBridge	157:e7ca05fa8600	1263	typedef struct RegionStruct {
AnnaBridge	157:e7ca05fa8600	1264	mmu_region_size_Type rg_t;
AnnaBridge	157:e7ca05fa8600	1265	mmu_memory_Type mem_t;
AnnaBridge	157:e7ca05fa8600	1266	uint8_t domain;
AnnaBridge	157:e7ca05fa8600	1267	mmu_cacheability_Type inner_norm_t;
AnnaBridge	157:e7ca05fa8600	1268	mmu_cacheability_Type outer_norm_t;
AnnaBridge	157:e7ca05fa8600	1269	mmu_ecc_check_Type e_t;
AnnaBridge	157:e7ca05fa8600	1270	mmu_execute_Type xn_t;
AnnaBridge	157:e7ca05fa8600	1271	mmu_global_Type g_t;
AnnaBridge	157:e7ca05fa8600	1272	mmu_secure_Type sec_t;
AnnaBridge	157:e7ca05fa8600	1273	mmu_access_Type priv_t;
AnnaBridge	157:e7ca05fa8600	1274	mmu_access_Type user_t;
AnnaBridge	157:e7ca05fa8600	1275	mmu_shared_Type sh_t;
AnnaBridge	157:e7ca05fa8600	1276
AnnaBridge	157:e7ca05fa8600	1277	} mmu_region_attributes_Type;
AnnaBridge	157:e7ca05fa8600	1278
AnnaBridge	157:e7ca05fa8600	1279	//Following macros define the descriptors and attributes
AnnaBridge	157:e7ca05fa8600	1280	//Sect_Normal. Outer & inner wb/wa, non-shareable, executable, rw, domain 0
AnnaBridge	157:e7ca05fa8600	1281	#define section_normal(descriptor_l1, region) region.rg_t = SECTION; \
AnnaBridge	157:e7ca05fa8600	1282	region.domain = 0x0; \
AnnaBridge	157:e7ca05fa8600	1283	region.e_t = ECC_DISABLED; \
AnnaBridge	157:e7ca05fa8600	1284	region.g_t = GLOBAL; \
AnnaBridge	157:e7ca05fa8600	1285	region.inner_norm_t = WB_WA; \
AnnaBridge	157:e7ca05fa8600	1286	region.outer_norm_t = WB_WA; \
AnnaBridge	157:e7ca05fa8600	1287	region.mem_t = NORMAL; \
AnnaBridge	157:e7ca05fa8600	1288	region.sec_t = SECURE; \
AnnaBridge	157:e7ca05fa8600	1289	region.xn_t = EXECUTE; \
AnnaBridge	157:e7ca05fa8600	1290	region.priv_t = RW; \
AnnaBridge	157:e7ca05fa8600	1291	region.user_t = RW; \
AnnaBridge	157:e7ca05fa8600	1292	region.sh_t = NON_SHARED; \
AnnaBridge	157:e7ca05fa8600	1293	MMU_GetSectionDescriptor(&descriptor_l1, region);
AnnaBridge	157:e7ca05fa8600	1294
AnnaBridge	157:e7ca05fa8600	1295	//Sect_Normal_Cod. Outer & inner wb/wa, non-shareable, executable, ro, domain 0
AnnaBridge	157:e7ca05fa8600	1296	#define section_normal_cod(descriptor_l1, region) region.rg_t = SECTION; \
AnnaBridge	157:e7ca05fa8600	1297	region.domain = 0x0; \
AnnaBridge	157:e7ca05fa8600	1298	region.e_t = ECC_DISABLED; \
AnnaBridge	157:e7ca05fa8600	1299	region.g_t = GLOBAL; \
AnnaBridge	157:e7ca05fa8600	1300	region.inner_norm_t = WB_WA; \
AnnaBridge	157:e7ca05fa8600	1301	region.outer_norm_t = WB_WA; \
AnnaBridge	157:e7ca05fa8600	1302	region.mem_t = NORMAL; \
AnnaBridge	157:e7ca05fa8600	1303	region.sec_t = SECURE; \
AnnaBridge	157:e7ca05fa8600	1304	region.xn_t = EXECUTE; \
AnnaBridge	157:e7ca05fa8600	1305	region.priv_t = READ; \
AnnaBridge	157:e7ca05fa8600	1306	region.user_t = READ; \
AnnaBridge	157:e7ca05fa8600	1307	region.sh_t = NON_SHARED; \
AnnaBridge	157:e7ca05fa8600	1308	MMU_GetSectionDescriptor(&descriptor_l1, region);
AnnaBridge	157:e7ca05fa8600	1309
AnnaBridge	157:e7ca05fa8600	1310	//Sect_Normal_RO. Sect_Normal_Cod, but not executable
AnnaBridge	157:e7ca05fa8600	1311	#define section_normal_ro(descriptor_l1, region) region.rg_t = SECTION; \
AnnaBridge	157:e7ca05fa8600	1312	region.domain = 0x0; \
AnnaBridge	157:e7ca05fa8600	1313	region.e_t = ECC_DISABLED; \
AnnaBridge	157:e7ca05fa8600	1314	region.g_t = GLOBAL; \
AnnaBridge	157:e7ca05fa8600	1315	region.inner_norm_t = WB_WA; \
AnnaBridge	157:e7ca05fa8600	1316	region.outer_norm_t = WB_WA; \
AnnaBridge	157:e7ca05fa8600	1317	region.mem_t = NORMAL; \
AnnaBridge	157:e7ca05fa8600	1318	region.sec_t = SECURE; \
AnnaBridge	157:e7ca05fa8600	1319	region.xn_t = NON_EXECUTE; \
AnnaBridge	157:e7ca05fa8600	1320	region.priv_t = READ; \
AnnaBridge	157:e7ca05fa8600	1321	region.user_t = READ; \
AnnaBridge	157:e7ca05fa8600	1322	region.sh_t = NON_SHARED; \
AnnaBridge	157:e7ca05fa8600	1323	MMU_GetSectionDescriptor(&descriptor_l1, region);
AnnaBridge	157:e7ca05fa8600	1324
AnnaBridge	157:e7ca05fa8600	1325	//Sect_Normal_RW. Sect_Normal_Cod, but writeable and not executable
AnnaBridge	157:e7ca05fa8600	1326	#define section_normal_rw(descriptor_l1, region) region.rg_t = SECTION; \
AnnaBridge	157:e7ca05fa8600	1327	region.domain = 0x0; \
AnnaBridge	157:e7ca05fa8600	1328	region.e_t = ECC_DISABLED; \
AnnaBridge	157:e7ca05fa8600	1329	region.g_t = GLOBAL; \
AnnaBridge	157:e7ca05fa8600	1330	region.inner_norm_t = WB_WA; \
AnnaBridge	157:e7ca05fa8600	1331	region.outer_norm_t = WB_WA; \
AnnaBridge	157:e7ca05fa8600	1332	region.mem_t = NORMAL; \
AnnaBridge	157:e7ca05fa8600	1333	region.sec_t = SECURE; \
AnnaBridge	157:e7ca05fa8600	1334	region.xn_t = NON_EXECUTE; \
AnnaBridge	157:e7ca05fa8600	1335	region.priv_t = RW; \
AnnaBridge	157:e7ca05fa8600	1336	region.user_t = RW; \
AnnaBridge	157:e7ca05fa8600	1337	region.sh_t = NON_SHARED; \
AnnaBridge	157:e7ca05fa8600	1338	MMU_GetSectionDescriptor(&descriptor_l1, region);
AnnaBridge	157:e7ca05fa8600	1339	//Sect_SO. Strongly-ordered (therefore shareable), not executable, rw, domain 0, base addr 0
AnnaBridge	157:e7ca05fa8600	1340	#define section_so(descriptor_l1, region) region.rg_t = SECTION; \
AnnaBridge	157:e7ca05fa8600	1341	region.domain = 0x0; \
AnnaBridge	157:e7ca05fa8600	1342	region.e_t = ECC_DISABLED; \
AnnaBridge	157:e7ca05fa8600	1343	region.g_t = GLOBAL; \
AnnaBridge	157:e7ca05fa8600	1344	region.inner_norm_t = NON_CACHEABLE; \
AnnaBridge	157:e7ca05fa8600	1345	region.outer_norm_t = NON_CACHEABLE; \
AnnaBridge	157:e7ca05fa8600	1346	region.mem_t = STRONGLY_ORDERED; \
AnnaBridge	157:e7ca05fa8600	1347	region.sec_t = SECURE; \
AnnaBridge	157:e7ca05fa8600	1348	region.xn_t = NON_EXECUTE; \
AnnaBridge	157:e7ca05fa8600	1349	region.priv_t = RW; \
AnnaBridge	157:e7ca05fa8600	1350	region.user_t = RW; \
AnnaBridge	157:e7ca05fa8600	1351	region.sh_t = NON_SHARED; \
AnnaBridge	157:e7ca05fa8600	1352	MMU_GetSectionDescriptor(&descriptor_l1, region);
AnnaBridge	157:e7ca05fa8600	1353
AnnaBridge	157:e7ca05fa8600	1354	//Sect_Device_RO. Device, non-shareable, non-executable, ro, domain 0, base addr 0
AnnaBridge	157:e7ca05fa8600	1355	#define section_device_ro(descriptor_l1, region) region.rg_t = SECTION; \
AnnaBridge	157:e7ca05fa8600	1356	region.domain = 0x0; \
AnnaBridge	157:e7ca05fa8600	1357	region.e_t = ECC_DISABLED; \
AnnaBridge	157:e7ca05fa8600	1358	region.g_t = GLOBAL; \
AnnaBridge	157:e7ca05fa8600	1359	region.inner_norm_t = NON_CACHEABLE; \
AnnaBridge	157:e7ca05fa8600	1360	region.outer_norm_t = NON_CACHEABLE; \
AnnaBridge	157:e7ca05fa8600	1361	region.mem_t = STRONGLY_ORDERED; \
AnnaBridge	157:e7ca05fa8600	1362	region.sec_t = SECURE; \
AnnaBridge	157:e7ca05fa8600	1363	region.xn_t = NON_EXECUTE; \
AnnaBridge	157:e7ca05fa8600	1364	region.priv_t = READ; \
AnnaBridge	157:e7ca05fa8600	1365	region.user_t = READ; \
AnnaBridge	157:e7ca05fa8600	1366	region.sh_t = NON_SHARED; \
AnnaBridge	157:e7ca05fa8600	1367	MMU_GetSectionDescriptor(&descriptor_l1, region);
AnnaBridge	157:e7ca05fa8600	1368
AnnaBridge	157:e7ca05fa8600	1369	//Sect_Device_RW. Sect_Device_RO, but writeable
AnnaBridge	157:e7ca05fa8600	1370	#define section_device_rw(descriptor_l1, region) region.rg_t = SECTION; \
AnnaBridge	157:e7ca05fa8600	1371	region.domain = 0x0; \
AnnaBridge	157:e7ca05fa8600	1372	region.e_t = ECC_DISABLED; \
AnnaBridge	157:e7ca05fa8600	1373	region.g_t = GLOBAL; \
AnnaBridge	157:e7ca05fa8600	1374	region.inner_norm_t = NON_CACHEABLE; \
AnnaBridge	157:e7ca05fa8600	1375	region.outer_norm_t = NON_CACHEABLE; \
AnnaBridge	157:e7ca05fa8600	1376	region.mem_t = STRONGLY_ORDERED; \
AnnaBridge	157:e7ca05fa8600	1377	region.sec_t = SECURE; \
AnnaBridge	157:e7ca05fa8600	1378	region.xn_t = NON_EXECUTE; \
AnnaBridge	157:e7ca05fa8600	1379	region.priv_t = RW; \
AnnaBridge	157:e7ca05fa8600	1380	region.user_t = RW; \
AnnaBridge	157:e7ca05fa8600	1381	region.sh_t = NON_SHARED; \
AnnaBridge	157:e7ca05fa8600	1382	MMU_GetSectionDescriptor(&descriptor_l1, region);
AnnaBridge	157:e7ca05fa8600	1383	//Page_4k_Device_RW. Shared device, not executable, rw, domain 0
AnnaBridge	157:e7ca05fa8600	1384	#define page4k_device_rw(descriptor_l1, descriptor_l2, region) region.rg_t = PAGE_4k; \
AnnaBridge	157:e7ca05fa8600	1385	region.domain = 0x0; \
AnnaBridge	157:e7ca05fa8600	1386	region.e_t = ECC_DISABLED; \
AnnaBridge	157:e7ca05fa8600	1387	region.g_t = GLOBAL; \
AnnaBridge	157:e7ca05fa8600	1388	region.inner_norm_t = NON_CACHEABLE; \
AnnaBridge	157:e7ca05fa8600	1389	region.outer_norm_t = NON_CACHEABLE; \
AnnaBridge	157:e7ca05fa8600	1390	region.mem_t = SHARED_DEVICE; \
AnnaBridge	157:e7ca05fa8600	1391	region.sec_t = SECURE; \
AnnaBridge	157:e7ca05fa8600	1392	region.xn_t = NON_EXECUTE; \
AnnaBridge	157:e7ca05fa8600	1393	region.priv_t = RW; \
AnnaBridge	157:e7ca05fa8600	1394	region.user_t = RW; \
AnnaBridge	157:e7ca05fa8600	1395	region.sh_t = NON_SHARED; \
AnnaBridge	157:e7ca05fa8600	1396	MMU_GetPageDescriptor(&descriptor_l1, &descriptor_l2, region);
AnnaBridge	157:e7ca05fa8600	1397
AnnaBridge	157:e7ca05fa8600	1398	//Page_64k_Device_RW. Shared device, not executable, rw, domain 0
AnnaBridge	157:e7ca05fa8600	1399	#define page64k_device_rw(descriptor_l1, descriptor_l2, region) region.rg_t = PAGE_64k; \
AnnaBridge	157:e7ca05fa8600	1400	region.domain = 0x0; \
AnnaBridge	157:e7ca05fa8600	1401	region.e_t = ECC_DISABLED; \
AnnaBridge	157:e7ca05fa8600	1402	region.g_t = GLOBAL; \
AnnaBridge	157:e7ca05fa8600	1403	region.inner_norm_t = NON_CACHEABLE; \
AnnaBridge	157:e7ca05fa8600	1404	region.outer_norm_t = NON_CACHEABLE; \
AnnaBridge	157:e7ca05fa8600	1405	region.mem_t = SHARED_DEVICE; \
AnnaBridge	157:e7ca05fa8600	1406	region.sec_t = SECURE; \
AnnaBridge	157:e7ca05fa8600	1407	region.xn_t = NON_EXECUTE; \
AnnaBridge	157:e7ca05fa8600	1408	region.priv_t = RW; \
AnnaBridge	157:e7ca05fa8600	1409	region.user_t = RW; \
AnnaBridge	157:e7ca05fa8600	1410	region.sh_t = NON_SHARED; \
AnnaBridge	157:e7ca05fa8600	1411	MMU_GetPageDescriptor(&descriptor_l1, &descriptor_l2, region);
AnnaBridge	157:e7ca05fa8600	1412
AnnaBridge	157:e7ca05fa8600	1413	/** \brief Set section execution-never attribute
AnnaBridge	157:e7ca05fa8600	1414
AnnaBridge	157:e7ca05fa8600	1415	\param [out] descriptor_l1 L1 descriptor.
AnnaBridge	157:e7ca05fa8600	1416	\param [in] xn Section execution-never attribute : EXECUTE , NON_EXECUTE.
AnnaBridge	157:e7ca05fa8600	1417
AnnaBridge	157:e7ca05fa8600	1418	\return 0
AnnaBridge	157:e7ca05fa8600	1419	*/
AnnaBridge	157:e7ca05fa8600	1420	__STATIC_INLINE int MMU_XNSection(uint32_t *descriptor_l1, mmu_execute_Type xn)
AnnaBridge	157:e7ca05fa8600	1421	{
AnnaBridge	157:e7ca05fa8600	1422	*descriptor_l1 &= SECTION_XN_MASK;
AnnaBridge	157:e7ca05fa8600	1423	*descriptor_l1 \|= ((xn & 0x1) << SECTION_XN_SHIFT);
AnnaBridge	157:e7ca05fa8600	1424	return 0;
AnnaBridge	157:e7ca05fa8600	1425	}
AnnaBridge	157:e7ca05fa8600	1426
AnnaBridge	157:e7ca05fa8600	1427	/** \brief Set section domain
AnnaBridge	157:e7ca05fa8600	1428
AnnaBridge	157:e7ca05fa8600	1429	\param [out] descriptor_l1 L1 descriptor.
AnnaBridge	157:e7ca05fa8600	1430	\param [in] domain Section domain
AnnaBridge	157:e7ca05fa8600	1431
AnnaBridge	157:e7ca05fa8600	1432	\return 0
AnnaBridge	157:e7ca05fa8600	1433	*/
AnnaBridge	157:e7ca05fa8600	1434	__STATIC_INLINE int MMU_DomainSection(uint32_t *descriptor_l1, uint8_t domain)
AnnaBridge	157:e7ca05fa8600	1435	{
AnnaBridge	157:e7ca05fa8600	1436	*descriptor_l1 &= SECTION_DOMAIN_MASK;
AnnaBridge	157:e7ca05fa8600	1437	*descriptor_l1 \|= ((domain & 0xF) << SECTION_DOMAIN_SHIFT);
AnnaBridge	157:e7ca05fa8600	1438	return 0;
AnnaBridge	157:e7ca05fa8600	1439	}
AnnaBridge	157:e7ca05fa8600	1440
AnnaBridge	157:e7ca05fa8600	1441	/** \brief Set section parity check
AnnaBridge	157:e7ca05fa8600	1442
AnnaBridge	157:e7ca05fa8600	1443	\param [out] descriptor_l1 L1 descriptor.
AnnaBridge	157:e7ca05fa8600	1444	\param [in] p_bit Parity check: ECC_DISABLED, ECC_ENABLED
AnnaBridge	157:e7ca05fa8600	1445
AnnaBridge	157:e7ca05fa8600	1446	\return 0
AnnaBridge	157:e7ca05fa8600	1447	*/
AnnaBridge	157:e7ca05fa8600	1448	__STATIC_INLINE int MMU_PSection(uint32_t *descriptor_l1, mmu_ecc_check_Type p_bit)
AnnaBridge	157:e7ca05fa8600	1449	{
AnnaBridge	157:e7ca05fa8600	1450	*descriptor_l1 &= SECTION_P_MASK;
AnnaBridge	157:e7ca05fa8600	1451	*descriptor_l1 \|= ((p_bit & 0x1) << SECTION_P_SHIFT);
AnnaBridge	157:e7ca05fa8600	1452	return 0;
AnnaBridge	157:e7ca05fa8600	1453	}
AnnaBridge	157:e7ca05fa8600	1454
AnnaBridge	157:e7ca05fa8600	1455	/** \brief Set section access privileges
AnnaBridge	157:e7ca05fa8600	1456
AnnaBridge	157:e7ca05fa8600	1457	\param [out] descriptor_l1 L1 descriptor.
AnnaBridge	157:e7ca05fa8600	1458	\param [in] user User Level Access: NO_ACCESS, RW, READ
AnnaBridge	157:e7ca05fa8600	1459	\param [in] priv Privilege Level Access: NO_ACCESS, RW, READ
AnnaBridge	157:e7ca05fa8600	1460	\param [in] afe Access flag enable
AnnaBridge	157:e7ca05fa8600	1461
AnnaBridge	157:e7ca05fa8600	1462	\return 0
AnnaBridge	157:e7ca05fa8600	1463	*/
AnnaBridge	157:e7ca05fa8600	1464	__STATIC_INLINE int MMU_APSection(uint32_t *descriptor_l1, mmu_access_Type user, mmu_access_Type priv, uint32_t afe)
AnnaBridge	157:e7ca05fa8600	1465	{
AnnaBridge	157:e7ca05fa8600	1466	uint32_t ap = 0;
AnnaBridge	157:e7ca05fa8600	1467
AnnaBridge	157:e7ca05fa8600	1468	if (afe == 0) { //full access
AnnaBridge	157:e7ca05fa8600	1469	if ((priv == NO_ACCESS) && (user == NO_ACCESS)) { ap = 0x0; }
AnnaBridge	157:e7ca05fa8600	1470	else if ((priv == RW) && (user == NO_ACCESS)) { ap = 0x1; }
AnnaBridge	157:e7ca05fa8600	1471	else if ((priv == RW) && (user == READ)) { ap = 0x2; }
AnnaBridge	157:e7ca05fa8600	1472	else if ((priv == RW) && (user == RW)) { ap = 0x3; }
AnnaBridge	157:e7ca05fa8600	1473	else if ((priv == READ) && (user == NO_ACCESS)) { ap = 0x5; }
AnnaBridge	157:e7ca05fa8600	1474	else if ((priv == READ) && (user == READ)) { ap = 0x7; }
AnnaBridge	157:e7ca05fa8600	1475	}
AnnaBridge	157:e7ca05fa8600	1476
AnnaBridge	157:e7ca05fa8600	1477	else { //Simplified access
AnnaBridge	157:e7ca05fa8600	1478	if ((priv == RW) && (user == NO_ACCESS)) { ap = 0x1; }
AnnaBridge	157:e7ca05fa8600	1479	else if ((priv == RW) && (user == RW)) { ap = 0x3; }
AnnaBridge	157:e7ca05fa8600	1480	else if ((priv == READ) && (user == NO_ACCESS)) { ap = 0x5; }
AnnaBridge	157:e7ca05fa8600	1481	else if ((priv == READ) && (user == READ)) { ap = 0x7; }
AnnaBridge	157:e7ca05fa8600	1482	}
AnnaBridge	157:e7ca05fa8600	1483
AnnaBridge	157:e7ca05fa8600	1484	*descriptor_l1 &= SECTION_AP_MASK;
AnnaBridge	157:e7ca05fa8600	1485	*descriptor_l1 \|= (ap & 0x3) << SECTION_AP_SHIFT;
AnnaBridge	157:e7ca05fa8600	1486	*descriptor_l1 \|= ((ap & 0x4)>>2) << SECTION_AP2_SHIFT;
AnnaBridge	157:e7ca05fa8600	1487
AnnaBridge	157:e7ca05fa8600	1488	return 0;
AnnaBridge	157:e7ca05fa8600	1489	}
AnnaBridge	157:e7ca05fa8600	1490
AnnaBridge	157:e7ca05fa8600	1491	/** \brief Set section shareability
AnnaBridge	157:e7ca05fa8600	1492
AnnaBridge	157:e7ca05fa8600	1493	\param [out] descriptor_l1 L1 descriptor.
AnnaBridge	157:e7ca05fa8600	1494	\param [in] s_bit Section shareability: NON_SHARED, SHARED
AnnaBridge	157:e7ca05fa8600	1495
AnnaBridge	157:e7ca05fa8600	1496	\return 0
AnnaBridge	157:e7ca05fa8600	1497	*/
AnnaBridge	157:e7ca05fa8600	1498	__STATIC_INLINE int MMU_SharedSection(uint32_t *descriptor_l1, mmu_shared_Type s_bit)
AnnaBridge	157:e7ca05fa8600	1499	{
AnnaBridge	157:e7ca05fa8600	1500	*descriptor_l1 &= SECTION_S_MASK;
AnnaBridge	157:e7ca05fa8600	1501	*descriptor_l1 \|= ((s_bit & 0x1) << SECTION_S_SHIFT);
AnnaBridge	157:e7ca05fa8600	1502	return 0;
AnnaBridge	157:e7ca05fa8600	1503	}
AnnaBridge	157:e7ca05fa8600	1504
AnnaBridge	157:e7ca05fa8600	1505	/** \brief Set section Global attribute
AnnaBridge	157:e7ca05fa8600	1506
AnnaBridge	157:e7ca05fa8600	1507	\param [out] descriptor_l1 L1 descriptor.
AnnaBridge	157:e7ca05fa8600	1508	\param [in] g_bit Section attribute: GLOBAL, NON_GLOBAL
AnnaBridge	157:e7ca05fa8600	1509
AnnaBridge	157:e7ca05fa8600	1510	\return 0
AnnaBridge	157:e7ca05fa8600	1511	*/
AnnaBridge	157:e7ca05fa8600	1512	__STATIC_INLINE int MMU_GlobalSection(uint32_t *descriptor_l1, mmu_global_Type g_bit)
AnnaBridge	157:e7ca05fa8600	1513	{
AnnaBridge	157:e7ca05fa8600	1514	*descriptor_l1 &= SECTION_NG_MASK;
AnnaBridge	157:e7ca05fa8600	1515	*descriptor_l1 \|= ((g_bit & 0x1) << SECTION_NG_SHIFT);
AnnaBridge	157:e7ca05fa8600	1516	return 0;
AnnaBridge	157:e7ca05fa8600	1517	}
AnnaBridge	157:e7ca05fa8600	1518
AnnaBridge	157:e7ca05fa8600	1519	/** \brief Set section Security attribute
AnnaBridge	157:e7ca05fa8600	1520
AnnaBridge	157:e7ca05fa8600	1521	\param [out] descriptor_l1 L1 descriptor.
AnnaBridge	157:e7ca05fa8600	1522	\param [in] s_bit Section Security attribute: SECURE, NON_SECURE
AnnaBridge	157:e7ca05fa8600	1523
AnnaBridge	157:e7ca05fa8600	1524	\return 0
AnnaBridge	157:e7ca05fa8600	1525	*/
AnnaBridge	157:e7ca05fa8600	1526	__STATIC_INLINE int MMU_SecureSection(uint32_t *descriptor_l1, mmu_secure_Type s_bit)
AnnaBridge	157:e7ca05fa8600	1527	{
AnnaBridge	157:e7ca05fa8600	1528	*descriptor_l1 &= SECTION_NS_MASK;
AnnaBridge	157:e7ca05fa8600	1529	*descriptor_l1 \|= ((s_bit & 0x1) << SECTION_NS_SHIFT);
AnnaBridge	157:e7ca05fa8600	1530	return 0;
AnnaBridge	157:e7ca05fa8600	1531	}
AnnaBridge	157:e7ca05fa8600	1532
AnnaBridge	157:e7ca05fa8600	1533	/* Page 4k or 64k */
AnnaBridge	157:e7ca05fa8600	1534	/** \brief Set 4k/64k page execution-never attribute
AnnaBridge	157:e7ca05fa8600	1535
AnnaBridge	157:e7ca05fa8600	1536	\param [out] descriptor_l2 L2 descriptor.
AnnaBridge	157:e7ca05fa8600	1537	\param [in] xn Page execution-never attribute : EXECUTE , NON_EXECUTE.
AnnaBridge	157:e7ca05fa8600	1538	\param [in] page Page size: PAGE_4k, PAGE_64k,
AnnaBridge	157:e7ca05fa8600	1539
AnnaBridge	157:e7ca05fa8600	1540	\return 0
AnnaBridge	157:e7ca05fa8600	1541	*/
AnnaBridge	157:e7ca05fa8600	1542	__STATIC_INLINE int MMU_XNPage(uint32_t *descriptor_l2, mmu_execute_Type xn, mmu_region_size_Type page)
AnnaBridge	157:e7ca05fa8600	1543	{
AnnaBridge	157:e7ca05fa8600	1544	if (page == PAGE_4k)
AnnaBridge	157:e7ca05fa8600	1545	{
AnnaBridge	157:e7ca05fa8600	1546	*descriptor_l2 &= PAGE_XN_4K_MASK;
AnnaBridge	157:e7ca05fa8600	1547	*descriptor_l2 \|= ((xn & 0x1) << PAGE_XN_4K_SHIFT);
AnnaBridge	157:e7ca05fa8600	1548	}
AnnaBridge	157:e7ca05fa8600	1549	else
AnnaBridge	157:e7ca05fa8600	1550	{
AnnaBridge	157:e7ca05fa8600	1551	*descriptor_l2 &= PAGE_XN_64K_MASK;
AnnaBridge	157:e7ca05fa8600	1552	*descriptor_l2 \|= ((xn & 0x1) << PAGE_XN_64K_SHIFT);
AnnaBridge	157:e7ca05fa8600	1553	}
AnnaBridge	157:e7ca05fa8600	1554	return 0;
AnnaBridge	157:e7ca05fa8600	1555	}
AnnaBridge	157:e7ca05fa8600	1556
AnnaBridge	157:e7ca05fa8600	1557	/** \brief Set 4k/64k page domain
AnnaBridge	157:e7ca05fa8600	1558
AnnaBridge	157:e7ca05fa8600	1559	\param [out] descriptor_l1 L1 descriptor.
AnnaBridge	157:e7ca05fa8600	1560	\param [in] domain Page domain
AnnaBridge	157:e7ca05fa8600	1561
AnnaBridge	157:e7ca05fa8600	1562	\return 0
AnnaBridge	157:e7ca05fa8600	1563	*/
AnnaBridge	157:e7ca05fa8600	1564	__STATIC_INLINE int MMU_DomainPage(uint32_t *descriptor_l1, uint8_t domain)
AnnaBridge	157:e7ca05fa8600	1565	{
AnnaBridge	157:e7ca05fa8600	1566	*descriptor_l1 &= PAGE_DOMAIN_MASK;
AnnaBridge	157:e7ca05fa8600	1567	*descriptor_l1 \|= ((domain & 0xf) << PAGE_DOMAIN_SHIFT);
AnnaBridge	157:e7ca05fa8600	1568	return 0;
AnnaBridge	157:e7ca05fa8600	1569	}
AnnaBridge	157:e7ca05fa8600	1570
AnnaBridge	157:e7ca05fa8600	1571	/** \brief Set 4k/64k page parity check
AnnaBridge	157:e7ca05fa8600	1572
AnnaBridge	157:e7ca05fa8600	1573	\param [out] descriptor_l1 L1 descriptor.
AnnaBridge	157:e7ca05fa8600	1574	\param [in] p_bit Parity check: ECC_DISABLED, ECC_ENABLED
AnnaBridge	157:e7ca05fa8600	1575
AnnaBridge	157:e7ca05fa8600	1576	\return 0
AnnaBridge	157:e7ca05fa8600	1577	*/
AnnaBridge	157:e7ca05fa8600	1578	__STATIC_INLINE int MMU_PPage(uint32_t *descriptor_l1, mmu_ecc_check_Type p_bit)
AnnaBridge	157:e7ca05fa8600	1579	{
AnnaBridge	157:e7ca05fa8600	1580	*descriptor_l1 &= SECTION_P_MASK;
AnnaBridge	157:e7ca05fa8600	1581	*descriptor_l1 \|= ((p_bit & 0x1) << SECTION_P_SHIFT);
AnnaBridge	157:e7ca05fa8600	1582	return 0;
AnnaBridge	157:e7ca05fa8600	1583	}
AnnaBridge	157:e7ca05fa8600	1584
AnnaBridge	157:e7ca05fa8600	1585	/** \brief Set 4k/64k page access privileges
AnnaBridge	157:e7ca05fa8600	1586
AnnaBridge	157:e7ca05fa8600	1587	\param [out] descriptor_l2 L2 descriptor.
AnnaBridge	157:e7ca05fa8600	1588	\param [in] user User Level Access: NO_ACCESS, RW, READ
AnnaBridge	157:e7ca05fa8600	1589	\param [in] priv Privilege Level Access: NO_ACCESS, RW, READ
AnnaBridge	157:e7ca05fa8600	1590	\param [in] afe Access flag enable
AnnaBridge	157:e7ca05fa8600	1591
AnnaBridge	157:e7ca05fa8600	1592	\return 0
AnnaBridge	157:e7ca05fa8600	1593	*/
AnnaBridge	157:e7ca05fa8600	1594	__STATIC_INLINE int MMU_APPage(uint32_t *descriptor_l2, mmu_access_Type user, mmu_access_Type priv, uint32_t afe)
AnnaBridge	157:e7ca05fa8600	1595	{
AnnaBridge	157:e7ca05fa8600	1596	uint32_t ap = 0;
AnnaBridge	157:e7ca05fa8600	1597
AnnaBridge	157:e7ca05fa8600	1598	if (afe == 0) { //full access
AnnaBridge	157:e7ca05fa8600	1599	if ((priv == NO_ACCESS) && (user == NO_ACCESS)) { ap = 0x0; }
AnnaBridge	157:e7ca05fa8600	1600	else if ((priv == RW) && (user == NO_ACCESS)) { ap = 0x1; }
AnnaBridge	157:e7ca05fa8600	1601	else if ((priv == RW) && (user == READ)) { ap = 0x2; }
AnnaBridge	157:e7ca05fa8600	1602	else if ((priv == RW) && (user == RW)) { ap = 0x3; }
AnnaBridge	157:e7ca05fa8600	1603	else if ((priv == READ) && (user == NO_ACCESS)) { ap = 0x5; }
AnnaBridge	157:e7ca05fa8600	1604	else if ((priv == READ) && (user == READ)) { ap = 0x6; }
AnnaBridge	157:e7ca05fa8600	1605	}
AnnaBridge	157:e7ca05fa8600	1606
AnnaBridge	157:e7ca05fa8600	1607	else { //Simplified access
AnnaBridge	157:e7ca05fa8600	1608	if ((priv == RW) && (user == NO_ACCESS)) { ap = 0x1; }
AnnaBridge	157:e7ca05fa8600	1609	else if ((priv == RW) && (user == RW)) { ap = 0x3; }
AnnaBridge	157:e7ca05fa8600	1610	else if ((priv == READ) && (user == NO_ACCESS)) { ap = 0x5; }
AnnaBridge	157:e7ca05fa8600	1611	else if ((priv == READ) && (user == READ)) { ap = 0x7; }
AnnaBridge	157:e7ca05fa8600	1612	}
AnnaBridge	157:e7ca05fa8600	1613
AnnaBridge	157:e7ca05fa8600	1614	*descriptor_l2 &= PAGE_AP_MASK;
AnnaBridge	157:e7ca05fa8600	1615	*descriptor_l2 \|= (ap & 0x3) << PAGE_AP_SHIFT;
AnnaBridge	157:e7ca05fa8600	1616	*descriptor_l2 \|= ((ap & 0x4)>>2) << PAGE_AP2_SHIFT;
AnnaBridge	157:e7ca05fa8600	1617
AnnaBridge	157:e7ca05fa8600	1618	return 0;
AnnaBridge	157:e7ca05fa8600	1619	}
AnnaBridge	157:e7ca05fa8600	1620
AnnaBridge	157:e7ca05fa8600	1621	/** \brief Set 4k/64k page shareability
AnnaBridge	157:e7ca05fa8600	1622
AnnaBridge	157:e7ca05fa8600	1623	\param [out] descriptor_l2 L2 descriptor.
AnnaBridge	157:e7ca05fa8600	1624	\param [in] s_bit 4k/64k page shareability: NON_SHARED, SHARED
AnnaBridge	157:e7ca05fa8600	1625
AnnaBridge	157:e7ca05fa8600	1626	\return 0
AnnaBridge	157:e7ca05fa8600	1627	*/
AnnaBridge	157:e7ca05fa8600	1628	__STATIC_INLINE int MMU_SharedPage(uint32_t *descriptor_l2, mmu_shared_Type s_bit)
AnnaBridge	157:e7ca05fa8600	1629	{
AnnaBridge	157:e7ca05fa8600	1630	*descriptor_l2 &= PAGE_S_MASK;
AnnaBridge	157:e7ca05fa8600	1631	*descriptor_l2 \|= ((s_bit & 0x1) << PAGE_S_SHIFT);
AnnaBridge	157:e7ca05fa8600	1632	return 0;
AnnaBridge	157:e7ca05fa8600	1633	}
AnnaBridge	157:e7ca05fa8600	1634
AnnaBridge	157:e7ca05fa8600	1635	/** \brief Set 4k/64k page Global attribute
AnnaBridge	157:e7ca05fa8600	1636
AnnaBridge	157:e7ca05fa8600	1637	\param [out] descriptor_l2 L2 descriptor.
AnnaBridge	157:e7ca05fa8600	1638	\param [in] g_bit 4k/64k page attribute: GLOBAL, NON_GLOBAL
AnnaBridge	157:e7ca05fa8600	1639
AnnaBridge	157:e7ca05fa8600	1640	\return 0
AnnaBridge	157:e7ca05fa8600	1641	*/
AnnaBridge	157:e7ca05fa8600	1642	__STATIC_INLINE int MMU_GlobalPage(uint32_t *descriptor_l2, mmu_global_Type g_bit)
AnnaBridge	157:e7ca05fa8600	1643	{
AnnaBridge	157:e7ca05fa8600	1644	*descriptor_l2 &= PAGE_NG_MASK;
AnnaBridge	157:e7ca05fa8600	1645	*descriptor_l2 \|= ((g_bit & 0x1) << PAGE_NG_SHIFT);
AnnaBridge	157:e7ca05fa8600	1646	return 0;
AnnaBridge	157:e7ca05fa8600	1647	}
AnnaBridge	157:e7ca05fa8600	1648
AnnaBridge	157:e7ca05fa8600	1649	/** \brief Set 4k/64k page Security attribute
AnnaBridge	157:e7ca05fa8600	1650
AnnaBridge	157:e7ca05fa8600	1651	\param [out] descriptor_l1 L1 descriptor.
AnnaBridge	157:e7ca05fa8600	1652	\param [in] s_bit 4k/64k page Security attribute: SECURE, NON_SECURE
AnnaBridge	157:e7ca05fa8600	1653
AnnaBridge	157:e7ca05fa8600	1654	\return 0
AnnaBridge	157:e7ca05fa8600	1655	*/
AnnaBridge	157:e7ca05fa8600	1656	__STATIC_INLINE int MMU_SecurePage(uint32_t *descriptor_l1, mmu_secure_Type s_bit)
AnnaBridge	157:e7ca05fa8600	1657	{
AnnaBridge	157:e7ca05fa8600	1658	*descriptor_l1 &= PAGE_NS_MASK;
AnnaBridge	157:e7ca05fa8600	1659	*descriptor_l1 \|= ((s_bit & 0x1) << PAGE_NS_SHIFT);
AnnaBridge	157:e7ca05fa8600	1660	return 0;
AnnaBridge	157:e7ca05fa8600	1661	}
AnnaBridge	157:e7ca05fa8600	1662
AnnaBridge	157:e7ca05fa8600	1663	/** \brief Set Section memory attributes
AnnaBridge	157:e7ca05fa8600	1664
AnnaBridge	157:e7ca05fa8600	1665	\param [out] descriptor_l1 L1 descriptor.
AnnaBridge	157:e7ca05fa8600	1666	\param [in] mem Section memory type: NORMAL, DEVICE, SHARED_DEVICE, NON_SHARED_DEVICE, STRONGLY_ORDERED
AnnaBridge	157:e7ca05fa8600	1667	\param [in] outer Outer cacheability: NON_CACHEABLE, WB_WA, WT, WB_NO_WA,
AnnaBridge	157:e7ca05fa8600	1668	\param [in] inner Inner cacheability: NON_CACHEABLE, WB_WA, WT, WB_NO_WA,
AnnaBridge	157:e7ca05fa8600	1669
AnnaBridge	157:e7ca05fa8600	1670	\return 0
AnnaBridge	157:e7ca05fa8600	1671	*/
AnnaBridge	157:e7ca05fa8600	1672	__STATIC_INLINE int MMU_MemorySection(uint32_t *descriptor_l1, mmu_memory_Type mem, mmu_cacheability_Type outer, mmu_cacheability_Type inner)
AnnaBridge	157:e7ca05fa8600	1673	{
AnnaBridge	157:e7ca05fa8600	1674	*descriptor_l1 &= SECTION_TEXCB_MASK;
AnnaBridge	157:e7ca05fa8600	1675
AnnaBridge	157:e7ca05fa8600	1676	if (STRONGLY_ORDERED == mem)
AnnaBridge	157:e7ca05fa8600	1677	{
AnnaBridge	157:e7ca05fa8600	1678	return 0;
AnnaBridge	157:e7ca05fa8600	1679	}
AnnaBridge	157:e7ca05fa8600	1680	else if (SHARED_DEVICE == mem)
AnnaBridge	157:e7ca05fa8600	1681	{
AnnaBridge	157:e7ca05fa8600	1682	*descriptor_l1 \|= (1 << SECTION_B_SHIFT);
AnnaBridge	157:e7ca05fa8600	1683	}
AnnaBridge	157:e7ca05fa8600	1684	else if (NON_SHARED_DEVICE == mem)
AnnaBridge	157:e7ca05fa8600	1685	{
AnnaBridge	157:e7ca05fa8600	1686	*descriptor_l1 \|= (1 << SECTION_TEX1_SHIFT);
AnnaBridge	157:e7ca05fa8600	1687	}
AnnaBridge	157:e7ca05fa8600	1688	else if (NORMAL == mem)
AnnaBridge	157:e7ca05fa8600	1689	{
AnnaBridge	157:e7ca05fa8600	1690	*descriptor_l1 \|= 1 << SECTION_TEX2_SHIFT;
AnnaBridge	157:e7ca05fa8600	1691	switch(inner)
AnnaBridge	157:e7ca05fa8600	1692	{
AnnaBridge	157:e7ca05fa8600	1693	case NON_CACHEABLE:
AnnaBridge	157:e7ca05fa8600	1694	break;
AnnaBridge	157:e7ca05fa8600	1695	case WB_WA:
AnnaBridge	157:e7ca05fa8600	1696	*descriptor_l1 \|= (1 << SECTION_B_SHIFT);
AnnaBridge	157:e7ca05fa8600	1697	break;
AnnaBridge	157:e7ca05fa8600	1698	case WT:
AnnaBridge	157:e7ca05fa8600	1699	*descriptor_l1 \|= 1 << SECTION_C_SHIFT;
AnnaBridge	157:e7ca05fa8600	1700	break;
AnnaBridge	157:e7ca05fa8600	1701	case WB_NO_WA:
AnnaBridge	157:e7ca05fa8600	1702	*descriptor_l1 \|= (1 << SECTION_B_SHIFT) \| (1 << SECTION_C_SHIFT);
AnnaBridge	157:e7ca05fa8600	1703	break;
AnnaBridge	157:e7ca05fa8600	1704	}
AnnaBridge	157:e7ca05fa8600	1705	switch(outer)
AnnaBridge	157:e7ca05fa8600	1706	{
AnnaBridge	157:e7ca05fa8600	1707	case NON_CACHEABLE:
AnnaBridge	157:e7ca05fa8600	1708	break;
AnnaBridge	157:e7ca05fa8600	1709	case WB_WA:
AnnaBridge	157:e7ca05fa8600	1710	*descriptor_l1 \|= (1 << SECTION_TEX0_SHIFT);
AnnaBridge	157:e7ca05fa8600	1711	break;
AnnaBridge	157:e7ca05fa8600	1712	case WT:
AnnaBridge	157:e7ca05fa8600	1713	*descriptor_l1 \|= 1 << SECTION_TEX1_SHIFT;
AnnaBridge	157:e7ca05fa8600	1714	break;
AnnaBridge	157:e7ca05fa8600	1715	case WB_NO_WA:
AnnaBridge	157:e7ca05fa8600	1716	*descriptor_l1 \|= (1 << SECTION_TEX0_SHIFT) \| (1 << SECTION_TEX0_SHIFT);
AnnaBridge	157:e7ca05fa8600	1717	break;
AnnaBridge	157:e7ca05fa8600	1718	}
AnnaBridge	157:e7ca05fa8600	1719	}
AnnaBridge	157:e7ca05fa8600	1720	return 0;
AnnaBridge	157:e7ca05fa8600	1721	}
AnnaBridge	157:e7ca05fa8600	1722
AnnaBridge	157:e7ca05fa8600	1723	/** \brief Set 4k/64k page memory attributes
AnnaBridge	157:e7ca05fa8600	1724
AnnaBridge	157:e7ca05fa8600	1725	\param [out] descriptor_l2 L2 descriptor.
AnnaBridge	157:e7ca05fa8600	1726	\param [in] mem 4k/64k page memory type: NORMAL, DEVICE, SHARED_DEVICE, NON_SHARED_DEVICE, STRONGLY_ORDERED
AnnaBridge	157:e7ca05fa8600	1727	\param [in] outer Outer cacheability: NON_CACHEABLE, WB_WA, WT, WB_NO_WA,
AnnaBridge	157:e7ca05fa8600	1728	\param [in] inner Inner cacheability: NON_CACHEABLE, WB_WA, WT, WB_NO_WA,
AnnaBridge	157:e7ca05fa8600	1729	\param [in] page Page size
AnnaBridge	157:e7ca05fa8600	1730
AnnaBridge	157:e7ca05fa8600	1731	\return 0
AnnaBridge	157:e7ca05fa8600	1732	*/
AnnaBridge	157:e7ca05fa8600	1733	__STATIC_INLINE int MMU_MemoryPage(uint32_t *descriptor_l2, mmu_memory_Type mem, mmu_cacheability_Type outer, mmu_cacheability_Type inner, mmu_region_size_Type page)
AnnaBridge	157:e7ca05fa8600	1734	{
AnnaBridge	157:e7ca05fa8600	1735	*descriptor_l2 &= PAGE_4K_TEXCB_MASK;
AnnaBridge	157:e7ca05fa8600	1736
AnnaBridge	157:e7ca05fa8600	1737	if (page == PAGE_64k)
AnnaBridge	157:e7ca05fa8600	1738	{
AnnaBridge	157:e7ca05fa8600	1739	//same as section
AnnaBridge	157:e7ca05fa8600	1740	MMU_MemorySection(descriptor_l2, mem, outer, inner);
AnnaBridge	157:e7ca05fa8600	1741	}
AnnaBridge	157:e7ca05fa8600	1742	else
AnnaBridge	157:e7ca05fa8600	1743	{
AnnaBridge	157:e7ca05fa8600	1744	if (STRONGLY_ORDERED == mem)
AnnaBridge	157:e7ca05fa8600	1745	{
AnnaBridge	157:e7ca05fa8600	1746	return 0;
AnnaBridge	157:e7ca05fa8600	1747	}
AnnaBridge	157:e7ca05fa8600	1748	else if (SHARED_DEVICE == mem)
AnnaBridge	157:e7ca05fa8600	1749	{
AnnaBridge	157:e7ca05fa8600	1750	*descriptor_l2 \|= (1 << PAGE_4K_B_SHIFT);
AnnaBridge	157:e7ca05fa8600	1751	}
AnnaBridge	157:e7ca05fa8600	1752	else if (NON_SHARED_DEVICE == mem)
AnnaBridge	157:e7ca05fa8600	1753	{
AnnaBridge	157:e7ca05fa8600	1754	*descriptor_l2 \|= (1 << PAGE_4K_TEX1_SHIFT);
AnnaBridge	157:e7ca05fa8600	1755	}
AnnaBridge	157:e7ca05fa8600	1756	else if (NORMAL == mem)
AnnaBridge	157:e7ca05fa8600	1757	{
AnnaBridge	157:e7ca05fa8600	1758	*descriptor_l2 \|= 1 << PAGE_4K_TEX2_SHIFT;
AnnaBridge	157:e7ca05fa8600	1759	switch(inner)
AnnaBridge	157:e7ca05fa8600	1760	{
AnnaBridge	157:e7ca05fa8600	1761	case NON_CACHEABLE:
AnnaBridge	157:e7ca05fa8600	1762	break;
AnnaBridge	157:e7ca05fa8600	1763	case WB_WA:
AnnaBridge	157:e7ca05fa8600	1764	*descriptor_l2 \|= (1 << PAGE_4K_B_SHIFT);
AnnaBridge	157:e7ca05fa8600	1765	break;
AnnaBridge	157:e7ca05fa8600	1766	case WT:
AnnaBridge	157:e7ca05fa8600	1767	*descriptor_l2 \|= 1 << PAGE_4K_C_SHIFT;
AnnaBridge	157:e7ca05fa8600	1768	break;
AnnaBridge	157:e7ca05fa8600	1769	case WB_NO_WA:
AnnaBridge	157:e7ca05fa8600	1770	*descriptor_l2 \|= (1 << PAGE_4K_B_SHIFT) \| (1 << PAGE_4K_C_SHIFT);
AnnaBridge	157:e7ca05fa8600	1771	break;
AnnaBridge	157:e7ca05fa8600	1772	}
AnnaBridge	157:e7ca05fa8600	1773	switch(outer)
AnnaBridge	157:e7ca05fa8600	1774	{
AnnaBridge	157:e7ca05fa8600	1775	case NON_CACHEABLE:
AnnaBridge	157:e7ca05fa8600	1776	break;
AnnaBridge	157:e7ca05fa8600	1777	case WB_WA:
AnnaBridge	157:e7ca05fa8600	1778	*descriptor_l2 \|= (1 << PAGE_4K_TEX0_SHIFT);
AnnaBridge	157:e7ca05fa8600	1779	break;
AnnaBridge	157:e7ca05fa8600	1780	case WT:
AnnaBridge	157:e7ca05fa8600	1781	*descriptor_l2 \|= 1 << PAGE_4K_TEX1_SHIFT;
AnnaBridge	157:e7ca05fa8600	1782	break;
AnnaBridge	157:e7ca05fa8600	1783	case WB_NO_WA:
AnnaBridge	157:e7ca05fa8600	1784	*descriptor_l2 \|= (1 << PAGE_4K_TEX0_SHIFT) \| (1 << PAGE_4K_TEX0_SHIFT);
AnnaBridge	157:e7ca05fa8600	1785	break;
AnnaBridge	157:e7ca05fa8600	1786	}
AnnaBridge	157:e7ca05fa8600	1787	}
AnnaBridge	157:e7ca05fa8600	1788	}
AnnaBridge	157:e7ca05fa8600	1789
AnnaBridge	157:e7ca05fa8600	1790	return 0;
AnnaBridge	157:e7ca05fa8600	1791	}
AnnaBridge	157:e7ca05fa8600	1792
AnnaBridge	157:e7ca05fa8600	1793	/** \brief Create a L1 section descriptor
AnnaBridge	157:e7ca05fa8600	1794
AnnaBridge	157:e7ca05fa8600	1795	\param [out] descriptor L1 descriptor
AnnaBridge	157:e7ca05fa8600	1796	\param [in] reg Section attributes
AnnaBridge	157:e7ca05fa8600	1797
AnnaBridge	157:e7ca05fa8600	1798	\return 0
AnnaBridge	157:e7ca05fa8600	1799	*/
AnnaBridge	157:e7ca05fa8600	1800	__STATIC_INLINE int MMU_GetSectionDescriptor(uint32_t *descriptor, mmu_region_attributes_Type reg)
AnnaBridge	157:e7ca05fa8600	1801	{
AnnaBridge	157:e7ca05fa8600	1802	*descriptor = 0;
AnnaBridge	157:e7ca05fa8600	1803
AnnaBridge	157:e7ca05fa8600	1804	MMU_MemorySection(descriptor, reg.mem_t, reg.outer_norm_t, reg.inner_norm_t);
AnnaBridge	157:e7ca05fa8600	1805	MMU_XNSection(descriptor,reg.xn_t);
AnnaBridge	157:e7ca05fa8600	1806	MMU_DomainSection(descriptor, reg.domain);
AnnaBridge	157:e7ca05fa8600	1807	MMU_PSection(descriptor, reg.e_t);
AnnaBridge	157:e7ca05fa8600	1808	MMU_APSection(descriptor, reg.priv_t, reg.user_t, 1);
AnnaBridge	157:e7ca05fa8600	1809	MMU_SharedSection(descriptor,reg.sh_t);
AnnaBridge	157:e7ca05fa8600	1810	MMU_GlobalSection(descriptor,reg.g_t);
AnnaBridge	157:e7ca05fa8600	1811	MMU_SecureSection(descriptor,reg.sec_t);
AnnaBridge	157:e7ca05fa8600	1812	*descriptor &= SECTION_MASK;
AnnaBridge	157:e7ca05fa8600	1813	*descriptor \|= SECTION_DESCRIPTOR;
AnnaBridge	157:e7ca05fa8600	1814
AnnaBridge	157:e7ca05fa8600	1815	return 0;
AnnaBridge	157:e7ca05fa8600	1816	}
AnnaBridge	157:e7ca05fa8600	1817
AnnaBridge	157:e7ca05fa8600	1818
AnnaBridge	157:e7ca05fa8600	1819	/** \brief Create a L1 and L2 4k/64k page descriptor
AnnaBridge	157:e7ca05fa8600	1820
AnnaBridge	157:e7ca05fa8600	1821	\param [out] descriptor L1 descriptor
AnnaBridge	157:e7ca05fa8600	1822	\param [out] descriptor2 L2 descriptor
AnnaBridge	157:e7ca05fa8600	1823	\param [in] reg 4k/64k page attributes
AnnaBridge	157:e7ca05fa8600	1824
AnnaBridge	157:e7ca05fa8600	1825	\return 0
AnnaBridge	157:e7ca05fa8600	1826	*/
AnnaBridge	157:e7ca05fa8600	1827	__STATIC_INLINE int MMU_GetPageDescriptor(uint32_t descriptor, uint32_t descriptor2, mmu_region_attributes_Type reg)
AnnaBridge	157:e7ca05fa8600	1828	{
AnnaBridge	157:e7ca05fa8600	1829	*descriptor = 0;
AnnaBridge	157:e7ca05fa8600	1830	*descriptor2 = 0;
AnnaBridge	157:e7ca05fa8600	1831
AnnaBridge	157:e7ca05fa8600	1832	switch (reg.rg_t)
AnnaBridge	157:e7ca05fa8600	1833	{
AnnaBridge	157:e7ca05fa8600	1834	case PAGE_4k:
AnnaBridge	157:e7ca05fa8600	1835	MMU_MemoryPage(descriptor2, reg.mem_t, reg.outer_norm_t, reg.inner_norm_t, PAGE_4k);
AnnaBridge	157:e7ca05fa8600	1836	MMU_XNPage(descriptor2, reg.xn_t, PAGE_4k);
AnnaBridge	157:e7ca05fa8600	1837	MMU_DomainPage(descriptor, reg.domain);
AnnaBridge	157:e7ca05fa8600	1838	MMU_PPage(descriptor, reg.e_t);
AnnaBridge	157:e7ca05fa8600	1839	MMU_APPage(descriptor2, reg.priv_t, reg.user_t, 1);
AnnaBridge	157:e7ca05fa8600	1840	MMU_SharedPage(descriptor2,reg.sh_t);
AnnaBridge	157:e7ca05fa8600	1841	MMU_GlobalPage(descriptor2,reg.g_t);
AnnaBridge	157:e7ca05fa8600	1842	MMU_SecurePage(descriptor,reg.sec_t);
AnnaBridge	157:e7ca05fa8600	1843	*descriptor &= PAGE_L1_MASK;
AnnaBridge	157:e7ca05fa8600	1844	*descriptor \|= PAGE_L1_DESCRIPTOR;
AnnaBridge	157:e7ca05fa8600	1845	*descriptor2 &= PAGE_L2_4K_MASK;
AnnaBridge	157:e7ca05fa8600	1846	*descriptor2 \|= PAGE_L2_4K_DESC;
AnnaBridge	157:e7ca05fa8600	1847	break;
AnnaBridge	157:e7ca05fa8600	1848
AnnaBridge	157:e7ca05fa8600	1849	case PAGE_64k:
AnnaBridge	157:e7ca05fa8600	1850	MMU_MemoryPage(descriptor2, reg.mem_t, reg.outer_norm_t, reg.inner_norm_t, PAGE_64k);
AnnaBridge	157:e7ca05fa8600	1851	MMU_XNPage(descriptor2, reg.xn_t, PAGE_64k);
AnnaBridge	157:e7ca05fa8600	1852	MMU_DomainPage(descriptor, reg.domain);
AnnaBridge	157:e7ca05fa8600	1853	MMU_PPage(descriptor, reg.e_t);
AnnaBridge	157:e7ca05fa8600	1854	MMU_APPage(descriptor2, reg.priv_t, reg.user_t, 1);
AnnaBridge	157:e7ca05fa8600	1855	MMU_SharedPage(descriptor2,reg.sh_t);
AnnaBridge	157:e7ca05fa8600	1856	MMU_GlobalPage(descriptor2,reg.g_t);
AnnaBridge	157:e7ca05fa8600	1857	MMU_SecurePage(descriptor,reg.sec_t);
AnnaBridge	157:e7ca05fa8600	1858	*descriptor &= PAGE_L1_MASK;
AnnaBridge	157:e7ca05fa8600	1859	*descriptor \|= PAGE_L1_DESCRIPTOR;
AnnaBridge	157:e7ca05fa8600	1860	*descriptor2 &= PAGE_L2_64K_MASK;
AnnaBridge	157:e7ca05fa8600	1861	*descriptor2 \|= PAGE_L2_64K_DESC;
AnnaBridge	157:e7ca05fa8600	1862	break;
AnnaBridge	157:e7ca05fa8600	1863
AnnaBridge	157:e7ca05fa8600	1864	case SECTION:
AnnaBridge	157:e7ca05fa8600	1865	//error
AnnaBridge	157:e7ca05fa8600	1866	break;
AnnaBridge	157:e7ca05fa8600	1867	}
AnnaBridge	157:e7ca05fa8600	1868
AnnaBridge	157:e7ca05fa8600	1869	return 0;
AnnaBridge	157:e7ca05fa8600	1870	}
AnnaBridge	157:e7ca05fa8600	1871
AnnaBridge	157:e7ca05fa8600	1872	/** \brief Create a 1MB Section
AnnaBridge	157:e7ca05fa8600	1873
AnnaBridge	157:e7ca05fa8600	1874	\param [in] ttb Translation table base address
AnnaBridge	157:e7ca05fa8600	1875	\param [in] base_address Section base address
AnnaBridge	157:e7ca05fa8600	1876	\param [in] count Number of sections to create
AnnaBridge	157:e7ca05fa8600	1877	\param [in] descriptor_l1 L1 descriptor (region attributes)
AnnaBridge	157:e7ca05fa8600	1878
AnnaBridge	157:e7ca05fa8600	1879	*/
AnnaBridge	157:e7ca05fa8600	1880	__STATIC_INLINE void MMU_TTSection(uint32_t *ttb, uint32_t base_address, uint32_t count, uint32_t descriptor_l1)
AnnaBridge	157:e7ca05fa8600	1881	{
AnnaBridge	157:e7ca05fa8600	1882	uint32_t offset;
AnnaBridge	157:e7ca05fa8600	1883	uint32_t entry;
AnnaBridge	157:e7ca05fa8600	1884	uint32_t i;
AnnaBridge	157:e7ca05fa8600	1885
AnnaBridge	157:e7ca05fa8600	1886	offset = base_address >> 20;
AnnaBridge	157:e7ca05fa8600	1887	entry = (base_address & 0xFFF00000) \| descriptor_l1;
AnnaBridge	157:e7ca05fa8600	1888
AnnaBridge	157:e7ca05fa8600	1889	//4 bytes aligned
AnnaBridge	157:e7ca05fa8600	1890	ttb = ttb + offset;
AnnaBridge	157:e7ca05fa8600	1891
AnnaBridge	157:e7ca05fa8600	1892	for (i = 0; i < count; i++ )
AnnaBridge	157:e7ca05fa8600	1893	{
AnnaBridge	157:e7ca05fa8600	1894	//4 bytes aligned
AnnaBridge	157:e7ca05fa8600	1895	*ttb++ = entry;
AnnaBridge	157:e7ca05fa8600	1896	entry += OFFSET_1M;
AnnaBridge	157:e7ca05fa8600	1897	}
AnnaBridge	157:e7ca05fa8600	1898	}
AnnaBridge	157:e7ca05fa8600	1899
AnnaBridge	157:e7ca05fa8600	1900	/** \brief Create a 4k page entry
AnnaBridge	157:e7ca05fa8600	1901
AnnaBridge	157:e7ca05fa8600	1902	\param [in] ttb L1 table base address
AnnaBridge	157:e7ca05fa8600	1903	\param [in] base_address 4k base address
AnnaBridge	157:e7ca05fa8600	1904	\param [in] count Number of 4k pages to create
AnnaBridge	157:e7ca05fa8600	1905	\param [in] descriptor_l1 L1 descriptor (region attributes)
AnnaBridge	157:e7ca05fa8600	1906	\param [in] ttb_l2 L2 table base address
AnnaBridge	157:e7ca05fa8600	1907	\param [in] descriptor_l2 L2 descriptor (region attributes)
AnnaBridge	157:e7ca05fa8600	1908
AnnaBridge	157:e7ca05fa8600	1909	*/
AnnaBridge	157:e7ca05fa8600	1910	__STATIC_INLINE void MMU_TTPage4k(uint32_t ttb, uint32_t base_address, uint32_t count, uint32_t descriptor_l1, uint32_t ttb_l2, uint32_t descriptor_l2 )
AnnaBridge	157:e7ca05fa8600	1911	{
AnnaBridge	157:e7ca05fa8600	1912
AnnaBridge	157:e7ca05fa8600	1913	uint32_t offset, offset2;
AnnaBridge	157:e7ca05fa8600	1914	uint32_t entry, entry2;
AnnaBridge	157:e7ca05fa8600	1915	uint32_t i;
AnnaBridge	157:e7ca05fa8600	1916
AnnaBridge	157:e7ca05fa8600	1917	offset = base_address >> 20;
AnnaBridge	157:e7ca05fa8600	1918	entry = ((int)ttb_l2 & 0xFFFFFC00) \| descriptor_l1;
AnnaBridge	157:e7ca05fa8600	1919
AnnaBridge	157:e7ca05fa8600	1920	//4 bytes aligned
AnnaBridge	157:e7ca05fa8600	1921	ttb += offset;
AnnaBridge	157:e7ca05fa8600	1922	//create l1_entry
AnnaBridge	157:e7ca05fa8600	1923	*ttb = entry;
AnnaBridge	157:e7ca05fa8600	1924
AnnaBridge	157:e7ca05fa8600	1925	offset2 = (base_address & 0xff000) >> 12;
AnnaBridge	157:e7ca05fa8600	1926	ttb_l2 += offset2;
AnnaBridge	157:e7ca05fa8600	1927	entry2 = (base_address & 0xFFFFF000) \| descriptor_l2;
AnnaBridge	157:e7ca05fa8600	1928	for (i = 0; i < count; i++ )
AnnaBridge	157:e7ca05fa8600	1929	{
AnnaBridge	157:e7ca05fa8600	1930	//4 bytes aligned
AnnaBridge	157:e7ca05fa8600	1931	*ttb_l2++ = entry2;
AnnaBridge	157:e7ca05fa8600	1932	entry2 += OFFSET_4K;
AnnaBridge	157:e7ca05fa8600	1933	}
AnnaBridge	157:e7ca05fa8600	1934	}
AnnaBridge	157:e7ca05fa8600	1935
AnnaBridge	157:e7ca05fa8600	1936	/** \brief Create a 64k page entry
AnnaBridge	157:e7ca05fa8600	1937
AnnaBridge	157:e7ca05fa8600	1938	\param [in] ttb L1 table base address
AnnaBridge	157:e7ca05fa8600	1939	\param [in] base_address 64k base address
AnnaBridge	157:e7ca05fa8600	1940	\param [in] count Number of 64k pages to create
AnnaBridge	157:e7ca05fa8600	1941	\param [in] descriptor_l1 L1 descriptor (region attributes)
AnnaBridge	157:e7ca05fa8600	1942	\param [in] ttb_l2 L2 table base address
AnnaBridge	157:e7ca05fa8600	1943	\param [in] descriptor_l2 L2 descriptor (region attributes)
AnnaBridge	157:e7ca05fa8600	1944
AnnaBridge	157:e7ca05fa8600	1945	*/
AnnaBridge	157:e7ca05fa8600	1946	__STATIC_INLINE void MMU_TTPage64k(uint32_t ttb, uint32_t base_address, uint32_t count, uint32_t descriptor_l1, uint32_t ttb_l2, uint32_t descriptor_l2 )
AnnaBridge	157:e7ca05fa8600	1947	{
AnnaBridge	157:e7ca05fa8600	1948	uint32_t offset, offset2;
AnnaBridge	157:e7ca05fa8600	1949	uint32_t entry, entry2;
AnnaBridge	157:e7ca05fa8600	1950	uint32_t i,j;
AnnaBridge	157:e7ca05fa8600	1951
AnnaBridge	157:e7ca05fa8600	1952
AnnaBridge	157:e7ca05fa8600	1953	offset = base_address >> 20;
AnnaBridge	157:e7ca05fa8600	1954	entry = ((int)ttb_l2 & 0xFFFFFC00) \| descriptor_l1;
AnnaBridge	157:e7ca05fa8600	1955
AnnaBridge	157:e7ca05fa8600	1956	//4 bytes aligned
AnnaBridge	157:e7ca05fa8600	1957	ttb += offset;
AnnaBridge	157:e7ca05fa8600	1958	//create l1_entry
AnnaBridge	157:e7ca05fa8600	1959	*ttb = entry;
AnnaBridge	157:e7ca05fa8600	1960
AnnaBridge	157:e7ca05fa8600	1961	offset2 = (base_address & 0xff000) >> 12;
AnnaBridge	157:e7ca05fa8600	1962	ttb_l2 += offset2;
AnnaBridge	157:e7ca05fa8600	1963	entry2 = (base_address & 0xFFFF0000) \| descriptor_l2;
AnnaBridge	157:e7ca05fa8600	1964	for (i = 0; i < count; i++ )
AnnaBridge	157:e7ca05fa8600	1965	{
AnnaBridge	157:e7ca05fa8600	1966	//create 16 entries
AnnaBridge	157:e7ca05fa8600	1967	for (j = 0; j < 16; j++)
AnnaBridge	157:e7ca05fa8600	1968	{
AnnaBridge	157:e7ca05fa8600	1969	//4 bytes aligned
AnnaBridge	157:e7ca05fa8600	1970	*ttb_l2++ = entry2;
AnnaBridge	157:e7ca05fa8600	1971	}
AnnaBridge	157:e7ca05fa8600	1972	entry2 += OFFSET_64K;
AnnaBridge	157:e7ca05fa8600	1973	}
AnnaBridge	157:e7ca05fa8600	1974	}
AnnaBridge	157:e7ca05fa8600	1975
AnnaBridge	157:e7ca05fa8600	1976	/** \brief Enable MMU
AnnaBridge	157:e7ca05fa8600	1977
AnnaBridge	157:e7ca05fa8600	1978	Enable MMU
AnnaBridge	157:e7ca05fa8600	1979	*/
AnnaBridge	157:e7ca05fa8600	1980	__STATIC_INLINE void MMU_Enable(void) {
AnnaBridge	157:e7ca05fa8600	1981	// Set M bit 0 to enable the MMU
AnnaBridge	157:e7ca05fa8600	1982	// Set AFE bit to enable simplified access permissions model
AnnaBridge	157:e7ca05fa8600	1983	// Clear TRE bit to disable TEX remap and A bit to disable strict alignment fault checking
AnnaBridge	157:e7ca05fa8600	1984	__set_SCTLR( (__get_SCTLR() & ~(1 << 28) & ~(1 << 1)) \| 1 \| (1 << 29));
AnnaBridge	157:e7ca05fa8600	1985	__ISB();
AnnaBridge	157:e7ca05fa8600	1986	}
AnnaBridge	157:e7ca05fa8600	1987
AnnaBridge	157:e7ca05fa8600	1988	/** \brief Disable MMU
AnnaBridge	157:e7ca05fa8600	1989
AnnaBridge	157:e7ca05fa8600	1990	Disable MMU
AnnaBridge	157:e7ca05fa8600	1991	*/
AnnaBridge	157:e7ca05fa8600	1992	__STATIC_INLINE void MMU_Disable(void) {
AnnaBridge	157:e7ca05fa8600	1993	// Clear M bit 0 to disable the MMU
AnnaBridge	157:e7ca05fa8600	1994	__set_SCTLR( __get_SCTLR() & ~1);
AnnaBridge	157:e7ca05fa8600	1995	__ISB();
AnnaBridge	157:e7ca05fa8600	1996	}
AnnaBridge	157:e7ca05fa8600	1997
AnnaBridge	157:e7ca05fa8600	1998	/** \brief Invalidate entire unified TLB
AnnaBridge	157:e7ca05fa8600	1999
AnnaBridge	157:e7ca05fa8600	2000	TLBIALL. Invalidate entire unified TLB
AnnaBridge	157:e7ca05fa8600	2001	*/
AnnaBridge	157:e7ca05fa8600	2002
AnnaBridge	157:e7ca05fa8600	2003	__STATIC_INLINE void MMU_InvalidateTLB(void) {
AnnaBridge	157:e7ca05fa8600	2004	__set_TLBIALL(0);
AnnaBridge	157:e7ca05fa8600	2005	__DSB(); //ensure completion of the invalidation
AnnaBridge	157:e7ca05fa8600	2006	__ISB(); //ensure instruction fetch path sees new state
AnnaBridge	157:e7ca05fa8600	2007	}
AnnaBridge	157:e7ca05fa8600	2008
AnnaBridge	157:e7ca05fa8600	2009
AnnaBridge	157:e7ca05fa8600	2010	#ifdef __cplusplus
AnnaBridge	157:e7ca05fa8600	2011	}
AnnaBridge	157:e7ca05fa8600	2012	#endif
AnnaBridge	157:e7ca05fa8600	2013
AnnaBridge	157:e7ca05fa8600	2014	#endif /* __CORE_CA_H_DEPENDANT */
AnnaBridge	157:e7ca05fa8600	2015
AnnaBridge	157:e7ca05fa8600	2016	#endif /* __CMSIS_GENERIC */