mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_EFM32LG_STK3600/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFM32LG/device/efm32lg395f64.h@157:e7ca05fa8600, 2017-11-09 (annotated)

Committer:
AnnaBridge
Date:
Thu Nov 09 11:14:10 2017 +0000
Revision:
157:e7ca05fa8600
Parent:
156:ff21514d8981 
Release 155 of the mbed library.

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 156:ff21514d8981 1 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 2 * @file efm32lg395f64.h
AnnaBridge 156:ff21514d8981 3 * @brief CMSIS Cortex-M Peripheral Access Layer Header File
AnnaBridge 156:ff21514d8981 4 * for EFM32LG395F64
AnnaBridge 156:ff21514d8981 5 * @version 5.1.2
AnnaBridge 156:ff21514d8981 6 ******************************************************************************
AnnaBridge 156:ff21514d8981 7 * @section License
AnnaBridge 156:ff21514d8981 8 * <b>Copyright 2017 Silicon Laboratories, Inc. http://www.silabs.com</b>
AnnaBridge 156:ff21514d8981 9 ******************************************************************************
AnnaBridge 156:ff21514d8981 10 *
AnnaBridge 156:ff21514d8981 11 * Permission is granted to anyone to use this software for any purpose,
AnnaBridge 156:ff21514d8981 12 * including commercial applications, and to alter it and redistribute it
AnnaBridge 156:ff21514d8981 13 * freely, subject to the following restrictions:
AnnaBridge 156:ff21514d8981 14 *
AnnaBridge 156:ff21514d8981 15 * 1. The origin of this software must not be misrepresented; you must not
AnnaBridge 156:ff21514d8981 16 * claim that you wrote the original software.@n
AnnaBridge 156:ff21514d8981 17 * 2. Altered source versions must be plainly marked as such, and must not be
AnnaBridge 156:ff21514d8981 18 * misrepresented as being the original software.@n
AnnaBridge 156:ff21514d8981 19 * 3. This notice may not be removed or altered from any source distribution.
AnnaBridge 156:ff21514d8981 20 *
AnnaBridge 156:ff21514d8981 21 * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc.
AnnaBridge 156:ff21514d8981 22 * has no obligation to support this Software. Silicon Laboratories, Inc. is
AnnaBridge 156:ff21514d8981 23 * providing the Software "AS IS", with no express or implied warranties of any
AnnaBridge 156:ff21514d8981 24 * kind, including, but not limited to, any implied warranties of
AnnaBridge 156:ff21514d8981 25 * merchantability or fitness for any particular purpose or warranties against
AnnaBridge 156:ff21514d8981 26 * infringement of any proprietary rights of a third party.
AnnaBridge 156:ff21514d8981 27 *
AnnaBridge 156:ff21514d8981 28 * Silicon Laboratories, Inc. will not be liable for any consequential,
AnnaBridge 156:ff21514d8981 29 * incidental, or special damages, or any other relief, or for any claim by
AnnaBridge 156:ff21514d8981 30 * any third party, arising from your use of this Software.
AnnaBridge 156:ff21514d8981 31 *
AnnaBridge 156:ff21514d8981 32 *****************************************************************************/
AnnaBridge 156:ff21514d8981 33
AnnaBridge 156:ff21514d8981 34 #ifndef EFM32LG395F64_H
AnnaBridge 156:ff21514d8981 35 #define EFM32LG395F64_H
AnnaBridge 156:ff21514d8981 36
AnnaBridge 156:ff21514d8981 37 #ifdef __cplusplus
AnnaBridge 156:ff21514d8981 38 extern "C" {
AnnaBridge 156:ff21514d8981 39 #endif
AnnaBridge 156:ff21514d8981 40
AnnaBridge 156:ff21514d8981 41 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 42 * @addtogroup Parts
AnnaBridge 156:ff21514d8981 43 * @{
AnnaBridge 156:ff21514d8981 44 *****************************************************************************/
AnnaBridge 156:ff21514d8981 45
AnnaBridge 156:ff21514d8981 46 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 47 * @defgroup EFM32LG395F64 EFM32LG395F64
AnnaBridge 156:ff21514d8981 48 * @{
AnnaBridge 156:ff21514d8981 49 *****************************************************************************/
AnnaBridge 156:ff21514d8981 50
AnnaBridge 156:ff21514d8981 51 /** Interrupt Number Definition */
AnnaBridge 156:ff21514d8981 52 typedef enum IRQn
AnnaBridge 156:ff21514d8981 53 {
AnnaBridge 156:ff21514d8981 54 /****** Cortex-M3 Processor Exceptions Numbers ********************************************/
AnnaBridge 156:ff21514d8981 55 NonMaskableInt_IRQn = -14, /*!< -14 Cortex-M3 Non Maskable Interrupt */
AnnaBridge 156:ff21514d8981 56 HardFault_IRQn = -13, /*!< -13 Cortex-M3 Hard Fault Interrupt */
AnnaBridge 156:ff21514d8981 57 MemoryManagement_IRQn = -12, /*!< -12 Cortex-M3 Memory Management Interrupt */
AnnaBridge 156:ff21514d8981 58 BusFault_IRQn = -11, /*!< -11 Cortex-M3 Bus Fault Interrupt */
AnnaBridge 156:ff21514d8981 59 UsageFault_IRQn = -10, /*!< -10 Cortex-M3 Usage Fault Interrupt */
AnnaBridge 156:ff21514d8981 60 SVCall_IRQn = -5, /*!< -5 Cortex-M3 SV Call Interrupt */
AnnaBridge 156:ff21514d8981 61 DebugMonitor_IRQn = -4, /*!< -4 Cortex-M3 Debug Monitor Interrupt */
AnnaBridge 156:ff21514d8981 62 PendSV_IRQn = -2, /*!< -2 Cortex-M3 Pend SV Interrupt */
AnnaBridge 156:ff21514d8981 63 SysTick_IRQn = -1, /*!< -1 Cortex-M3 System Tick Interrupt */
AnnaBridge 156:ff21514d8981 64
AnnaBridge 156:ff21514d8981 65 /****** EFM32LG Peripheral Interrupt Numbers **********************************************/
AnnaBridge 156:ff21514d8981 66
AnnaBridge 156:ff21514d8981 67 DMA_IRQn = 0, /*!< 0 EFM32 DMA Interrupt */
AnnaBridge 156:ff21514d8981 68 GPIO_EVEN_IRQn = 1, /*!< 1 EFM32 GPIO_EVEN Interrupt */
AnnaBridge 156:ff21514d8981 69 TIMER0_IRQn = 2, /*!< 2 EFM32 TIMER0 Interrupt */
AnnaBridge 156:ff21514d8981 70 USART0_RX_IRQn = 3, /*!< 3 EFM32 USART0_RX Interrupt */
AnnaBridge 156:ff21514d8981 71 USART0_TX_IRQn = 4, /*!< 4 EFM32 USART0_TX Interrupt */
AnnaBridge 156:ff21514d8981 72 USB_IRQn = 5, /*!< 5 EFM32 USB Interrupt */
AnnaBridge 156:ff21514d8981 73 ACMP0_IRQn = 6, /*!< 6 EFM32 ACMP0 Interrupt */
AnnaBridge 156:ff21514d8981 74 ADC0_IRQn = 7, /*!< 7 EFM32 ADC0 Interrupt */
AnnaBridge 156:ff21514d8981 75 DAC0_IRQn = 8, /*!< 8 EFM32 DAC0 Interrupt */
AnnaBridge 156:ff21514d8981 76 I2C0_IRQn = 9, /*!< 9 EFM32 I2C0 Interrupt */
AnnaBridge 156:ff21514d8981 77 I2C1_IRQn = 10, /*!< 10 EFM32 I2C1 Interrupt */
AnnaBridge 156:ff21514d8981 78 GPIO_ODD_IRQn = 11, /*!< 11 EFM32 GPIO_ODD Interrupt */
AnnaBridge 156:ff21514d8981 79 TIMER1_IRQn = 12, /*!< 12 EFM32 TIMER1 Interrupt */
AnnaBridge 156:ff21514d8981 80 TIMER2_IRQn = 13, /*!< 13 EFM32 TIMER2 Interrupt */
AnnaBridge 156:ff21514d8981 81 TIMER3_IRQn = 14, /*!< 14 EFM32 TIMER3 Interrupt */
AnnaBridge 156:ff21514d8981 82 USART1_RX_IRQn = 15, /*!< 15 EFM32 USART1_RX Interrupt */
AnnaBridge 156:ff21514d8981 83 USART1_TX_IRQn = 16, /*!< 16 EFM32 USART1_TX Interrupt */
AnnaBridge 156:ff21514d8981 84 LESENSE_IRQn = 17, /*!< 17 EFM32 LESENSE Interrupt */
AnnaBridge 156:ff21514d8981 85 USART2_RX_IRQn = 18, /*!< 18 EFM32 USART2_RX Interrupt */
AnnaBridge 156:ff21514d8981 86 USART2_TX_IRQn = 19, /*!< 19 EFM32 USART2_TX Interrupt */
AnnaBridge 156:ff21514d8981 87 UART0_RX_IRQn = 20, /*!< 20 EFM32 UART0_RX Interrupt */
AnnaBridge 156:ff21514d8981 88 UART0_TX_IRQn = 21, /*!< 21 EFM32 UART0_TX Interrupt */
AnnaBridge 156:ff21514d8981 89 UART1_RX_IRQn = 22, /*!< 22 EFM32 UART1_RX Interrupt */
AnnaBridge 156:ff21514d8981 90 UART1_TX_IRQn = 23, /*!< 23 EFM32 UART1_TX Interrupt */
AnnaBridge 156:ff21514d8981 91 LEUART0_IRQn = 24, /*!< 24 EFM32 LEUART0 Interrupt */
AnnaBridge 156:ff21514d8981 92 LEUART1_IRQn = 25, /*!< 25 EFM32 LEUART1 Interrupt */
AnnaBridge 156:ff21514d8981 93 LETIMER0_IRQn = 26, /*!< 26 EFM32 LETIMER0 Interrupt */
AnnaBridge 156:ff21514d8981 94 PCNT0_IRQn = 27, /*!< 27 EFM32 PCNT0 Interrupt */
AnnaBridge 156:ff21514d8981 95 PCNT1_IRQn = 28, /*!< 28 EFM32 PCNT1 Interrupt */
AnnaBridge 156:ff21514d8981 96 PCNT2_IRQn = 29, /*!< 29 EFM32 PCNT2 Interrupt */
AnnaBridge 156:ff21514d8981 97 RTC_IRQn = 30, /*!< 30 EFM32 RTC Interrupt */
AnnaBridge 156:ff21514d8981 98 BURTC_IRQn = 31, /*!< 31 EFM32 BURTC Interrupt */
AnnaBridge 156:ff21514d8981 99 CMU_IRQn = 32, /*!< 32 EFM32 CMU Interrupt */
AnnaBridge 156:ff21514d8981 100 VCMP_IRQn = 33, /*!< 33 EFM32 VCMP Interrupt */
AnnaBridge 156:ff21514d8981 101 MSC_IRQn = 35, /*!< 35 EFM32 MSC Interrupt */
AnnaBridge 156:ff21514d8981 102 AES_IRQn = 36, /*!< 36 EFM32 AES Interrupt */
AnnaBridge 156:ff21514d8981 103 EBI_IRQn = 37, /*!< 37 EFM32 EBI Interrupt */
AnnaBridge 156:ff21514d8981 104 EMU_IRQn = 38, /*!< 38 EFM32 EMU Interrupt */
AnnaBridge 156:ff21514d8981 105 } IRQn_Type;
AnnaBridge 156:ff21514d8981 106
AnnaBridge 156:ff21514d8981 107 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 108 * @defgroup EFM32LG395F64_Core EFM32LG395F64 Core
AnnaBridge 156:ff21514d8981 109 * @{
AnnaBridge 156:ff21514d8981 110 * @brief Processor and Core Peripheral Section
AnnaBridge 156:ff21514d8981 111 *****************************************************************************/
AnnaBridge 156:ff21514d8981 112 #define __MPU_PRESENT 1 /**< Presence of MPU */
AnnaBridge 156:ff21514d8981 113 #define __VTOR_PRESENT 1 /**< Presence of VTOR register in SCB */
AnnaBridge 156:ff21514d8981 114 #define __NVIC_PRIO_BITS 3 /**< NVIC interrupt priority bits */
AnnaBridge 156:ff21514d8981 115 #define __Vendor_SysTickConfig 0 /**< Is 1 if different SysTick counter is used */
AnnaBridge 156:ff21514d8981 116
AnnaBridge 156:ff21514d8981 117 /** @} End of group EFM32LG395F64_Core */
AnnaBridge 156:ff21514d8981 118
AnnaBridge 156:ff21514d8981 119 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 120 * @defgroup EFM32LG395F64_Part EFM32LG395F64 Part
AnnaBridge 156:ff21514d8981 121 * @{
AnnaBridge 156:ff21514d8981 122 ******************************************************************************/
AnnaBridge 156:ff21514d8981 123
AnnaBridge 156:ff21514d8981 124 /** Part family */
AnnaBridge 156:ff21514d8981 125 #define _EFM32_GIANT_FAMILY 1 /**< Giant/Leopard Gecko EFM32LG/GG MCU Family */
AnnaBridge 156:ff21514d8981 126 #define _EFM_DEVICE /**< Silicon Labs EFM-type microcontroller */
AnnaBridge 156:ff21514d8981 127 #define _SILICON_LABS_32B_SERIES_0 /**< Silicon Labs series number */
AnnaBridge 156:ff21514d8981 128 #define _SILICON_LABS_32B_SERIES 0 /**< Silicon Labs series number */
AnnaBridge 156:ff21514d8981 129 #define _SILICON_LABS_GECKO_INTERNAL_SDID 74 /** Silicon Labs internal use only, may change any time */
AnnaBridge 156:ff21514d8981 130 #define _SILICON_LABS_GECKO_INTERNAL_SDID_74 /** Silicon Labs internal use only, may change any time */
AnnaBridge 156:ff21514d8981 131 #define _SILICON_LABS_32B_PLATFORM_1 /**< @deprecated Silicon Labs platform name */
AnnaBridge 156:ff21514d8981 132 #define _SILICON_LABS_32B_PLATFORM 1 /**< @deprecated Silicon Labs platform name */
AnnaBridge 156:ff21514d8981 133
AnnaBridge 156:ff21514d8981 134 /* If part number is not defined as compiler option, define it */
AnnaBridge 156:ff21514d8981 135 #if !defined(EFM32LG395F64)
AnnaBridge 156:ff21514d8981 136 #define EFM32LG395F64 1 /**< Giant/Leopard Gecko Part */
AnnaBridge 156:ff21514d8981 137 #endif
AnnaBridge 156:ff21514d8981 138
AnnaBridge 156:ff21514d8981 139 /** Configure part number */
AnnaBridge 156:ff21514d8981 140 #define PART_NUMBER "EFM32LG395F64" /**< Part Number */
AnnaBridge 156:ff21514d8981 141
AnnaBridge 156:ff21514d8981 142 /** Memory Base addresses and limits */
AnnaBridge 156:ff21514d8981 143 #define FLASH_MEM_BASE ((uint32_t) 0x0UL) /**< FLASH base address */
AnnaBridge 156:ff21514d8981 144 #define FLASH_MEM_SIZE ((uint32_t) 0x10000000UL) /**< FLASH available address space */
AnnaBridge 156:ff21514d8981 145 #define FLASH_MEM_END ((uint32_t) 0xFFFFFFFUL) /**< FLASH end address */
AnnaBridge 156:ff21514d8981 146 #define FLASH_MEM_BITS ((uint32_t) 0x28UL) /**< FLASH used bits */
AnnaBridge 156:ff21514d8981 147 #define AES_MEM_BASE ((uint32_t) 0x400E0000UL) /**< AES base address */
AnnaBridge 156:ff21514d8981 148 #define AES_MEM_SIZE ((uint32_t) 0x400UL) /**< AES available address space */
AnnaBridge 156:ff21514d8981 149 #define AES_MEM_END ((uint32_t) 0x400E03FFUL) /**< AES end address */
AnnaBridge 156:ff21514d8981 150 #define AES_MEM_BITS ((uint32_t) 0x10UL) /**< AES used bits */
AnnaBridge 156:ff21514d8981 151 #define USBC_MEM_BASE ((uint32_t) 0x40100000UL) /**< USBC base address */
AnnaBridge 156:ff21514d8981 152 #define USBC_MEM_SIZE ((uint32_t) 0x40000UL) /**< USBC available address space */
AnnaBridge 156:ff21514d8981 153 #define USBC_MEM_END ((uint32_t) 0x4013FFFFUL) /**< USBC end address */
AnnaBridge 156:ff21514d8981 154 #define USBC_MEM_BITS ((uint32_t) 0x18UL) /**< USBC used bits */
AnnaBridge 156:ff21514d8981 155 #define EBI_CODE_MEM_BASE ((uint32_t) 0x12000000UL) /**< EBI_CODE base address */
AnnaBridge 156:ff21514d8981 156 #define EBI_CODE_MEM_SIZE ((uint32_t) 0xE000000UL) /**< EBI_CODE available address space */
AnnaBridge 156:ff21514d8981 157 #define EBI_CODE_MEM_END ((uint32_t) 0x1FFFFFFFUL) /**< EBI_CODE end address */
AnnaBridge 156:ff21514d8981 158 #define EBI_CODE_MEM_BITS ((uint32_t) 0x28UL) /**< EBI_CODE used bits */
AnnaBridge 156:ff21514d8981 159 #define PER_MEM_BASE ((uint32_t) 0x40000000UL) /**< PER base address */
AnnaBridge 156:ff21514d8981 160 #define PER_MEM_SIZE ((uint32_t) 0xE0000UL) /**< PER available address space */
AnnaBridge 156:ff21514d8981 161 #define PER_MEM_END ((uint32_t) 0x400DFFFFUL) /**< PER end address */
AnnaBridge 156:ff21514d8981 162 #define PER_MEM_BITS ((uint32_t) 0x20UL) /**< PER used bits */
AnnaBridge 156:ff21514d8981 163 #define RAM_MEM_BASE ((uint32_t) 0x20000000UL) /**< RAM base address */
AnnaBridge 156:ff21514d8981 164 #define RAM_MEM_SIZE ((uint32_t) 0x40000UL) /**< RAM available address space */
AnnaBridge 156:ff21514d8981 165 #define RAM_MEM_END ((uint32_t) 0x2003FFFFUL) /**< RAM end address */
AnnaBridge 156:ff21514d8981 166 #define RAM_MEM_BITS ((uint32_t) 0x18UL) /**< RAM used bits */
AnnaBridge 156:ff21514d8981 167 #define RAM_CODE_MEM_BASE ((uint32_t) 0x10000000UL) /**< RAM_CODE base address */
AnnaBridge 156:ff21514d8981 168 #define RAM_CODE_MEM_SIZE ((uint32_t) 0x20000UL) /**< RAM_CODE available address space */
AnnaBridge 156:ff21514d8981 169 #define RAM_CODE_MEM_END ((uint32_t) 0x1001FFFFUL) /**< RAM_CODE end address */
AnnaBridge 156:ff21514d8981 170 #define RAM_CODE_MEM_BITS ((uint32_t) 0x17UL) /**< RAM_CODE used bits */
AnnaBridge 156:ff21514d8981 171 #define EBI_MEM_BASE ((uint32_t) 0x80000000UL) /**< EBI base address */
AnnaBridge 156:ff21514d8981 172 #define EBI_MEM_SIZE ((uint32_t) 0x40000000UL) /**< EBI available address space */
AnnaBridge 156:ff21514d8981 173 #define EBI_MEM_END ((uint32_t) 0xBFFFFFFFUL) /**< EBI end address */
AnnaBridge 156:ff21514d8981 174 #define EBI_MEM_BITS ((uint32_t) 0x30UL) /**< EBI used bits */
AnnaBridge 156:ff21514d8981 175
AnnaBridge 156:ff21514d8981 176 /** Bit banding area */
AnnaBridge 156:ff21514d8981 177 #define BITBAND_PER_BASE ((uint32_t) 0x42000000UL) /**< Peripheral Address Space bit-band area */
AnnaBridge 156:ff21514d8981 178 #define BITBAND_RAM_BASE ((uint32_t) 0x22000000UL) /**< SRAM Address Space bit-band area */
AnnaBridge 156:ff21514d8981 179
AnnaBridge 156:ff21514d8981 180 /** Flash and SRAM limits for EFM32LG395F64 */
AnnaBridge 156:ff21514d8981 181 #define FLASH_BASE (0x00000000UL) /**< Flash Base Address */
AnnaBridge 156:ff21514d8981 182 #define FLASH_SIZE (0x00010000UL) /**< Available Flash Memory */
AnnaBridge 156:ff21514d8981 183 #define FLASH_PAGE_SIZE 2048 /**< Flash Memory page size */
AnnaBridge 156:ff21514d8981 184 #define SRAM_BASE (0x20000000UL) /**< SRAM Base Address */
AnnaBridge 156:ff21514d8981 185 #define SRAM_SIZE (0x00008000UL) /**< Available SRAM Memory */
AnnaBridge 156:ff21514d8981 186 #define __CM3_REV 0x201 /**< Cortex-M3 Core revision r2p1 */
AnnaBridge 156:ff21514d8981 187 #define PRS_CHAN_COUNT 12 /**< Number of PRS channels */
AnnaBridge 156:ff21514d8981 188 #define DMA_CHAN_COUNT 12 /**< Number of DMA channels */
AnnaBridge 156:ff21514d8981 189 #define EXT_IRQ_COUNT 40 /**< Number of External (NVIC) interrupts */
AnnaBridge 156:ff21514d8981 190
AnnaBridge 156:ff21514d8981 191 /** AF channels connect the different on-chip peripherals with the af-mux */
AnnaBridge 156:ff21514d8981 192 #define AFCHAN_MAX 163
AnnaBridge 156:ff21514d8981 193 #define AFCHANLOC_MAX 7
AnnaBridge 156:ff21514d8981 194 /** Analog AF channels */
AnnaBridge 156:ff21514d8981 195 #define AFACHAN_MAX 53
AnnaBridge 156:ff21514d8981 196
AnnaBridge 156:ff21514d8981 197 /* Part number capabilities */
AnnaBridge 156:ff21514d8981 198
AnnaBridge 156:ff21514d8981 199 #define USART_PRESENT /**< USART is available in this part */
AnnaBridge 156:ff21514d8981 200 #define USART_COUNT 3 /**< 3 USARTs available */
AnnaBridge 156:ff21514d8981 201 #define UART_PRESENT /**< UART is available in this part */
AnnaBridge 156:ff21514d8981 202 #define UART_COUNT 2 /**< 2 UARTs available */
AnnaBridge 156:ff21514d8981 203 #define TIMER_PRESENT /**< TIMER is available in this part */
AnnaBridge 156:ff21514d8981 204 #define TIMER_COUNT 4 /**< 4 TIMERs available */
AnnaBridge 156:ff21514d8981 205 #define ACMP_PRESENT /**< ACMP is available in this part */
AnnaBridge 156:ff21514d8981 206 #define ACMP_COUNT 2 /**< 2 ACMPs available */
AnnaBridge 156:ff21514d8981 207 #define LEUART_PRESENT /**< LEUART is available in this part */
AnnaBridge 156:ff21514d8981 208 #define LEUART_COUNT 2 /**< 2 LEUARTs available */
AnnaBridge 156:ff21514d8981 209 #define LETIMER_PRESENT /**< LETIMER is available in this part */
AnnaBridge 156:ff21514d8981 210 #define LETIMER_COUNT 1 /**< 1 LETIMERs available */
AnnaBridge 156:ff21514d8981 211 #define PCNT_PRESENT /**< PCNT is available in this part */
AnnaBridge 156:ff21514d8981 212 #define PCNT_COUNT 3 /**< 3 PCNTs available */
AnnaBridge 156:ff21514d8981 213 #define I2C_PRESENT /**< I2C is available in this part */
AnnaBridge 156:ff21514d8981 214 #define I2C_COUNT 2 /**< 2 I2Cs available */
AnnaBridge 156:ff21514d8981 215 #define ADC_PRESENT /**< ADC is available in this part */
AnnaBridge 156:ff21514d8981 216 #define ADC_COUNT 1 /**< 1 ADCs available */
AnnaBridge 156:ff21514d8981 217 #define DAC_PRESENT /**< DAC is available in this part */
AnnaBridge 156:ff21514d8981 218 #define DAC_COUNT 1 /**< 1 DACs available */
AnnaBridge 156:ff21514d8981 219 #define DMA_PRESENT
AnnaBridge 156:ff21514d8981 220 #define DMA_COUNT 1
AnnaBridge 156:ff21514d8981 221 #define AES_PRESENT
AnnaBridge 156:ff21514d8981 222 #define AES_COUNT 1
AnnaBridge 156:ff21514d8981 223 #define USBC_PRESENT
AnnaBridge 156:ff21514d8981 224 #define USBC_COUNT 1
AnnaBridge 156:ff21514d8981 225 #define USB_PRESENT
AnnaBridge 156:ff21514d8981 226 #define USB_COUNT 1
AnnaBridge 156:ff21514d8981 227 #define LE_PRESENT
AnnaBridge 156:ff21514d8981 228 #define LE_COUNT 1
AnnaBridge 156:ff21514d8981 229 #define MSC_PRESENT
AnnaBridge 156:ff21514d8981 230 #define MSC_COUNT 1
AnnaBridge 156:ff21514d8981 231 #define EMU_PRESENT
AnnaBridge 156:ff21514d8981 232 #define EMU_COUNT 1
AnnaBridge 156:ff21514d8981 233 #define RMU_PRESENT
AnnaBridge 156:ff21514d8981 234 #define RMU_COUNT 1
AnnaBridge 156:ff21514d8981 235 #define CMU_PRESENT
AnnaBridge 156:ff21514d8981 236 #define CMU_COUNT 1
AnnaBridge 156:ff21514d8981 237 #define LESENSE_PRESENT
AnnaBridge 156:ff21514d8981 238 #define LESENSE_COUNT 1
AnnaBridge 156:ff21514d8981 239 #define EBI_PRESENT
AnnaBridge 156:ff21514d8981 240 #define EBI_COUNT 1
AnnaBridge 156:ff21514d8981 241 #define RTC_PRESENT
AnnaBridge 156:ff21514d8981 242 #define RTC_COUNT 1
AnnaBridge 156:ff21514d8981 243 #define GPIO_PRESENT
AnnaBridge 156:ff21514d8981 244 #define GPIO_COUNT 1
AnnaBridge 156:ff21514d8981 245 #define VCMP_PRESENT
AnnaBridge 156:ff21514d8981 246 #define VCMP_COUNT 1
AnnaBridge 156:ff21514d8981 247 #define PRS_PRESENT
AnnaBridge 156:ff21514d8981 248 #define PRS_COUNT 1
AnnaBridge 156:ff21514d8981 249 #define OPAMP_PRESENT
AnnaBridge 156:ff21514d8981 250 #define OPAMP_COUNT 1
AnnaBridge 156:ff21514d8981 251 #define BU_PRESENT
AnnaBridge 156:ff21514d8981 252 #define BU_COUNT 1
AnnaBridge 156:ff21514d8981 253 #define BURTC_PRESENT
AnnaBridge 156:ff21514d8981 254 #define BURTC_COUNT 1
AnnaBridge 156:ff21514d8981 255 #define HFXTAL_PRESENT
AnnaBridge 156:ff21514d8981 256 #define HFXTAL_COUNT 1
AnnaBridge 156:ff21514d8981 257 #define LFXTAL_PRESENT
AnnaBridge 156:ff21514d8981 258 #define LFXTAL_COUNT 1
AnnaBridge 156:ff21514d8981 259 #define WDOG_PRESENT
AnnaBridge 156:ff21514d8981 260 #define WDOG_COUNT 1
AnnaBridge 156:ff21514d8981 261 #define DBG_PRESENT
AnnaBridge 156:ff21514d8981 262 #define DBG_COUNT 1
AnnaBridge 156:ff21514d8981 263 #define ETM_PRESENT
AnnaBridge 156:ff21514d8981 264 #define ETM_COUNT 1
AnnaBridge 156:ff21514d8981 265 #define BOOTLOADER_PRESENT
AnnaBridge 156:ff21514d8981 266 #define BOOTLOADER_COUNT 1
AnnaBridge 156:ff21514d8981 267 #define ANALOG_PRESENT
AnnaBridge 156:ff21514d8981 268 #define ANALOG_COUNT 1
AnnaBridge 156:ff21514d8981 269
AnnaBridge 156:ff21514d8981 270 #include "core_cm3.h" /* Cortex-M3 processor and core peripherals */
AnnaBridge 156:ff21514d8981 271 #include "system_efm32lg.h" /* System Header */
AnnaBridge 156:ff21514d8981 272
AnnaBridge 156:ff21514d8981 273 /** @} End of group EFM32LG395F64_Part */
AnnaBridge 156:ff21514d8981 274
AnnaBridge 156:ff21514d8981 275 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 276 * @defgroup EFM32LG395F64_Peripheral_TypeDefs EFM32LG395F64 Peripheral TypeDefs
AnnaBridge 156:ff21514d8981 277 * @{
AnnaBridge 156:ff21514d8981 278 * @brief Device Specific Peripheral Register Structures
AnnaBridge 156:ff21514d8981 279 *****************************************************************************/
AnnaBridge 156:ff21514d8981 280
AnnaBridge 156:ff21514d8981 281 #include "efm32lg_dma_ch.h"
AnnaBridge 156:ff21514d8981 282 #include "efm32lg_dma.h"
AnnaBridge 156:ff21514d8981 283 #include "efm32lg_aes.h"
AnnaBridge 156:ff21514d8981 284 #include "efm32lg_usb_hc.h"
AnnaBridge 156:ff21514d8981 285 #include "efm32lg_usb_diep.h"
AnnaBridge 156:ff21514d8981 286 #include "efm32lg_usb_doep.h"
AnnaBridge 156:ff21514d8981 287 #include "efm32lg_usb.h"
AnnaBridge 156:ff21514d8981 288 #include "efm32lg_msc.h"
AnnaBridge 156:ff21514d8981 289 #include "efm32lg_emu.h"
AnnaBridge 156:ff21514d8981 290 #include "efm32lg_rmu.h"
AnnaBridge 156:ff21514d8981 291
AnnaBridge 156:ff21514d8981 292 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 293 * @defgroup EFM32LG395F64_CMU EFM32LG395F64 CMU
AnnaBridge 156:ff21514d8981 294 * @{
AnnaBridge 156:ff21514d8981 295 * @brief EFM32LG395F64_CMU Register Declaration
AnnaBridge 156:ff21514d8981 296 *****************************************************************************/
AnnaBridge 156:ff21514d8981 297 typedef struct
AnnaBridge 156:ff21514d8981 298 {
AnnaBridge 156:ff21514d8981 299 __IOM uint32_t CTRL; /**< CMU Control Register */
AnnaBridge 156:ff21514d8981 300 __IOM uint32_t HFCORECLKDIV; /**< High Frequency Core Clock Division Register */
AnnaBridge 156:ff21514d8981 301 __IOM uint32_t HFPERCLKDIV; /**< High Frequency Peripheral Clock Division Register */
AnnaBridge 156:ff21514d8981 302 __IOM uint32_t HFRCOCTRL; /**< HFRCO Control Register */
AnnaBridge 156:ff21514d8981 303 __IOM uint32_t LFRCOCTRL; /**< LFRCO Control Register */
AnnaBridge 156:ff21514d8981 304 __IOM uint32_t AUXHFRCOCTRL; /**< AUXHFRCO Control Register */
AnnaBridge 156:ff21514d8981 305 __IOM uint32_t CALCTRL; /**< Calibration Control Register */
AnnaBridge 156:ff21514d8981 306 __IOM uint32_t CALCNT; /**< Calibration Counter Register */
AnnaBridge 156:ff21514d8981 307 __IOM uint32_t OSCENCMD; /**< Oscillator Enable/Disable Command Register */
AnnaBridge 156:ff21514d8981 308 __IOM uint32_t CMD; /**< Command Register */
AnnaBridge 156:ff21514d8981 309 __IOM uint32_t LFCLKSEL; /**< Low Frequency Clock Select Register */
AnnaBridge 156:ff21514d8981 310 __IM uint32_t STATUS; /**< Status Register */
AnnaBridge 156:ff21514d8981 311 __IM uint32_t IF; /**< Interrupt Flag Register */
AnnaBridge 156:ff21514d8981 312 __IOM uint32_t IFS; /**< Interrupt Flag Set Register */
AnnaBridge 156:ff21514d8981 313 __IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
AnnaBridge 156:ff21514d8981 314 __IOM uint32_t IEN; /**< Interrupt Enable Register */
AnnaBridge 156:ff21514d8981 315 __IOM uint32_t HFCORECLKEN0; /**< High Frequency Core Clock Enable Register 0 */
AnnaBridge 156:ff21514d8981 316 __IOM uint32_t HFPERCLKEN0; /**< High Frequency Peripheral Clock Enable Register 0 */
AnnaBridge 156:ff21514d8981 317 uint32_t RESERVED0[2]; /**< Reserved for future use **/
AnnaBridge 156:ff21514d8981 318 __IM uint32_t SYNCBUSY; /**< Synchronization Busy Register */
AnnaBridge 156:ff21514d8981 319 __IOM uint32_t FREEZE; /**< Freeze Register */
AnnaBridge 156:ff21514d8981 320 __IOM uint32_t LFACLKEN0; /**< Low Frequency A Clock Enable Register 0 (Async Reg) */
AnnaBridge 156:ff21514d8981 321 uint32_t RESERVED1[1]; /**< Reserved for future use **/
AnnaBridge 156:ff21514d8981 322 __IOM uint32_t LFBCLKEN0; /**< Low Frequency B Clock Enable Register 0 (Async Reg) */
AnnaBridge 156:ff21514d8981 323
AnnaBridge 156:ff21514d8981 324 uint32_t RESERVED2[1]; /**< Reserved for future use **/
AnnaBridge 156:ff21514d8981 325 __IOM uint32_t LFAPRESC0; /**< Low Frequency A Prescaler Register 0 (Async Reg) */
AnnaBridge 156:ff21514d8981 326 uint32_t RESERVED3[1]; /**< Reserved for future use **/
AnnaBridge 156:ff21514d8981 327 __IOM uint32_t LFBPRESC0; /**< Low Frequency B Prescaler Register 0 (Async Reg) */
AnnaBridge 156:ff21514d8981 328 uint32_t RESERVED4[1]; /**< Reserved for future use **/
AnnaBridge 156:ff21514d8981 329 __IOM uint32_t PCNTCTRL; /**< PCNT Control Register */
AnnaBridge 156:ff21514d8981 330
AnnaBridge 156:ff21514d8981 331 uint32_t RESERVED5[1]; /**< Reserved for future use **/
AnnaBridge 156:ff21514d8981 332 __IOM uint32_t ROUTE; /**< I/O Routing Register */
AnnaBridge 156:ff21514d8981 333 __IOM uint32_t LOCK; /**< Configuration Lock Register */
AnnaBridge 156:ff21514d8981 334 } CMU_TypeDef; /** @} */
AnnaBridge 156:ff21514d8981 335
AnnaBridge 156:ff21514d8981 336 #include "efm32lg_lesense_st.h"
AnnaBridge 156:ff21514d8981 337 #include "efm32lg_lesense_buf.h"
AnnaBridge 156:ff21514d8981 338 #include "efm32lg_lesense_ch.h"
AnnaBridge 156:ff21514d8981 339 #include "efm32lg_lesense.h"
AnnaBridge 156:ff21514d8981 340 #include "efm32lg_ebi.h"
AnnaBridge 156:ff21514d8981 341 #include "efm32lg_usart.h"
AnnaBridge 156:ff21514d8981 342 #include "efm32lg_timer_cc.h"
AnnaBridge 156:ff21514d8981 343 #include "efm32lg_timer.h"
AnnaBridge 156:ff21514d8981 344 #include "efm32lg_acmp.h"
AnnaBridge 156:ff21514d8981 345 #include "efm32lg_leuart.h"
AnnaBridge 156:ff21514d8981 346 #include "efm32lg_rtc.h"
AnnaBridge 156:ff21514d8981 347 #include "efm32lg_letimer.h"
AnnaBridge 156:ff21514d8981 348 #include "efm32lg_pcnt.h"
AnnaBridge 156:ff21514d8981 349 #include "efm32lg_i2c.h"
AnnaBridge 156:ff21514d8981 350 #include "efm32lg_gpio_p.h"
AnnaBridge 156:ff21514d8981 351 #include "efm32lg_gpio.h"
AnnaBridge 156:ff21514d8981 352 #include "efm32lg_vcmp.h"
AnnaBridge 156:ff21514d8981 353 #include "efm32lg_prs_ch.h"
AnnaBridge 156:ff21514d8981 354 #include "efm32lg_prs.h"
AnnaBridge 156:ff21514d8981 355 #include "efm32lg_adc.h"
AnnaBridge 156:ff21514d8981 356 #include "efm32lg_dac.h"
AnnaBridge 156:ff21514d8981 357 #include "efm32lg_burtc_ret.h"
AnnaBridge 156:ff21514d8981 358 #include "efm32lg_burtc.h"
AnnaBridge 156:ff21514d8981 359 #include "efm32lg_wdog.h"
AnnaBridge 156:ff21514d8981 360 #include "efm32lg_etm.h"
AnnaBridge 156:ff21514d8981 361 #include "efm32lg_dma_descriptor.h"
AnnaBridge 156:ff21514d8981 362 #include "efm32lg_devinfo.h"
AnnaBridge 156:ff21514d8981 363 #include "efm32lg_romtable.h"
AnnaBridge 156:ff21514d8981 364 #include "efm32lg_calibrate.h"
AnnaBridge 156:ff21514d8981 365
AnnaBridge 156:ff21514d8981 366 /** @} End of group EFM32LG395F64_Peripheral_TypeDefs */
AnnaBridge 156:ff21514d8981 367
AnnaBridge 156:ff21514d8981 368 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 369 * @defgroup EFM32LG395F64_Peripheral_Base EFM32LG395F64 Peripheral Memory Map
AnnaBridge 156:ff21514d8981 370 * @{
AnnaBridge 156:ff21514d8981 371 *****************************************************************************/
AnnaBridge 156:ff21514d8981 372
AnnaBridge 156:ff21514d8981 373 #define DMA_BASE (0x400C2000UL) /**< DMA base address */
AnnaBridge 156:ff21514d8981 374 #define AES_BASE (0x400E0000UL) /**< AES base address */
AnnaBridge 156:ff21514d8981 375 #define USB_BASE (0x400C4000UL) /**< USB base address */
AnnaBridge 156:ff21514d8981 376 #define MSC_BASE (0x400C0000UL) /**< MSC base address */
AnnaBridge 156:ff21514d8981 377 #define EMU_BASE (0x400C6000UL) /**< EMU base address */
AnnaBridge 156:ff21514d8981 378 #define RMU_BASE (0x400CA000UL) /**< RMU base address */
AnnaBridge 156:ff21514d8981 379 #define CMU_BASE (0x400C8000UL) /**< CMU base address */
AnnaBridge 156:ff21514d8981 380 #define LESENSE_BASE (0x4008C000UL) /**< LESENSE base address */
AnnaBridge 156:ff21514d8981 381 #define EBI_BASE (0x40008000UL) /**< EBI base address */
AnnaBridge 156:ff21514d8981 382 #define USART0_BASE (0x4000C000UL) /**< USART0 base address */
AnnaBridge 156:ff21514d8981 383 #define USART1_BASE (0x4000C400UL) /**< USART1 base address */
AnnaBridge 156:ff21514d8981 384 #define USART2_BASE (0x4000C800UL) /**< USART2 base address */
AnnaBridge 156:ff21514d8981 385 #define UART0_BASE (0x4000E000UL) /**< UART0 base address */
AnnaBridge 156:ff21514d8981 386 #define UART1_BASE (0x4000E400UL) /**< UART1 base address */
AnnaBridge 156:ff21514d8981 387 #define TIMER0_BASE (0x40010000UL) /**< TIMER0 base address */
AnnaBridge 156:ff21514d8981 388 #define TIMER1_BASE (0x40010400UL) /**< TIMER1 base address */
AnnaBridge 156:ff21514d8981 389 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */
AnnaBridge 156:ff21514d8981 390 #define TIMER3_BASE (0x40010C00UL) /**< TIMER3 base address */
AnnaBridge 156:ff21514d8981 391 #define ACMP0_BASE (0x40001000UL) /**< ACMP0 base address */
AnnaBridge 156:ff21514d8981 392 #define ACMP1_BASE (0x40001400UL) /**< ACMP1 base address */
AnnaBridge 156:ff21514d8981 393 #define LEUART0_BASE (0x40084000UL) /**< LEUART0 base address */
AnnaBridge 156:ff21514d8981 394 #define LEUART1_BASE (0x40084400UL) /**< LEUART1 base address */
AnnaBridge 156:ff21514d8981 395 #define RTC_BASE (0x40080000UL) /**< RTC base address */
AnnaBridge 156:ff21514d8981 396 #define LETIMER0_BASE (0x40082000UL) /**< LETIMER0 base address */
AnnaBridge 156:ff21514d8981 397 #define PCNT0_BASE (0x40086000UL) /**< PCNT0 base address */
AnnaBridge 156:ff21514d8981 398 #define PCNT1_BASE (0x40086400UL) /**< PCNT1 base address */
AnnaBridge 156:ff21514d8981 399 #define PCNT2_BASE (0x40086800UL) /**< PCNT2 base address */
AnnaBridge 156:ff21514d8981 400 #define I2C0_BASE (0x4000A000UL) /**< I2C0 base address */
AnnaBridge 156:ff21514d8981 401 #define I2C1_BASE (0x4000A400UL) /**< I2C1 base address */
AnnaBridge 156:ff21514d8981 402 #define GPIO_BASE (0x40006000UL) /**< GPIO base address */
AnnaBridge 156:ff21514d8981 403 #define VCMP_BASE (0x40000000UL) /**< VCMP base address */
AnnaBridge 156:ff21514d8981 404 #define PRS_BASE (0x400CC000UL) /**< PRS base address */
AnnaBridge 156:ff21514d8981 405 #define ADC0_BASE (0x40002000UL) /**< ADC0 base address */
AnnaBridge 156:ff21514d8981 406 #define DAC0_BASE (0x40004000UL) /**< DAC0 base address */
AnnaBridge 156:ff21514d8981 407 #define BURTC_BASE (0x40081000UL) /**< BURTC base address */
AnnaBridge 156:ff21514d8981 408 #define WDOG_BASE (0x40088000UL) /**< WDOG base address */
AnnaBridge 156:ff21514d8981 409 #define ETM_BASE (0xE0041000UL) /**< ETM base address */
AnnaBridge 156:ff21514d8981 410 #define CALIBRATE_BASE (0x0FE08000UL) /**< CALIBRATE base address */
AnnaBridge 156:ff21514d8981 411 #define DEVINFO_BASE (0x0FE081B0UL) /**< DEVINFO base address */
AnnaBridge 156:ff21514d8981 412 #define ROMTABLE_BASE (0xE00FFFD0UL) /**< ROMTABLE base address */
AnnaBridge 156:ff21514d8981 413 #define LOCKBITS_BASE (0x0FE04000UL) /**< Lock-bits page base address */
AnnaBridge 156:ff21514d8981 414 #define USERDATA_BASE (0x0FE00000UL) /**< User data page base address */
AnnaBridge 156:ff21514d8981 415
AnnaBridge 156:ff21514d8981 416 /** @} End of group EFM32LG395F64_Peripheral_Base */
AnnaBridge 156:ff21514d8981 417
AnnaBridge 156:ff21514d8981 418 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 419 * @defgroup EFM32LG395F64_Peripheral_Declaration EFM32LG395F64 Peripheral Declarations
AnnaBridge 156:ff21514d8981 420 * @{
AnnaBridge 156:ff21514d8981 421 *****************************************************************************/
AnnaBridge 156:ff21514d8981 422
AnnaBridge 156:ff21514d8981 423 #define DMA ((DMA_TypeDef *) DMA_BASE) /**< DMA base pointer */
AnnaBridge 156:ff21514d8981 424 #define AES ((AES_TypeDef *) AES_BASE) /**< AES base pointer */
AnnaBridge 156:ff21514d8981 425 #define USB ((USB_TypeDef *) USB_BASE) /**< USB base pointer */
AnnaBridge 156:ff21514d8981 426 #define MSC ((MSC_TypeDef *) MSC_BASE) /**< MSC base pointer */
AnnaBridge 156:ff21514d8981 427 #define EMU ((EMU_TypeDef *) EMU_BASE) /**< EMU base pointer */
AnnaBridge 156:ff21514d8981 428 #define RMU ((RMU_TypeDef *) RMU_BASE) /**< RMU base pointer */
AnnaBridge 156:ff21514d8981 429 #define CMU ((CMU_TypeDef *) CMU_BASE) /**< CMU base pointer */
AnnaBridge 156:ff21514d8981 430 #define LESENSE ((LESENSE_TypeDef *) LESENSE_BASE) /**< LESENSE base pointer */
AnnaBridge 156:ff21514d8981 431 #define EBI ((EBI_TypeDef *) EBI_BASE) /**< EBI base pointer */
AnnaBridge 156:ff21514d8981 432 #define USART0 ((USART_TypeDef *) USART0_BASE) /**< USART0 base pointer */
AnnaBridge 156:ff21514d8981 433 #define USART1 ((USART_TypeDef *) USART1_BASE) /**< USART1 base pointer */
AnnaBridge 156:ff21514d8981 434 #define USART2 ((USART_TypeDef *) USART2_BASE) /**< USART2 base pointer */
AnnaBridge 156:ff21514d8981 435 #define UART0 ((USART_TypeDef *) UART0_BASE) /**< UART0 base pointer */
AnnaBridge 156:ff21514d8981 436 #define UART1 ((USART_TypeDef *) UART1_BASE) /**< UART1 base pointer */
AnnaBridge 156:ff21514d8981 437 #define TIMER0 ((TIMER_TypeDef *) TIMER0_BASE) /**< TIMER0 base pointer */
AnnaBridge 156:ff21514d8981 438 #define TIMER1 ((TIMER_TypeDef *) TIMER1_BASE) /**< TIMER1 base pointer */
AnnaBridge 156:ff21514d8981 439 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
AnnaBridge 156:ff21514d8981 440 #define TIMER3 ((TIMER_TypeDef *) TIMER3_BASE) /**< TIMER3 base pointer */
AnnaBridge 156:ff21514d8981 441 #define ACMP0 ((ACMP_TypeDef *) ACMP0_BASE) /**< ACMP0 base pointer */
AnnaBridge 156:ff21514d8981 442 #define ACMP1 ((ACMP_TypeDef *) ACMP1_BASE) /**< ACMP1 base pointer */
AnnaBridge 156:ff21514d8981 443 #define LEUART0 ((LEUART_TypeDef *) LEUART0_BASE) /**< LEUART0 base pointer */
AnnaBridge 156:ff21514d8981 444 #define LEUART1 ((LEUART_TypeDef *) LEUART1_BASE) /**< LEUART1 base pointer */
AnnaBridge 156:ff21514d8981 445 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */
AnnaBridge 156:ff21514d8981 446 #define LETIMER0 ((LETIMER_TypeDef *) LETIMER0_BASE) /**< LETIMER0 base pointer */
AnnaBridge 156:ff21514d8981 447 #define PCNT0 ((PCNT_TypeDef *) PCNT0_BASE) /**< PCNT0 base pointer */
AnnaBridge 156:ff21514d8981 448 #define PCNT1 ((PCNT_TypeDef *) PCNT1_BASE) /**< PCNT1 base pointer */
AnnaBridge 156:ff21514d8981 449 #define PCNT2 ((PCNT_TypeDef *) PCNT2_BASE) /**< PCNT2 base pointer */
AnnaBridge 156:ff21514d8981 450 #define I2C0 ((I2C_TypeDef *) I2C0_BASE) /**< I2C0 base pointer */
AnnaBridge 156:ff21514d8981 451 #define I2C1 ((I2C_TypeDef *) I2C1_BASE) /**< I2C1 base pointer */
AnnaBridge 156:ff21514d8981 452 #define GPIO ((GPIO_TypeDef *) GPIO_BASE) /**< GPIO base pointer */
AnnaBridge 156:ff21514d8981 453 #define VCMP ((VCMP_TypeDef *) VCMP_BASE) /**< VCMP base pointer */
AnnaBridge 156:ff21514d8981 454 #define PRS ((PRS_TypeDef *) PRS_BASE) /**< PRS base pointer */
AnnaBridge 156:ff21514d8981 455 #define ADC0 ((ADC_TypeDef *) ADC0_BASE) /**< ADC0 base pointer */
AnnaBridge 156:ff21514d8981 456 #define DAC0 ((DAC_TypeDef *) DAC0_BASE) /**< DAC0 base pointer */
AnnaBridge 156:ff21514d8981 457 #define BURTC ((BURTC_TypeDef *) BURTC_BASE) /**< BURTC base pointer */
AnnaBridge 156:ff21514d8981 458 #define WDOG ((WDOG_TypeDef *) WDOG_BASE) /**< WDOG base pointer */
AnnaBridge 156:ff21514d8981 459 #define ETM ((ETM_TypeDef *) ETM_BASE) /**< ETM base pointer */
AnnaBridge 156:ff21514d8981 460 #define CALIBRATE ((CALIBRATE_TypeDef *) CALIBRATE_BASE) /**< CALIBRATE base pointer */
AnnaBridge 156:ff21514d8981 461 #define DEVINFO ((DEVINFO_TypeDef *) DEVINFO_BASE) /**< DEVINFO base pointer */
AnnaBridge 156:ff21514d8981 462 #define ROMTABLE ((ROMTABLE_TypeDef *) ROMTABLE_BASE) /**< ROMTABLE base pointer */
AnnaBridge 156:ff21514d8981 463
AnnaBridge 156:ff21514d8981 464 /** @} End of group EFM32LG395F64_Peripheral_Declaration */
AnnaBridge 156:ff21514d8981 465
AnnaBridge 156:ff21514d8981 466 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 467 * @defgroup EFM32LG395F64_BitFields EFM32LG395F64 Bit Fields
AnnaBridge 156:ff21514d8981 468 * @{
AnnaBridge 156:ff21514d8981 469 *****************************************************************************/
AnnaBridge 156:ff21514d8981 470
AnnaBridge 156:ff21514d8981 471 #include "efm32lg_prs_signals.h"
AnnaBridge 156:ff21514d8981 472 #include "efm32lg_dmareq.h"
AnnaBridge 156:ff21514d8981 473 #include "efm32lg_dmactrl.h"
AnnaBridge 156:ff21514d8981 474 #include "efm32lg_uart.h"
AnnaBridge 156:ff21514d8981 475
AnnaBridge 156:ff21514d8981 476 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 477 * @defgroup EFM32LG395F64_CMU_BitFields EFM32LG395F64_CMU Bit Fields
AnnaBridge 156:ff21514d8981 478 * @{
AnnaBridge 156:ff21514d8981 479 *****************************************************************************/
AnnaBridge 156:ff21514d8981 480
AnnaBridge 156:ff21514d8981 481 /* Bit fields for CMU CTRL */
AnnaBridge 156:ff21514d8981 482 #define _CMU_CTRL_RESETVALUE 0x000C262CUL /**< Default value for CMU_CTRL */
AnnaBridge 156:ff21514d8981 483 #define _CMU_CTRL_MASK 0x57FFFEEFUL /**< Mask for CMU_CTRL */
AnnaBridge 156:ff21514d8981 484 #define _CMU_CTRL_HFXOMODE_SHIFT 0 /**< Shift value for CMU_HFXOMODE */
AnnaBridge 156:ff21514d8981 485 #define _CMU_CTRL_HFXOMODE_MASK 0x3UL /**< Bit mask for CMU_HFXOMODE */
AnnaBridge 156:ff21514d8981 486 #define _CMU_CTRL_HFXOMODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 487 #define _CMU_CTRL_HFXOMODE_XTAL 0x00000000UL /**< Mode XTAL for CMU_CTRL */
AnnaBridge 156:ff21514d8981 488 #define _CMU_CTRL_HFXOMODE_BUFEXTCLK 0x00000001UL /**< Mode BUFEXTCLK for CMU_CTRL */
AnnaBridge 156:ff21514d8981 489 #define _CMU_CTRL_HFXOMODE_DIGEXTCLK 0x00000002UL /**< Mode DIGEXTCLK for CMU_CTRL */
AnnaBridge 156:ff21514d8981 490 #define CMU_CTRL_HFXOMODE_DEFAULT (_CMU_CTRL_HFXOMODE_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 491 #define CMU_CTRL_HFXOMODE_XTAL (_CMU_CTRL_HFXOMODE_XTAL << 0) /**< Shifted mode XTAL for CMU_CTRL */
AnnaBridge 156:ff21514d8981 492 #define CMU_CTRL_HFXOMODE_BUFEXTCLK (_CMU_CTRL_HFXOMODE_BUFEXTCLK << 0) /**< Shifted mode BUFEXTCLK for CMU_CTRL */
AnnaBridge 156:ff21514d8981 493 #define CMU_CTRL_HFXOMODE_DIGEXTCLK (_CMU_CTRL_HFXOMODE_DIGEXTCLK << 0) /**< Shifted mode DIGEXTCLK for CMU_CTRL */
AnnaBridge 156:ff21514d8981 494 #define _CMU_CTRL_HFXOBOOST_SHIFT 2 /**< Shift value for CMU_HFXOBOOST */
AnnaBridge 156:ff21514d8981 495 #define _CMU_CTRL_HFXOBOOST_MASK 0xCUL /**< Bit mask for CMU_HFXOBOOST */
AnnaBridge 156:ff21514d8981 496 #define _CMU_CTRL_HFXOBOOST_50PCENT 0x00000000UL /**< Mode 50PCENT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 497 #define _CMU_CTRL_HFXOBOOST_70PCENT 0x00000001UL /**< Mode 70PCENT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 498 #define _CMU_CTRL_HFXOBOOST_80PCENT 0x00000002UL /**< Mode 80PCENT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 499 #define _CMU_CTRL_HFXOBOOST_DEFAULT 0x00000003UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 500 #define _CMU_CTRL_HFXOBOOST_100PCENT 0x00000003UL /**< Mode 100PCENT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 501 #define CMU_CTRL_HFXOBOOST_50PCENT (_CMU_CTRL_HFXOBOOST_50PCENT << 2) /**< Shifted mode 50PCENT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 502 #define CMU_CTRL_HFXOBOOST_70PCENT (_CMU_CTRL_HFXOBOOST_70PCENT << 2) /**< Shifted mode 70PCENT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 503 #define CMU_CTRL_HFXOBOOST_80PCENT (_CMU_CTRL_HFXOBOOST_80PCENT << 2) /**< Shifted mode 80PCENT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 504 #define CMU_CTRL_HFXOBOOST_DEFAULT (_CMU_CTRL_HFXOBOOST_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 505 #define CMU_CTRL_HFXOBOOST_100PCENT (_CMU_CTRL_HFXOBOOST_100PCENT << 2) /**< Shifted mode 100PCENT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 506 #define _CMU_CTRL_HFXOBUFCUR_SHIFT 5 /**< Shift value for CMU_HFXOBUFCUR */
AnnaBridge 156:ff21514d8981 507 #define _CMU_CTRL_HFXOBUFCUR_MASK 0x60UL /**< Bit mask for CMU_HFXOBUFCUR */
AnnaBridge 156:ff21514d8981 508 #define _CMU_CTRL_HFXOBUFCUR_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 509 #define _CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ 0x00000001UL /**< Mode BOOSTUPTO32MHZ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 510 #define _CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ 0x00000003UL /**< Mode BOOSTABOVE32MHZ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 511 #define CMU_CTRL_HFXOBUFCUR_DEFAULT (_CMU_CTRL_HFXOBUFCUR_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 512 #define CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ (_CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ << 5) /**< Shifted mode BOOSTUPTO32MHZ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 513 #define CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ (_CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ << 5) /**< Shifted mode BOOSTABOVE32MHZ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 514 #define CMU_CTRL_HFXOGLITCHDETEN (0x1UL << 7) /**< HFXO Glitch Detector Enable */
AnnaBridge 156:ff21514d8981 515 #define _CMU_CTRL_HFXOGLITCHDETEN_SHIFT 7 /**< Shift value for CMU_HFXOGLITCHDETEN */
AnnaBridge 156:ff21514d8981 516 #define _CMU_CTRL_HFXOGLITCHDETEN_MASK 0x80UL /**< Bit mask for CMU_HFXOGLITCHDETEN */
AnnaBridge 156:ff21514d8981 517 #define _CMU_CTRL_HFXOGLITCHDETEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 518 #define CMU_CTRL_HFXOGLITCHDETEN_DEFAULT (_CMU_CTRL_HFXOGLITCHDETEN_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 519 #define _CMU_CTRL_HFXOTIMEOUT_SHIFT 9 /**< Shift value for CMU_HFXOTIMEOUT */
AnnaBridge 156:ff21514d8981 520 #define _CMU_CTRL_HFXOTIMEOUT_MASK 0x600UL /**< Bit mask for CMU_HFXOTIMEOUT */
AnnaBridge 156:ff21514d8981 521 #define _CMU_CTRL_HFXOTIMEOUT_8CYCLES 0x00000000UL /**< Mode 8CYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 522 #define _CMU_CTRL_HFXOTIMEOUT_256CYCLES 0x00000001UL /**< Mode 256CYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 523 #define _CMU_CTRL_HFXOTIMEOUT_1KCYCLES 0x00000002UL /**< Mode 1KCYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 524 #define _CMU_CTRL_HFXOTIMEOUT_DEFAULT 0x00000003UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 525 #define _CMU_CTRL_HFXOTIMEOUT_16KCYCLES 0x00000003UL /**< Mode 16KCYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 526 #define CMU_CTRL_HFXOTIMEOUT_8CYCLES (_CMU_CTRL_HFXOTIMEOUT_8CYCLES << 9) /**< Shifted mode 8CYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 527 #define CMU_CTRL_HFXOTIMEOUT_256CYCLES (_CMU_CTRL_HFXOTIMEOUT_256CYCLES << 9) /**< Shifted mode 256CYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 528 #define CMU_CTRL_HFXOTIMEOUT_1KCYCLES (_CMU_CTRL_HFXOTIMEOUT_1KCYCLES << 9) /**< Shifted mode 1KCYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 529 #define CMU_CTRL_HFXOTIMEOUT_DEFAULT (_CMU_CTRL_HFXOTIMEOUT_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 530 #define CMU_CTRL_HFXOTIMEOUT_16KCYCLES (_CMU_CTRL_HFXOTIMEOUT_16KCYCLES << 9) /**< Shifted mode 16KCYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 531 #define _CMU_CTRL_LFXOMODE_SHIFT 11 /**< Shift value for CMU_LFXOMODE */
AnnaBridge 156:ff21514d8981 532 #define _CMU_CTRL_LFXOMODE_MASK 0x1800UL /**< Bit mask for CMU_LFXOMODE */
AnnaBridge 156:ff21514d8981 533 #define _CMU_CTRL_LFXOMODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 534 #define _CMU_CTRL_LFXOMODE_XTAL 0x00000000UL /**< Mode XTAL for CMU_CTRL */
AnnaBridge 156:ff21514d8981 535 #define _CMU_CTRL_LFXOMODE_BUFEXTCLK 0x00000001UL /**< Mode BUFEXTCLK for CMU_CTRL */
AnnaBridge 156:ff21514d8981 536 #define _CMU_CTRL_LFXOMODE_DIGEXTCLK 0x00000002UL /**< Mode DIGEXTCLK for CMU_CTRL */
AnnaBridge 156:ff21514d8981 537 #define CMU_CTRL_LFXOMODE_DEFAULT (_CMU_CTRL_LFXOMODE_DEFAULT << 11) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 538 #define CMU_CTRL_LFXOMODE_XTAL (_CMU_CTRL_LFXOMODE_XTAL << 11) /**< Shifted mode XTAL for CMU_CTRL */
AnnaBridge 156:ff21514d8981 539 #define CMU_CTRL_LFXOMODE_BUFEXTCLK (_CMU_CTRL_LFXOMODE_BUFEXTCLK << 11) /**< Shifted mode BUFEXTCLK for CMU_CTRL */
AnnaBridge 156:ff21514d8981 540 #define CMU_CTRL_LFXOMODE_DIGEXTCLK (_CMU_CTRL_LFXOMODE_DIGEXTCLK << 11) /**< Shifted mode DIGEXTCLK for CMU_CTRL */
AnnaBridge 156:ff21514d8981 541 #define CMU_CTRL_LFXOBOOST (0x1UL << 13) /**< LFXO Start-up Boost Current */
AnnaBridge 156:ff21514d8981 542 #define _CMU_CTRL_LFXOBOOST_SHIFT 13 /**< Shift value for CMU_LFXOBOOST */
AnnaBridge 156:ff21514d8981 543 #define _CMU_CTRL_LFXOBOOST_MASK 0x2000UL /**< Bit mask for CMU_LFXOBOOST */
AnnaBridge 156:ff21514d8981 544 #define _CMU_CTRL_LFXOBOOST_70PCENT 0x00000000UL /**< Mode 70PCENT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 545 #define _CMU_CTRL_LFXOBOOST_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 546 #define _CMU_CTRL_LFXOBOOST_100PCENT 0x00000001UL /**< Mode 100PCENT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 547 #define CMU_CTRL_LFXOBOOST_70PCENT (_CMU_CTRL_LFXOBOOST_70PCENT << 13) /**< Shifted mode 70PCENT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 548 #define CMU_CTRL_LFXOBOOST_DEFAULT (_CMU_CTRL_LFXOBOOST_DEFAULT << 13) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 549 #define CMU_CTRL_LFXOBOOST_100PCENT (_CMU_CTRL_LFXOBOOST_100PCENT << 13) /**< Shifted mode 100PCENT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 550 #define _CMU_CTRL_HFCLKDIV_SHIFT 14 /**< Shift value for CMU_HFCLKDIV */
AnnaBridge 156:ff21514d8981 551 #define _CMU_CTRL_HFCLKDIV_MASK 0x1C000UL /**< Bit mask for CMU_HFCLKDIV */
AnnaBridge 156:ff21514d8981 552 #define _CMU_CTRL_HFCLKDIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 553 #define CMU_CTRL_HFCLKDIV_DEFAULT (_CMU_CTRL_HFCLKDIV_DEFAULT << 14) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 554 #define CMU_CTRL_LFXOBUFCUR (0x1UL << 17) /**< LFXO Boost Buffer Current */
AnnaBridge 156:ff21514d8981 555 #define _CMU_CTRL_LFXOBUFCUR_SHIFT 17 /**< Shift value for CMU_LFXOBUFCUR */
AnnaBridge 156:ff21514d8981 556 #define _CMU_CTRL_LFXOBUFCUR_MASK 0x20000UL /**< Bit mask for CMU_LFXOBUFCUR */
AnnaBridge 156:ff21514d8981 557 #define _CMU_CTRL_LFXOBUFCUR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 558 #define CMU_CTRL_LFXOBUFCUR_DEFAULT (_CMU_CTRL_LFXOBUFCUR_DEFAULT << 17) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 559 #define _CMU_CTRL_LFXOTIMEOUT_SHIFT 18 /**< Shift value for CMU_LFXOTIMEOUT */
AnnaBridge 156:ff21514d8981 560 #define _CMU_CTRL_LFXOTIMEOUT_MASK 0xC0000UL /**< Bit mask for CMU_LFXOTIMEOUT */
AnnaBridge 156:ff21514d8981 561 #define _CMU_CTRL_LFXOTIMEOUT_8CYCLES 0x00000000UL /**< Mode 8CYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 562 #define _CMU_CTRL_LFXOTIMEOUT_1KCYCLES 0x00000001UL /**< Mode 1KCYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 563 #define _CMU_CTRL_LFXOTIMEOUT_16KCYCLES 0x00000002UL /**< Mode 16KCYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 564 #define _CMU_CTRL_LFXOTIMEOUT_DEFAULT 0x00000003UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 565 #define _CMU_CTRL_LFXOTIMEOUT_32KCYCLES 0x00000003UL /**< Mode 32KCYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 566 #define CMU_CTRL_LFXOTIMEOUT_8CYCLES (_CMU_CTRL_LFXOTIMEOUT_8CYCLES << 18) /**< Shifted mode 8CYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 567 #define CMU_CTRL_LFXOTIMEOUT_1KCYCLES (_CMU_CTRL_LFXOTIMEOUT_1KCYCLES << 18) /**< Shifted mode 1KCYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 568 #define CMU_CTRL_LFXOTIMEOUT_16KCYCLES (_CMU_CTRL_LFXOTIMEOUT_16KCYCLES << 18) /**< Shifted mode 16KCYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 569 #define CMU_CTRL_LFXOTIMEOUT_DEFAULT (_CMU_CTRL_LFXOTIMEOUT_DEFAULT << 18) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 570 #define CMU_CTRL_LFXOTIMEOUT_32KCYCLES (_CMU_CTRL_LFXOTIMEOUT_32KCYCLES << 18) /**< Shifted mode 32KCYCLES for CMU_CTRL */
AnnaBridge 156:ff21514d8981 571 #define _CMU_CTRL_CLKOUTSEL0_SHIFT 20 /**< Shift value for CMU_CLKOUTSEL0 */
AnnaBridge 156:ff21514d8981 572 #define _CMU_CTRL_CLKOUTSEL0_MASK 0x700000UL /**< Bit mask for CMU_CLKOUTSEL0 */
AnnaBridge 156:ff21514d8981 573 #define _CMU_CTRL_CLKOUTSEL0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 574 #define _CMU_CTRL_CLKOUTSEL0_HFRCO 0x00000000UL /**< Mode HFRCO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 575 #define _CMU_CTRL_CLKOUTSEL0_HFXO 0x00000001UL /**< Mode HFXO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 576 #define _CMU_CTRL_CLKOUTSEL0_HFCLK2 0x00000002UL /**< Mode HFCLK2 for CMU_CTRL */
AnnaBridge 156:ff21514d8981 577 #define _CMU_CTRL_CLKOUTSEL0_HFCLK4 0x00000003UL /**< Mode HFCLK4 for CMU_CTRL */
AnnaBridge 156:ff21514d8981 578 #define _CMU_CTRL_CLKOUTSEL0_HFCLK8 0x00000004UL /**< Mode HFCLK8 for CMU_CTRL */
AnnaBridge 156:ff21514d8981 579 #define _CMU_CTRL_CLKOUTSEL0_HFCLK16 0x00000005UL /**< Mode HFCLK16 for CMU_CTRL */
AnnaBridge 156:ff21514d8981 580 #define _CMU_CTRL_CLKOUTSEL0_ULFRCO 0x00000006UL /**< Mode ULFRCO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 581 #define _CMU_CTRL_CLKOUTSEL0_AUXHFRCO 0x00000007UL /**< Mode AUXHFRCO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 582 #define CMU_CTRL_CLKOUTSEL0_DEFAULT (_CMU_CTRL_CLKOUTSEL0_DEFAULT << 20) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 583 #define CMU_CTRL_CLKOUTSEL0_HFRCO (_CMU_CTRL_CLKOUTSEL0_HFRCO << 20) /**< Shifted mode HFRCO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 584 #define CMU_CTRL_CLKOUTSEL0_HFXO (_CMU_CTRL_CLKOUTSEL0_HFXO << 20) /**< Shifted mode HFXO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 585 #define CMU_CTRL_CLKOUTSEL0_HFCLK2 (_CMU_CTRL_CLKOUTSEL0_HFCLK2 << 20) /**< Shifted mode HFCLK2 for CMU_CTRL */
AnnaBridge 156:ff21514d8981 586 #define CMU_CTRL_CLKOUTSEL0_HFCLK4 (_CMU_CTRL_CLKOUTSEL0_HFCLK4 << 20) /**< Shifted mode HFCLK4 for CMU_CTRL */
AnnaBridge 156:ff21514d8981 587 #define CMU_CTRL_CLKOUTSEL0_HFCLK8 (_CMU_CTRL_CLKOUTSEL0_HFCLK8 << 20) /**< Shifted mode HFCLK8 for CMU_CTRL */
AnnaBridge 156:ff21514d8981 588 #define CMU_CTRL_CLKOUTSEL0_HFCLK16 (_CMU_CTRL_CLKOUTSEL0_HFCLK16 << 20) /**< Shifted mode HFCLK16 for CMU_CTRL */
AnnaBridge 156:ff21514d8981 589 #define CMU_CTRL_CLKOUTSEL0_ULFRCO (_CMU_CTRL_CLKOUTSEL0_ULFRCO << 20) /**< Shifted mode ULFRCO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 590 #define CMU_CTRL_CLKOUTSEL0_AUXHFRCO (_CMU_CTRL_CLKOUTSEL0_AUXHFRCO << 20) /**< Shifted mode AUXHFRCO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 591 #define _CMU_CTRL_CLKOUTSEL1_SHIFT 23 /**< Shift value for CMU_CLKOUTSEL1 */
AnnaBridge 156:ff21514d8981 592 #define _CMU_CTRL_CLKOUTSEL1_MASK 0x7800000UL /**< Bit mask for CMU_CLKOUTSEL1 */
AnnaBridge 156:ff21514d8981 593 #define _CMU_CTRL_CLKOUTSEL1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 594 #define _CMU_CTRL_CLKOUTSEL1_LFRCO 0x00000000UL /**< Mode LFRCO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 595 #define _CMU_CTRL_CLKOUTSEL1_LFXO 0x00000001UL /**< Mode LFXO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 596 #define _CMU_CTRL_CLKOUTSEL1_HFCLK 0x00000002UL /**< Mode HFCLK for CMU_CTRL */
AnnaBridge 156:ff21514d8981 597 #define _CMU_CTRL_CLKOUTSEL1_LFXOQ 0x00000003UL /**< Mode LFXOQ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 598 #define _CMU_CTRL_CLKOUTSEL1_HFXOQ 0x00000004UL /**< Mode HFXOQ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 599 #define _CMU_CTRL_CLKOUTSEL1_LFRCOQ 0x00000005UL /**< Mode LFRCOQ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 600 #define _CMU_CTRL_CLKOUTSEL1_HFRCOQ 0x00000006UL /**< Mode HFRCOQ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 601 #define _CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ 0x00000007UL /**< Mode AUXHFRCOQ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 602 #define CMU_CTRL_CLKOUTSEL1_DEFAULT (_CMU_CTRL_CLKOUTSEL1_DEFAULT << 23) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 603 #define CMU_CTRL_CLKOUTSEL1_LFRCO (_CMU_CTRL_CLKOUTSEL1_LFRCO << 23) /**< Shifted mode LFRCO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 604 #define CMU_CTRL_CLKOUTSEL1_LFXO (_CMU_CTRL_CLKOUTSEL1_LFXO << 23) /**< Shifted mode LFXO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 605 #define CMU_CTRL_CLKOUTSEL1_HFCLK (_CMU_CTRL_CLKOUTSEL1_HFCLK << 23) /**< Shifted mode HFCLK for CMU_CTRL */
AnnaBridge 156:ff21514d8981 606 #define CMU_CTRL_CLKOUTSEL1_LFXOQ (_CMU_CTRL_CLKOUTSEL1_LFXOQ << 23) /**< Shifted mode LFXOQ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 607 #define CMU_CTRL_CLKOUTSEL1_HFXOQ (_CMU_CTRL_CLKOUTSEL1_HFXOQ << 23) /**< Shifted mode HFXOQ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 608 #define CMU_CTRL_CLKOUTSEL1_LFRCOQ (_CMU_CTRL_CLKOUTSEL1_LFRCOQ << 23) /**< Shifted mode LFRCOQ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 609 #define CMU_CTRL_CLKOUTSEL1_HFRCOQ (_CMU_CTRL_CLKOUTSEL1_HFRCOQ << 23) /**< Shifted mode HFRCOQ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 610 #define CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ (_CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ << 23) /**< Shifted mode AUXHFRCOQ for CMU_CTRL */
AnnaBridge 156:ff21514d8981 611 #define CMU_CTRL_DBGCLK (0x1UL << 28) /**< Debug Clock */
AnnaBridge 156:ff21514d8981 612 #define _CMU_CTRL_DBGCLK_SHIFT 28 /**< Shift value for CMU_DBGCLK */
AnnaBridge 156:ff21514d8981 613 #define _CMU_CTRL_DBGCLK_MASK 0x10000000UL /**< Bit mask for CMU_DBGCLK */
AnnaBridge 156:ff21514d8981 614 #define _CMU_CTRL_DBGCLK_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 615 #define _CMU_CTRL_DBGCLK_AUXHFRCO 0x00000000UL /**< Mode AUXHFRCO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 616 #define _CMU_CTRL_DBGCLK_HFCLK 0x00000001UL /**< Mode HFCLK for CMU_CTRL */
AnnaBridge 156:ff21514d8981 617 #define CMU_CTRL_DBGCLK_DEFAULT (_CMU_CTRL_DBGCLK_DEFAULT << 28) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 618 #define CMU_CTRL_DBGCLK_AUXHFRCO (_CMU_CTRL_DBGCLK_AUXHFRCO << 28) /**< Shifted mode AUXHFRCO for CMU_CTRL */
AnnaBridge 156:ff21514d8981 619 #define CMU_CTRL_DBGCLK_HFCLK (_CMU_CTRL_DBGCLK_HFCLK << 28) /**< Shifted mode HFCLK for CMU_CTRL */
AnnaBridge 156:ff21514d8981 620 #define CMU_CTRL_HFLE (0x1UL << 30) /**< High-Frequency LE Interface */
AnnaBridge 156:ff21514d8981 621 #define _CMU_CTRL_HFLE_SHIFT 30 /**< Shift value for CMU_HFLE */
AnnaBridge 156:ff21514d8981 622 #define _CMU_CTRL_HFLE_MASK 0x40000000UL /**< Bit mask for CMU_HFLE */
AnnaBridge 156:ff21514d8981 623 #define _CMU_CTRL_HFLE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 624 #define CMU_CTRL_HFLE_DEFAULT (_CMU_CTRL_HFLE_DEFAULT << 30) /**< Shifted mode DEFAULT for CMU_CTRL */
AnnaBridge 156:ff21514d8981 625
AnnaBridge 156:ff21514d8981 626 /* Bit fields for CMU HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 627 #define _CMU_HFCORECLKDIV_RESETVALUE 0x00000000UL /**< Default value for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 628 #define _CMU_HFCORECLKDIV_MASK 0x0000010FUL /**< Mask for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 629 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT 0 /**< Shift value for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 630 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_MASK 0xFUL /**< Bit mask for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 631 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 632 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK 0x00000000UL /**< Mode HFCLK for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 633 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2 0x00000001UL /**< Mode HFCLK2 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 634 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4 0x00000002UL /**< Mode HFCLK4 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 635 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8 0x00000003UL /**< Mode HFCLK8 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 636 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16 0x00000004UL /**< Mode HFCLK16 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 637 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32 0x00000005UL /**< Mode HFCLK32 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 638 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64 0x00000006UL /**< Mode HFCLK64 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 639 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128 0x00000007UL /**< Mode HFCLK128 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 640 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256 0x00000008UL /**< Mode HFCLK256 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 641 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512 0x00000009UL /**< Mode HFCLK512 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 642 #define CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT (_CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 643 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK << 0) /**< Shifted mode HFCLK for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 644 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2 << 0) /**< Shifted mode HFCLK2 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 645 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4 << 0) /**< Shifted mode HFCLK4 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 646 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8 << 0) /**< Shifted mode HFCLK8 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 647 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16 << 0) /**< Shifted mode HFCLK16 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 648 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32 << 0) /**< Shifted mode HFCLK32 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 649 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64 << 0) /**< Shifted mode HFCLK64 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 650 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128 << 0) /**< Shifted mode HFCLK128 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 651 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256 << 0) /**< Shifted mode HFCLK256 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 652 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512 << 0) /**< Shifted mode HFCLK512 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 653 #define CMU_HFCORECLKDIV_HFCORECLKLEDIV (0x1UL << 8) /**< Additional Division Factor For HFCORECLKLE */
AnnaBridge 156:ff21514d8981 654 #define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_SHIFT 8 /**< Shift value for CMU_HFCORECLKLEDIV */
AnnaBridge 156:ff21514d8981 655 #define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_MASK 0x100UL /**< Bit mask for CMU_HFCORECLKLEDIV */
AnnaBridge 156:ff21514d8981 656 #define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 657 #define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2 0x00000000UL /**< Mode DIV2 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 658 #define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4 0x00000001UL /**< Mode DIV4 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 659 #define CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT (_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 660 #define CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2 (_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2 << 8) /**< Shifted mode DIV2 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 661 #define CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4 (_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4 << 8) /**< Shifted mode DIV4 for CMU_HFCORECLKDIV */
AnnaBridge 156:ff21514d8981 662
AnnaBridge 156:ff21514d8981 663 /* Bit fields for CMU HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 664 #define _CMU_HFPERCLKDIV_RESETVALUE 0x00000100UL /**< Default value for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 665 #define _CMU_HFPERCLKDIV_MASK 0x0000010FUL /**< Mask for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 666 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT 0 /**< Shift value for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 667 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_MASK 0xFUL /**< Bit mask for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 668 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 669 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK 0x00000000UL /**< Mode HFCLK for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 670 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2 0x00000001UL /**< Mode HFCLK2 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 671 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4 0x00000002UL /**< Mode HFCLK4 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 672 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8 0x00000003UL /**< Mode HFCLK8 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 673 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16 0x00000004UL /**< Mode HFCLK16 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 674 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32 0x00000005UL /**< Mode HFCLK32 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 675 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64 0x00000006UL /**< Mode HFCLK64 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 676 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128 0x00000007UL /**< Mode HFCLK128 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 677 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256 0x00000008UL /**< Mode HFCLK256 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 678 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512 0x00000009UL /**< Mode HFCLK512 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 679 #define CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT (_CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 680 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK << 0) /**< Shifted mode HFCLK for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 681 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2 << 0) /**< Shifted mode HFCLK2 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 682 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4 << 0) /**< Shifted mode HFCLK4 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 683 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8 << 0) /**< Shifted mode HFCLK8 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 684 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16 << 0) /**< Shifted mode HFCLK16 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 685 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32 << 0) /**< Shifted mode HFCLK32 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 686 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64 << 0) /**< Shifted mode HFCLK64 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 687 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128 << 0) /**< Shifted mode HFCLK128 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 688 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256 << 0) /**< Shifted mode HFCLK256 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 689 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512 << 0) /**< Shifted mode HFCLK512 for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 690 #define CMU_HFPERCLKDIV_HFPERCLKEN (0x1UL << 8) /**< HFPERCLK Enable */
AnnaBridge 156:ff21514d8981 691 #define _CMU_HFPERCLKDIV_HFPERCLKEN_SHIFT 8 /**< Shift value for CMU_HFPERCLKEN */
AnnaBridge 156:ff21514d8981 692 #define _CMU_HFPERCLKDIV_HFPERCLKEN_MASK 0x100UL /**< Bit mask for CMU_HFPERCLKEN */
AnnaBridge 156:ff21514d8981 693 #define _CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 694 #define CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT (_CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFPERCLKDIV */
AnnaBridge 156:ff21514d8981 695
AnnaBridge 156:ff21514d8981 696 /* Bit fields for CMU HFRCOCTRL */
AnnaBridge 156:ff21514d8981 697 #define _CMU_HFRCOCTRL_RESETVALUE 0x00000380UL /**< Default value for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 698 #define _CMU_HFRCOCTRL_MASK 0x0001F7FFUL /**< Mask for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 699 #define _CMU_HFRCOCTRL_TUNING_SHIFT 0 /**< Shift value for CMU_TUNING */
AnnaBridge 156:ff21514d8981 700 #define _CMU_HFRCOCTRL_TUNING_MASK 0xFFUL /**< Bit mask for CMU_TUNING */
AnnaBridge 156:ff21514d8981 701 #define _CMU_HFRCOCTRL_TUNING_DEFAULT 0x00000080UL /**< Mode DEFAULT for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 702 #define CMU_HFRCOCTRL_TUNING_DEFAULT (_CMU_HFRCOCTRL_TUNING_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 703 #define _CMU_HFRCOCTRL_BAND_SHIFT 8 /**< Shift value for CMU_BAND */
AnnaBridge 156:ff21514d8981 704 #define _CMU_HFRCOCTRL_BAND_MASK 0x700UL /**< Bit mask for CMU_BAND */
AnnaBridge 156:ff21514d8981 705 #define _CMU_HFRCOCTRL_BAND_1MHZ 0x00000000UL /**< Mode 1MHZ for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 706 #define _CMU_HFRCOCTRL_BAND_7MHZ 0x00000001UL /**< Mode 7MHZ for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 707 #define _CMU_HFRCOCTRL_BAND_11MHZ 0x00000002UL /**< Mode 11MHZ for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 708 #define _CMU_HFRCOCTRL_BAND_DEFAULT 0x00000003UL /**< Mode DEFAULT for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 709 #define _CMU_HFRCOCTRL_BAND_14MHZ 0x00000003UL /**< Mode 14MHZ for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 710 #define _CMU_HFRCOCTRL_BAND_21MHZ 0x00000004UL /**< Mode 21MHZ for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 711 #define _CMU_HFRCOCTRL_BAND_28MHZ 0x00000005UL /**< Mode 28MHZ for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 712 #define CMU_HFRCOCTRL_BAND_1MHZ (_CMU_HFRCOCTRL_BAND_1MHZ << 8) /**< Shifted mode 1MHZ for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 713 #define CMU_HFRCOCTRL_BAND_7MHZ (_CMU_HFRCOCTRL_BAND_7MHZ << 8) /**< Shifted mode 7MHZ for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 714 #define CMU_HFRCOCTRL_BAND_11MHZ (_CMU_HFRCOCTRL_BAND_11MHZ << 8) /**< Shifted mode 11MHZ for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 715 #define CMU_HFRCOCTRL_BAND_DEFAULT (_CMU_HFRCOCTRL_BAND_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 716 #define CMU_HFRCOCTRL_BAND_14MHZ (_CMU_HFRCOCTRL_BAND_14MHZ << 8) /**< Shifted mode 14MHZ for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 717 #define CMU_HFRCOCTRL_BAND_21MHZ (_CMU_HFRCOCTRL_BAND_21MHZ << 8) /**< Shifted mode 21MHZ for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 718 #define CMU_HFRCOCTRL_BAND_28MHZ (_CMU_HFRCOCTRL_BAND_28MHZ << 8) /**< Shifted mode 28MHZ for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 719 #define _CMU_HFRCOCTRL_SUDELAY_SHIFT 12 /**< Shift value for CMU_SUDELAY */
AnnaBridge 156:ff21514d8981 720 #define _CMU_HFRCOCTRL_SUDELAY_MASK 0x1F000UL /**< Bit mask for CMU_SUDELAY */
AnnaBridge 156:ff21514d8981 721 #define _CMU_HFRCOCTRL_SUDELAY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 722 #define CMU_HFRCOCTRL_SUDELAY_DEFAULT (_CMU_HFRCOCTRL_SUDELAY_DEFAULT << 12) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */
AnnaBridge 156:ff21514d8981 723
AnnaBridge 156:ff21514d8981 724 /* Bit fields for CMU LFRCOCTRL */
AnnaBridge 156:ff21514d8981 725 #define _CMU_LFRCOCTRL_RESETVALUE 0x00000040UL /**< Default value for CMU_LFRCOCTRL */
AnnaBridge 156:ff21514d8981 726 #define _CMU_LFRCOCTRL_MASK 0x0000007FUL /**< Mask for CMU_LFRCOCTRL */
AnnaBridge 156:ff21514d8981 727 #define _CMU_LFRCOCTRL_TUNING_SHIFT 0 /**< Shift value for CMU_TUNING */
AnnaBridge 156:ff21514d8981 728 #define _CMU_LFRCOCTRL_TUNING_MASK 0x7FUL /**< Bit mask for CMU_TUNING */
AnnaBridge 156:ff21514d8981 729 #define _CMU_LFRCOCTRL_TUNING_DEFAULT 0x00000040UL /**< Mode DEFAULT for CMU_LFRCOCTRL */
AnnaBridge 156:ff21514d8981 730 #define CMU_LFRCOCTRL_TUNING_DEFAULT (_CMU_LFRCOCTRL_TUNING_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFRCOCTRL */
AnnaBridge 156:ff21514d8981 731
AnnaBridge 156:ff21514d8981 732 /* Bit fields for CMU AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 733 #define _CMU_AUXHFRCOCTRL_RESETVALUE 0x00000080UL /**< Default value for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 734 #define _CMU_AUXHFRCOCTRL_MASK 0x000007FFUL /**< Mask for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 735 #define _CMU_AUXHFRCOCTRL_TUNING_SHIFT 0 /**< Shift value for CMU_TUNING */
AnnaBridge 156:ff21514d8981 736 #define _CMU_AUXHFRCOCTRL_TUNING_MASK 0xFFUL /**< Bit mask for CMU_TUNING */
AnnaBridge 156:ff21514d8981 737 #define _CMU_AUXHFRCOCTRL_TUNING_DEFAULT 0x00000080UL /**< Mode DEFAULT for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 738 #define CMU_AUXHFRCOCTRL_TUNING_DEFAULT (_CMU_AUXHFRCOCTRL_TUNING_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 739 #define _CMU_AUXHFRCOCTRL_BAND_SHIFT 8 /**< Shift value for CMU_BAND */
AnnaBridge 156:ff21514d8981 740 #define _CMU_AUXHFRCOCTRL_BAND_MASK 0x700UL /**< Bit mask for CMU_BAND */
AnnaBridge 156:ff21514d8981 741 #define _CMU_AUXHFRCOCTRL_BAND_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 742 #define _CMU_AUXHFRCOCTRL_BAND_14MHZ 0x00000000UL /**< Mode 14MHZ for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 743 #define _CMU_AUXHFRCOCTRL_BAND_11MHZ 0x00000001UL /**< Mode 11MHZ for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 744 #define _CMU_AUXHFRCOCTRL_BAND_7MHZ 0x00000002UL /**< Mode 7MHZ for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 745 #define _CMU_AUXHFRCOCTRL_BAND_1MHZ 0x00000003UL /**< Mode 1MHZ for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 746 #define _CMU_AUXHFRCOCTRL_BAND_28MHZ 0x00000006UL /**< Mode 28MHZ for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 747 #define _CMU_AUXHFRCOCTRL_BAND_21MHZ 0x00000007UL /**< Mode 21MHZ for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 748 #define CMU_AUXHFRCOCTRL_BAND_DEFAULT (_CMU_AUXHFRCOCTRL_BAND_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 749 #define CMU_AUXHFRCOCTRL_BAND_14MHZ (_CMU_AUXHFRCOCTRL_BAND_14MHZ << 8) /**< Shifted mode 14MHZ for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 750 #define CMU_AUXHFRCOCTRL_BAND_11MHZ (_CMU_AUXHFRCOCTRL_BAND_11MHZ << 8) /**< Shifted mode 11MHZ for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 751 #define CMU_AUXHFRCOCTRL_BAND_7MHZ (_CMU_AUXHFRCOCTRL_BAND_7MHZ << 8) /**< Shifted mode 7MHZ for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 752 #define CMU_AUXHFRCOCTRL_BAND_1MHZ (_CMU_AUXHFRCOCTRL_BAND_1MHZ << 8) /**< Shifted mode 1MHZ for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 753 #define CMU_AUXHFRCOCTRL_BAND_28MHZ (_CMU_AUXHFRCOCTRL_BAND_28MHZ << 8) /**< Shifted mode 28MHZ for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 754 #define CMU_AUXHFRCOCTRL_BAND_21MHZ (_CMU_AUXHFRCOCTRL_BAND_21MHZ << 8) /**< Shifted mode 21MHZ for CMU_AUXHFRCOCTRL */
AnnaBridge 156:ff21514d8981 755
AnnaBridge 156:ff21514d8981 756 /* Bit fields for CMU CALCTRL */
AnnaBridge 156:ff21514d8981 757 #define _CMU_CALCTRL_RESETVALUE 0x00000000UL /**< Default value for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 758 #define _CMU_CALCTRL_MASK 0x0000007FUL /**< Mask for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 759 #define _CMU_CALCTRL_UPSEL_SHIFT 0 /**< Shift value for CMU_UPSEL */
AnnaBridge 156:ff21514d8981 760 #define _CMU_CALCTRL_UPSEL_MASK 0x7UL /**< Bit mask for CMU_UPSEL */
AnnaBridge 156:ff21514d8981 761 #define _CMU_CALCTRL_UPSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 762 #define _CMU_CALCTRL_UPSEL_HFXO 0x00000000UL /**< Mode HFXO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 763 #define _CMU_CALCTRL_UPSEL_LFXO 0x00000001UL /**< Mode LFXO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 764 #define _CMU_CALCTRL_UPSEL_HFRCO 0x00000002UL /**< Mode HFRCO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 765 #define _CMU_CALCTRL_UPSEL_LFRCO 0x00000003UL /**< Mode LFRCO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 766 #define _CMU_CALCTRL_UPSEL_AUXHFRCO 0x00000004UL /**< Mode AUXHFRCO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 767 #define CMU_CALCTRL_UPSEL_DEFAULT (_CMU_CALCTRL_UPSEL_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 768 #define CMU_CALCTRL_UPSEL_HFXO (_CMU_CALCTRL_UPSEL_HFXO << 0) /**< Shifted mode HFXO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 769 #define CMU_CALCTRL_UPSEL_LFXO (_CMU_CALCTRL_UPSEL_LFXO << 0) /**< Shifted mode LFXO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 770 #define CMU_CALCTRL_UPSEL_HFRCO (_CMU_CALCTRL_UPSEL_HFRCO << 0) /**< Shifted mode HFRCO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 771 #define CMU_CALCTRL_UPSEL_LFRCO (_CMU_CALCTRL_UPSEL_LFRCO << 0) /**< Shifted mode LFRCO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 772 #define CMU_CALCTRL_UPSEL_AUXHFRCO (_CMU_CALCTRL_UPSEL_AUXHFRCO << 0) /**< Shifted mode AUXHFRCO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 773 #define _CMU_CALCTRL_DOWNSEL_SHIFT 3 /**< Shift value for CMU_DOWNSEL */
AnnaBridge 156:ff21514d8981 774 #define _CMU_CALCTRL_DOWNSEL_MASK 0x38UL /**< Bit mask for CMU_DOWNSEL */
AnnaBridge 156:ff21514d8981 775 #define _CMU_CALCTRL_DOWNSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 776 #define _CMU_CALCTRL_DOWNSEL_HFCLK 0x00000000UL /**< Mode HFCLK for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 777 #define _CMU_CALCTRL_DOWNSEL_HFXO 0x00000001UL /**< Mode HFXO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 778 #define _CMU_CALCTRL_DOWNSEL_LFXO 0x00000002UL /**< Mode LFXO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 779 #define _CMU_CALCTRL_DOWNSEL_HFRCO 0x00000003UL /**< Mode HFRCO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 780 #define _CMU_CALCTRL_DOWNSEL_LFRCO 0x00000004UL /**< Mode LFRCO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 781 #define _CMU_CALCTRL_DOWNSEL_AUXHFRCO 0x00000005UL /**< Mode AUXHFRCO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 782 #define CMU_CALCTRL_DOWNSEL_DEFAULT (_CMU_CALCTRL_DOWNSEL_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 783 #define CMU_CALCTRL_DOWNSEL_HFCLK (_CMU_CALCTRL_DOWNSEL_HFCLK << 3) /**< Shifted mode HFCLK for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 784 #define CMU_CALCTRL_DOWNSEL_HFXO (_CMU_CALCTRL_DOWNSEL_HFXO << 3) /**< Shifted mode HFXO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 785 #define CMU_CALCTRL_DOWNSEL_LFXO (_CMU_CALCTRL_DOWNSEL_LFXO << 3) /**< Shifted mode LFXO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 786 #define CMU_CALCTRL_DOWNSEL_HFRCO (_CMU_CALCTRL_DOWNSEL_HFRCO << 3) /**< Shifted mode HFRCO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 787 #define CMU_CALCTRL_DOWNSEL_LFRCO (_CMU_CALCTRL_DOWNSEL_LFRCO << 3) /**< Shifted mode LFRCO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 788 #define CMU_CALCTRL_DOWNSEL_AUXHFRCO (_CMU_CALCTRL_DOWNSEL_AUXHFRCO << 3) /**< Shifted mode AUXHFRCO for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 789 #define CMU_CALCTRL_CONT (0x1UL << 6) /**< Continuous Calibration */
AnnaBridge 156:ff21514d8981 790 #define _CMU_CALCTRL_CONT_SHIFT 6 /**< Shift value for CMU_CONT */
AnnaBridge 156:ff21514d8981 791 #define _CMU_CALCTRL_CONT_MASK 0x40UL /**< Bit mask for CMU_CONT */
AnnaBridge 156:ff21514d8981 792 #define _CMU_CALCTRL_CONT_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 793 #define CMU_CALCTRL_CONT_DEFAULT (_CMU_CALCTRL_CONT_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_CALCTRL */
AnnaBridge 156:ff21514d8981 794
AnnaBridge 156:ff21514d8981 795 /* Bit fields for CMU CALCNT */
AnnaBridge 156:ff21514d8981 796 #define _CMU_CALCNT_RESETVALUE 0x00000000UL /**< Default value for CMU_CALCNT */
AnnaBridge 156:ff21514d8981 797 #define _CMU_CALCNT_MASK 0x000FFFFFUL /**< Mask for CMU_CALCNT */
AnnaBridge 156:ff21514d8981 798 #define _CMU_CALCNT_CALCNT_SHIFT 0 /**< Shift value for CMU_CALCNT */
AnnaBridge 156:ff21514d8981 799 #define _CMU_CALCNT_CALCNT_MASK 0xFFFFFUL /**< Bit mask for CMU_CALCNT */
AnnaBridge 156:ff21514d8981 800 #define _CMU_CALCNT_CALCNT_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCNT */
AnnaBridge 156:ff21514d8981 801 #define CMU_CALCNT_CALCNT_DEFAULT (_CMU_CALCNT_CALCNT_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_CALCNT */
AnnaBridge 156:ff21514d8981 802
AnnaBridge 156:ff21514d8981 803 /* Bit fields for CMU OSCENCMD */
AnnaBridge 156:ff21514d8981 804 #define _CMU_OSCENCMD_RESETVALUE 0x00000000UL /**< Default value for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 805 #define _CMU_OSCENCMD_MASK 0x000003FFUL /**< Mask for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 806 #define CMU_OSCENCMD_HFRCOEN (0x1UL << 0) /**< HFRCO Enable */
AnnaBridge 156:ff21514d8981 807 #define _CMU_OSCENCMD_HFRCOEN_SHIFT 0 /**< Shift value for CMU_HFRCOEN */
AnnaBridge 156:ff21514d8981 808 #define _CMU_OSCENCMD_HFRCOEN_MASK 0x1UL /**< Bit mask for CMU_HFRCOEN */
AnnaBridge 156:ff21514d8981 809 #define _CMU_OSCENCMD_HFRCOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 810 #define CMU_OSCENCMD_HFRCOEN_DEFAULT (_CMU_OSCENCMD_HFRCOEN_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 811 #define CMU_OSCENCMD_HFRCODIS (0x1UL << 1) /**< HFRCO Disable */
AnnaBridge 156:ff21514d8981 812 #define _CMU_OSCENCMD_HFRCODIS_SHIFT 1 /**< Shift value for CMU_HFRCODIS */
AnnaBridge 156:ff21514d8981 813 #define _CMU_OSCENCMD_HFRCODIS_MASK 0x2UL /**< Bit mask for CMU_HFRCODIS */
AnnaBridge 156:ff21514d8981 814 #define _CMU_OSCENCMD_HFRCODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 815 #define CMU_OSCENCMD_HFRCODIS_DEFAULT (_CMU_OSCENCMD_HFRCODIS_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 816 #define CMU_OSCENCMD_HFXOEN (0x1UL << 2) /**< HFXO Enable */
AnnaBridge 156:ff21514d8981 817 #define _CMU_OSCENCMD_HFXOEN_SHIFT 2 /**< Shift value for CMU_HFXOEN */
AnnaBridge 156:ff21514d8981 818 #define _CMU_OSCENCMD_HFXOEN_MASK 0x4UL /**< Bit mask for CMU_HFXOEN */
AnnaBridge 156:ff21514d8981 819 #define _CMU_OSCENCMD_HFXOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 820 #define CMU_OSCENCMD_HFXOEN_DEFAULT (_CMU_OSCENCMD_HFXOEN_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 821 #define CMU_OSCENCMD_HFXODIS (0x1UL << 3) /**< HFXO Disable */
AnnaBridge 156:ff21514d8981 822 #define _CMU_OSCENCMD_HFXODIS_SHIFT 3 /**< Shift value for CMU_HFXODIS */
AnnaBridge 156:ff21514d8981 823 #define _CMU_OSCENCMD_HFXODIS_MASK 0x8UL /**< Bit mask for CMU_HFXODIS */
AnnaBridge 156:ff21514d8981 824 #define _CMU_OSCENCMD_HFXODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 825 #define CMU_OSCENCMD_HFXODIS_DEFAULT (_CMU_OSCENCMD_HFXODIS_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 826 #define CMU_OSCENCMD_AUXHFRCOEN (0x1UL << 4) /**< AUXHFRCO Enable */
AnnaBridge 156:ff21514d8981 827 #define _CMU_OSCENCMD_AUXHFRCOEN_SHIFT 4 /**< Shift value for CMU_AUXHFRCOEN */
AnnaBridge 156:ff21514d8981 828 #define _CMU_OSCENCMD_AUXHFRCOEN_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCOEN */
AnnaBridge 156:ff21514d8981 829 #define _CMU_OSCENCMD_AUXHFRCOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 830 #define CMU_OSCENCMD_AUXHFRCOEN_DEFAULT (_CMU_OSCENCMD_AUXHFRCOEN_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 831 #define CMU_OSCENCMD_AUXHFRCODIS (0x1UL << 5) /**< AUXHFRCO Disable */
AnnaBridge 156:ff21514d8981 832 #define _CMU_OSCENCMD_AUXHFRCODIS_SHIFT 5 /**< Shift value for CMU_AUXHFRCODIS */
AnnaBridge 156:ff21514d8981 833 #define _CMU_OSCENCMD_AUXHFRCODIS_MASK 0x20UL /**< Bit mask for CMU_AUXHFRCODIS */
AnnaBridge 156:ff21514d8981 834 #define _CMU_OSCENCMD_AUXHFRCODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 835 #define CMU_OSCENCMD_AUXHFRCODIS_DEFAULT (_CMU_OSCENCMD_AUXHFRCODIS_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 836 #define CMU_OSCENCMD_LFRCOEN (0x1UL << 6) /**< LFRCO Enable */
AnnaBridge 156:ff21514d8981 837 #define _CMU_OSCENCMD_LFRCOEN_SHIFT 6 /**< Shift value for CMU_LFRCOEN */
AnnaBridge 156:ff21514d8981 838 #define _CMU_OSCENCMD_LFRCOEN_MASK 0x40UL /**< Bit mask for CMU_LFRCOEN */
AnnaBridge 156:ff21514d8981 839 #define _CMU_OSCENCMD_LFRCOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 840 #define CMU_OSCENCMD_LFRCOEN_DEFAULT (_CMU_OSCENCMD_LFRCOEN_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 841 #define CMU_OSCENCMD_LFRCODIS (0x1UL << 7) /**< LFRCO Disable */
AnnaBridge 156:ff21514d8981 842 #define _CMU_OSCENCMD_LFRCODIS_SHIFT 7 /**< Shift value for CMU_LFRCODIS */
AnnaBridge 156:ff21514d8981 843 #define _CMU_OSCENCMD_LFRCODIS_MASK 0x80UL /**< Bit mask for CMU_LFRCODIS */
AnnaBridge 156:ff21514d8981 844 #define _CMU_OSCENCMD_LFRCODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 845 #define CMU_OSCENCMD_LFRCODIS_DEFAULT (_CMU_OSCENCMD_LFRCODIS_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 846 #define CMU_OSCENCMD_LFXOEN (0x1UL << 8) /**< LFXO Enable */
AnnaBridge 156:ff21514d8981 847 #define _CMU_OSCENCMD_LFXOEN_SHIFT 8 /**< Shift value for CMU_LFXOEN */
AnnaBridge 156:ff21514d8981 848 #define _CMU_OSCENCMD_LFXOEN_MASK 0x100UL /**< Bit mask for CMU_LFXOEN */
AnnaBridge 156:ff21514d8981 849 #define _CMU_OSCENCMD_LFXOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 850 #define CMU_OSCENCMD_LFXOEN_DEFAULT (_CMU_OSCENCMD_LFXOEN_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 851 #define CMU_OSCENCMD_LFXODIS (0x1UL << 9) /**< LFXO Disable */
AnnaBridge 156:ff21514d8981 852 #define _CMU_OSCENCMD_LFXODIS_SHIFT 9 /**< Shift value for CMU_LFXODIS */
AnnaBridge 156:ff21514d8981 853 #define _CMU_OSCENCMD_LFXODIS_MASK 0x200UL /**< Bit mask for CMU_LFXODIS */
AnnaBridge 156:ff21514d8981 854 #define _CMU_OSCENCMD_LFXODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 855 #define CMU_OSCENCMD_LFXODIS_DEFAULT (_CMU_OSCENCMD_LFXODIS_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
AnnaBridge 156:ff21514d8981 856
AnnaBridge 156:ff21514d8981 857 /* Bit fields for CMU CMD */
AnnaBridge 156:ff21514d8981 858 #define _CMU_CMD_RESETVALUE 0x00000000UL /**< Default value for CMU_CMD */
AnnaBridge 156:ff21514d8981 859 #define _CMU_CMD_MASK 0x000000FFUL /**< Mask for CMU_CMD */
AnnaBridge 156:ff21514d8981 860 #define _CMU_CMD_HFCLKSEL_SHIFT 0 /**< Shift value for CMU_HFCLKSEL */
AnnaBridge 156:ff21514d8981 861 #define _CMU_CMD_HFCLKSEL_MASK 0x7UL /**< Bit mask for CMU_HFCLKSEL */
AnnaBridge 156:ff21514d8981 862 #define _CMU_CMD_HFCLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CMD */
AnnaBridge 156:ff21514d8981 863 #define _CMU_CMD_HFCLKSEL_HFRCO 0x00000001UL /**< Mode HFRCO for CMU_CMD */
AnnaBridge 156:ff21514d8981 864 #define _CMU_CMD_HFCLKSEL_HFXO 0x00000002UL /**< Mode HFXO for CMU_CMD */
AnnaBridge 156:ff21514d8981 865 #define _CMU_CMD_HFCLKSEL_LFRCO 0x00000003UL /**< Mode LFRCO for CMU_CMD */
AnnaBridge 156:ff21514d8981 866 #define _CMU_CMD_HFCLKSEL_LFXO 0x00000004UL /**< Mode LFXO for CMU_CMD */
AnnaBridge 156:ff21514d8981 867 #define CMU_CMD_HFCLKSEL_DEFAULT (_CMU_CMD_HFCLKSEL_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_CMD */
AnnaBridge 156:ff21514d8981 868 #define CMU_CMD_HFCLKSEL_HFRCO (_CMU_CMD_HFCLKSEL_HFRCO << 0) /**< Shifted mode HFRCO for CMU_CMD */
AnnaBridge 156:ff21514d8981 869 #define CMU_CMD_HFCLKSEL_HFXO (_CMU_CMD_HFCLKSEL_HFXO << 0) /**< Shifted mode HFXO for CMU_CMD */
AnnaBridge 156:ff21514d8981 870 #define CMU_CMD_HFCLKSEL_LFRCO (_CMU_CMD_HFCLKSEL_LFRCO << 0) /**< Shifted mode LFRCO for CMU_CMD */
AnnaBridge 156:ff21514d8981 871 #define CMU_CMD_HFCLKSEL_LFXO (_CMU_CMD_HFCLKSEL_LFXO << 0) /**< Shifted mode LFXO for CMU_CMD */
AnnaBridge 156:ff21514d8981 872 #define CMU_CMD_CALSTART (0x1UL << 3) /**< Calibration Start */
AnnaBridge 156:ff21514d8981 873 #define _CMU_CMD_CALSTART_SHIFT 3 /**< Shift value for CMU_CALSTART */
AnnaBridge 156:ff21514d8981 874 #define _CMU_CMD_CALSTART_MASK 0x8UL /**< Bit mask for CMU_CALSTART */
AnnaBridge 156:ff21514d8981 875 #define _CMU_CMD_CALSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CMD */
AnnaBridge 156:ff21514d8981 876 #define CMU_CMD_CALSTART_DEFAULT (_CMU_CMD_CALSTART_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_CMD */
AnnaBridge 156:ff21514d8981 877 #define CMU_CMD_CALSTOP (0x1UL << 4) /**< Calibration Stop */
AnnaBridge 156:ff21514d8981 878 #define _CMU_CMD_CALSTOP_SHIFT 4 /**< Shift value for CMU_CALSTOP */
AnnaBridge 156:ff21514d8981 879 #define _CMU_CMD_CALSTOP_MASK 0x10UL /**< Bit mask for CMU_CALSTOP */
AnnaBridge 156:ff21514d8981 880 #define _CMU_CMD_CALSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CMD */
AnnaBridge 156:ff21514d8981 881 #define CMU_CMD_CALSTOP_DEFAULT (_CMU_CMD_CALSTOP_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_CMD */
AnnaBridge 156:ff21514d8981 882 #define _CMU_CMD_USBCCLKSEL_SHIFT 5 /**< Shift value for CMU_USBCCLKSEL */
AnnaBridge 156:ff21514d8981 883 #define _CMU_CMD_USBCCLKSEL_MASK 0xE0UL /**< Bit mask for CMU_USBCCLKSEL */
AnnaBridge 156:ff21514d8981 884 #define _CMU_CMD_USBCCLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CMD */
AnnaBridge 156:ff21514d8981 885 #define _CMU_CMD_USBCCLKSEL_HFCLKNODIV 0x00000001UL /**< Mode HFCLKNODIV for CMU_CMD */
AnnaBridge 156:ff21514d8981 886 #define _CMU_CMD_USBCCLKSEL_LFXO 0x00000002UL /**< Mode LFXO for CMU_CMD */
AnnaBridge 156:ff21514d8981 887 #define _CMU_CMD_USBCCLKSEL_LFRCO 0x00000003UL /**< Mode LFRCO for CMU_CMD */
AnnaBridge 156:ff21514d8981 888 #define CMU_CMD_USBCCLKSEL_DEFAULT (_CMU_CMD_USBCCLKSEL_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_CMD */
AnnaBridge 156:ff21514d8981 889 #define CMU_CMD_USBCCLKSEL_HFCLKNODIV (_CMU_CMD_USBCCLKSEL_HFCLKNODIV << 5) /**< Shifted mode HFCLKNODIV for CMU_CMD */
AnnaBridge 156:ff21514d8981 890 #define CMU_CMD_USBCCLKSEL_LFXO (_CMU_CMD_USBCCLKSEL_LFXO << 5) /**< Shifted mode LFXO for CMU_CMD */
AnnaBridge 156:ff21514d8981 891 #define CMU_CMD_USBCCLKSEL_LFRCO (_CMU_CMD_USBCCLKSEL_LFRCO << 5) /**< Shifted mode LFRCO for CMU_CMD */
AnnaBridge 156:ff21514d8981 892
AnnaBridge 156:ff21514d8981 893 /* Bit fields for CMU LFCLKSEL */
AnnaBridge 156:ff21514d8981 894 #define _CMU_LFCLKSEL_RESETVALUE 0x00000005UL /**< Default value for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 895 #define _CMU_LFCLKSEL_MASK 0x0011000FUL /**< Mask for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 896 #define _CMU_LFCLKSEL_LFA_SHIFT 0 /**< Shift value for CMU_LFA */
AnnaBridge 156:ff21514d8981 897 #define _CMU_LFCLKSEL_LFA_MASK 0x3UL /**< Bit mask for CMU_LFA */
AnnaBridge 156:ff21514d8981 898 #define _CMU_LFCLKSEL_LFA_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 899 #define _CMU_LFCLKSEL_LFA_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 900 #define _CMU_LFCLKSEL_LFA_LFRCO 0x00000001UL /**< Mode LFRCO for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 901 #define _CMU_LFCLKSEL_LFA_LFXO 0x00000002UL /**< Mode LFXO for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 902 #define _CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2 0x00000003UL /**< Mode HFCORECLKLEDIV2 for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 903 #define CMU_LFCLKSEL_LFA_DISABLED (_CMU_LFCLKSEL_LFA_DISABLED << 0) /**< Shifted mode DISABLED for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 904 #define CMU_LFCLKSEL_LFA_DEFAULT (_CMU_LFCLKSEL_LFA_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 905 #define CMU_LFCLKSEL_LFA_LFRCO (_CMU_LFCLKSEL_LFA_LFRCO << 0) /**< Shifted mode LFRCO for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 906 #define CMU_LFCLKSEL_LFA_LFXO (_CMU_LFCLKSEL_LFA_LFXO << 0) /**< Shifted mode LFXO for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 907 #define CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2 (_CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2 << 0) /**< Shifted mode HFCORECLKLEDIV2 for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 908 #define _CMU_LFCLKSEL_LFB_SHIFT 2 /**< Shift value for CMU_LFB */
AnnaBridge 156:ff21514d8981 909 #define _CMU_LFCLKSEL_LFB_MASK 0xCUL /**< Bit mask for CMU_LFB */
AnnaBridge 156:ff21514d8981 910 #define _CMU_LFCLKSEL_LFB_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 911 #define _CMU_LFCLKSEL_LFB_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 912 #define _CMU_LFCLKSEL_LFB_LFRCO 0x00000001UL /**< Mode LFRCO for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 913 #define _CMU_LFCLKSEL_LFB_LFXO 0x00000002UL /**< Mode LFXO for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 914 #define _CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2 0x00000003UL /**< Mode HFCORECLKLEDIV2 for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 915 #define CMU_LFCLKSEL_LFB_DISABLED (_CMU_LFCLKSEL_LFB_DISABLED << 2) /**< Shifted mode DISABLED for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 916 #define CMU_LFCLKSEL_LFB_DEFAULT (_CMU_LFCLKSEL_LFB_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 917 #define CMU_LFCLKSEL_LFB_LFRCO (_CMU_LFCLKSEL_LFB_LFRCO << 2) /**< Shifted mode LFRCO for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 918 #define CMU_LFCLKSEL_LFB_LFXO (_CMU_LFCLKSEL_LFB_LFXO << 2) /**< Shifted mode LFXO for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 919 #define CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2 (_CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2 << 2) /**< Shifted mode HFCORECLKLEDIV2 for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 920 #define CMU_LFCLKSEL_LFAE (0x1UL << 16) /**< Clock Select for LFA Extended */
AnnaBridge 156:ff21514d8981 921 #define _CMU_LFCLKSEL_LFAE_SHIFT 16 /**< Shift value for CMU_LFAE */
AnnaBridge 156:ff21514d8981 922 #define _CMU_LFCLKSEL_LFAE_MASK 0x10000UL /**< Bit mask for CMU_LFAE */
AnnaBridge 156:ff21514d8981 923 #define _CMU_LFCLKSEL_LFAE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 924 #define _CMU_LFCLKSEL_LFAE_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 925 #define _CMU_LFCLKSEL_LFAE_ULFRCO 0x00000001UL /**< Mode ULFRCO for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 926 #define CMU_LFCLKSEL_LFAE_DEFAULT (_CMU_LFCLKSEL_LFAE_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 927 #define CMU_LFCLKSEL_LFAE_DISABLED (_CMU_LFCLKSEL_LFAE_DISABLED << 16) /**< Shifted mode DISABLED for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 928 #define CMU_LFCLKSEL_LFAE_ULFRCO (_CMU_LFCLKSEL_LFAE_ULFRCO << 16) /**< Shifted mode ULFRCO for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 929 #define CMU_LFCLKSEL_LFBE (0x1UL << 20) /**< Clock Select for LFB Extended */
AnnaBridge 156:ff21514d8981 930 #define _CMU_LFCLKSEL_LFBE_SHIFT 20 /**< Shift value for CMU_LFBE */
AnnaBridge 156:ff21514d8981 931 #define _CMU_LFCLKSEL_LFBE_MASK 0x100000UL /**< Bit mask for CMU_LFBE */
AnnaBridge 156:ff21514d8981 932 #define _CMU_LFCLKSEL_LFBE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 933 #define _CMU_LFCLKSEL_LFBE_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 934 #define _CMU_LFCLKSEL_LFBE_ULFRCO 0x00000001UL /**< Mode ULFRCO for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 935 #define CMU_LFCLKSEL_LFBE_DEFAULT (_CMU_LFCLKSEL_LFBE_DEFAULT << 20) /**< Shifted mode DEFAULT for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 936 #define CMU_LFCLKSEL_LFBE_DISABLED (_CMU_LFCLKSEL_LFBE_DISABLED << 20) /**< Shifted mode DISABLED for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 937 #define CMU_LFCLKSEL_LFBE_ULFRCO (_CMU_LFCLKSEL_LFBE_ULFRCO << 20) /**< Shifted mode ULFRCO for CMU_LFCLKSEL */
AnnaBridge 156:ff21514d8981 938
AnnaBridge 156:ff21514d8981 939 /* Bit fields for CMU STATUS */
AnnaBridge 156:ff21514d8981 940 #define _CMU_STATUS_RESETVALUE 0x00000403UL /**< Default value for CMU_STATUS */
AnnaBridge 156:ff21514d8981 941 #define _CMU_STATUS_MASK 0x0003FFFFUL /**< Mask for CMU_STATUS */
AnnaBridge 156:ff21514d8981 942 #define CMU_STATUS_HFRCOENS (0x1UL << 0) /**< HFRCO Enable Status */
AnnaBridge 156:ff21514d8981 943 #define _CMU_STATUS_HFRCOENS_SHIFT 0 /**< Shift value for CMU_HFRCOENS */
AnnaBridge 156:ff21514d8981 944 #define _CMU_STATUS_HFRCOENS_MASK 0x1UL /**< Bit mask for CMU_HFRCOENS */
AnnaBridge 156:ff21514d8981 945 #define _CMU_STATUS_HFRCOENS_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 946 #define CMU_STATUS_HFRCOENS_DEFAULT (_CMU_STATUS_HFRCOENS_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 947 #define CMU_STATUS_HFRCORDY (0x1UL << 1) /**< HFRCO Ready */
AnnaBridge 156:ff21514d8981 948 #define _CMU_STATUS_HFRCORDY_SHIFT 1 /**< Shift value for CMU_HFRCORDY */
AnnaBridge 156:ff21514d8981 949 #define _CMU_STATUS_HFRCORDY_MASK 0x2UL /**< Bit mask for CMU_HFRCORDY */
AnnaBridge 156:ff21514d8981 950 #define _CMU_STATUS_HFRCORDY_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 951 #define CMU_STATUS_HFRCORDY_DEFAULT (_CMU_STATUS_HFRCORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 952 #define CMU_STATUS_HFXOENS (0x1UL << 2) /**< HFXO Enable Status */
AnnaBridge 156:ff21514d8981 953 #define _CMU_STATUS_HFXOENS_SHIFT 2 /**< Shift value for CMU_HFXOENS */
AnnaBridge 156:ff21514d8981 954 #define _CMU_STATUS_HFXOENS_MASK 0x4UL /**< Bit mask for CMU_HFXOENS */
AnnaBridge 156:ff21514d8981 955 #define _CMU_STATUS_HFXOENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 956 #define CMU_STATUS_HFXOENS_DEFAULT (_CMU_STATUS_HFXOENS_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 957 #define CMU_STATUS_HFXORDY (0x1UL << 3) /**< HFXO Ready */
AnnaBridge 156:ff21514d8981 958 #define _CMU_STATUS_HFXORDY_SHIFT 3 /**< Shift value for CMU_HFXORDY */
AnnaBridge 156:ff21514d8981 959 #define _CMU_STATUS_HFXORDY_MASK 0x8UL /**< Bit mask for CMU_HFXORDY */
AnnaBridge 156:ff21514d8981 960 #define _CMU_STATUS_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 961 #define CMU_STATUS_HFXORDY_DEFAULT (_CMU_STATUS_HFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 962 #define CMU_STATUS_AUXHFRCOENS (0x1UL << 4) /**< AUXHFRCO Enable Status */
AnnaBridge 156:ff21514d8981 963 #define _CMU_STATUS_AUXHFRCOENS_SHIFT 4 /**< Shift value for CMU_AUXHFRCOENS */
AnnaBridge 156:ff21514d8981 964 #define _CMU_STATUS_AUXHFRCOENS_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCOENS */
AnnaBridge 156:ff21514d8981 965 #define _CMU_STATUS_AUXHFRCOENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 966 #define CMU_STATUS_AUXHFRCOENS_DEFAULT (_CMU_STATUS_AUXHFRCOENS_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 967 #define CMU_STATUS_AUXHFRCORDY (0x1UL << 5) /**< AUXHFRCO Ready */
AnnaBridge 156:ff21514d8981 968 #define _CMU_STATUS_AUXHFRCORDY_SHIFT 5 /**< Shift value for CMU_AUXHFRCORDY */
AnnaBridge 156:ff21514d8981 969 #define _CMU_STATUS_AUXHFRCORDY_MASK 0x20UL /**< Bit mask for CMU_AUXHFRCORDY */
AnnaBridge 156:ff21514d8981 970 #define _CMU_STATUS_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 971 #define CMU_STATUS_AUXHFRCORDY_DEFAULT (_CMU_STATUS_AUXHFRCORDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 972 #define CMU_STATUS_LFRCOENS (0x1UL << 6) /**< LFRCO Enable Status */
AnnaBridge 156:ff21514d8981 973 #define _CMU_STATUS_LFRCOENS_SHIFT 6 /**< Shift value for CMU_LFRCOENS */
AnnaBridge 156:ff21514d8981 974 #define _CMU_STATUS_LFRCOENS_MASK 0x40UL /**< Bit mask for CMU_LFRCOENS */
AnnaBridge 156:ff21514d8981 975 #define _CMU_STATUS_LFRCOENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 976 #define CMU_STATUS_LFRCOENS_DEFAULT (_CMU_STATUS_LFRCOENS_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 977 #define CMU_STATUS_LFRCORDY (0x1UL << 7) /**< LFRCO Ready */
AnnaBridge 156:ff21514d8981 978 #define _CMU_STATUS_LFRCORDY_SHIFT 7 /**< Shift value for CMU_LFRCORDY */
AnnaBridge 156:ff21514d8981 979 #define _CMU_STATUS_LFRCORDY_MASK 0x80UL /**< Bit mask for CMU_LFRCORDY */
AnnaBridge 156:ff21514d8981 980 #define _CMU_STATUS_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 981 #define CMU_STATUS_LFRCORDY_DEFAULT (_CMU_STATUS_LFRCORDY_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 982 #define CMU_STATUS_LFXOENS (0x1UL << 8) /**< LFXO Enable Status */
AnnaBridge 156:ff21514d8981 983 #define _CMU_STATUS_LFXOENS_SHIFT 8 /**< Shift value for CMU_LFXOENS */
AnnaBridge 156:ff21514d8981 984 #define _CMU_STATUS_LFXOENS_MASK 0x100UL /**< Bit mask for CMU_LFXOENS */
AnnaBridge 156:ff21514d8981 985 #define _CMU_STATUS_LFXOENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 986 #define CMU_STATUS_LFXOENS_DEFAULT (_CMU_STATUS_LFXOENS_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 987 #define CMU_STATUS_LFXORDY (0x1UL << 9) /**< LFXO Ready */
AnnaBridge 156:ff21514d8981 988 #define _CMU_STATUS_LFXORDY_SHIFT 9 /**< Shift value for CMU_LFXORDY */
AnnaBridge 156:ff21514d8981 989 #define _CMU_STATUS_LFXORDY_MASK 0x200UL /**< Bit mask for CMU_LFXORDY */
AnnaBridge 156:ff21514d8981 990 #define _CMU_STATUS_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 991 #define CMU_STATUS_LFXORDY_DEFAULT (_CMU_STATUS_LFXORDY_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 992 #define CMU_STATUS_HFRCOSEL (0x1UL << 10) /**< HFRCO Selected */
AnnaBridge 156:ff21514d8981 993 #define _CMU_STATUS_HFRCOSEL_SHIFT 10 /**< Shift value for CMU_HFRCOSEL */
AnnaBridge 156:ff21514d8981 994 #define _CMU_STATUS_HFRCOSEL_MASK 0x400UL /**< Bit mask for CMU_HFRCOSEL */
AnnaBridge 156:ff21514d8981 995 #define _CMU_STATUS_HFRCOSEL_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 996 #define CMU_STATUS_HFRCOSEL_DEFAULT (_CMU_STATUS_HFRCOSEL_DEFAULT << 10) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 997 #define CMU_STATUS_HFXOSEL (0x1UL << 11) /**< HFXO Selected */
AnnaBridge 156:ff21514d8981 998 #define _CMU_STATUS_HFXOSEL_SHIFT 11 /**< Shift value for CMU_HFXOSEL */
AnnaBridge 156:ff21514d8981 999 #define _CMU_STATUS_HFXOSEL_MASK 0x800UL /**< Bit mask for CMU_HFXOSEL */
AnnaBridge 156:ff21514d8981 1000 #define _CMU_STATUS_HFXOSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1001 #define CMU_STATUS_HFXOSEL_DEFAULT (_CMU_STATUS_HFXOSEL_DEFAULT << 11) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1002 #define CMU_STATUS_LFRCOSEL (0x1UL << 12) /**< LFRCO Selected */
AnnaBridge 156:ff21514d8981 1003 #define _CMU_STATUS_LFRCOSEL_SHIFT 12 /**< Shift value for CMU_LFRCOSEL */
AnnaBridge 156:ff21514d8981 1004 #define _CMU_STATUS_LFRCOSEL_MASK 0x1000UL /**< Bit mask for CMU_LFRCOSEL */
AnnaBridge 156:ff21514d8981 1005 #define _CMU_STATUS_LFRCOSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1006 #define CMU_STATUS_LFRCOSEL_DEFAULT (_CMU_STATUS_LFRCOSEL_DEFAULT << 12) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1007 #define CMU_STATUS_LFXOSEL (0x1UL << 13) /**< LFXO Selected */
AnnaBridge 156:ff21514d8981 1008 #define _CMU_STATUS_LFXOSEL_SHIFT 13 /**< Shift value for CMU_LFXOSEL */
AnnaBridge 156:ff21514d8981 1009 #define _CMU_STATUS_LFXOSEL_MASK 0x2000UL /**< Bit mask for CMU_LFXOSEL */
AnnaBridge 156:ff21514d8981 1010 #define _CMU_STATUS_LFXOSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1011 #define CMU_STATUS_LFXOSEL_DEFAULT (_CMU_STATUS_LFXOSEL_DEFAULT << 13) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1012 #define CMU_STATUS_CALBSY (0x1UL << 14) /**< Calibration Busy */
AnnaBridge 156:ff21514d8981 1013 #define _CMU_STATUS_CALBSY_SHIFT 14 /**< Shift value for CMU_CALBSY */
AnnaBridge 156:ff21514d8981 1014 #define _CMU_STATUS_CALBSY_MASK 0x4000UL /**< Bit mask for CMU_CALBSY */
AnnaBridge 156:ff21514d8981 1015 #define _CMU_STATUS_CALBSY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1016 #define CMU_STATUS_CALBSY_DEFAULT (_CMU_STATUS_CALBSY_DEFAULT << 14) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1017 #define CMU_STATUS_USBCHFCLKSEL (0x1UL << 15) /**< USBC HFCLK Selected */
AnnaBridge 156:ff21514d8981 1018 #define _CMU_STATUS_USBCHFCLKSEL_SHIFT 15 /**< Shift value for CMU_USBCHFCLKSEL */
AnnaBridge 156:ff21514d8981 1019 #define _CMU_STATUS_USBCHFCLKSEL_MASK 0x8000UL /**< Bit mask for CMU_USBCHFCLKSEL */
AnnaBridge 156:ff21514d8981 1020 #define _CMU_STATUS_USBCHFCLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1021 #define CMU_STATUS_USBCHFCLKSEL_DEFAULT (_CMU_STATUS_USBCHFCLKSEL_DEFAULT << 15) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1022 #define CMU_STATUS_USBCLFXOSEL (0x1UL << 16) /**< USBC LFXO Selected */
AnnaBridge 156:ff21514d8981 1023 #define _CMU_STATUS_USBCLFXOSEL_SHIFT 16 /**< Shift value for CMU_USBCLFXOSEL */
AnnaBridge 156:ff21514d8981 1024 #define _CMU_STATUS_USBCLFXOSEL_MASK 0x10000UL /**< Bit mask for CMU_USBCLFXOSEL */
AnnaBridge 156:ff21514d8981 1025 #define _CMU_STATUS_USBCLFXOSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1026 #define CMU_STATUS_USBCLFXOSEL_DEFAULT (_CMU_STATUS_USBCLFXOSEL_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1027 #define CMU_STATUS_USBCLFRCOSEL (0x1UL << 17) /**< USBC LFRCO Selected */
AnnaBridge 156:ff21514d8981 1028 #define _CMU_STATUS_USBCLFRCOSEL_SHIFT 17 /**< Shift value for CMU_USBCLFRCOSEL */
AnnaBridge 156:ff21514d8981 1029 #define _CMU_STATUS_USBCLFRCOSEL_MASK 0x20000UL /**< Bit mask for CMU_USBCLFRCOSEL */
AnnaBridge 156:ff21514d8981 1030 #define _CMU_STATUS_USBCLFRCOSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1031 #define CMU_STATUS_USBCLFRCOSEL_DEFAULT (_CMU_STATUS_USBCLFRCOSEL_DEFAULT << 17) /**< Shifted mode DEFAULT for CMU_STATUS */
AnnaBridge 156:ff21514d8981 1032
AnnaBridge 156:ff21514d8981 1033 /* Bit fields for CMU IF */
AnnaBridge 156:ff21514d8981 1034 #define _CMU_IF_RESETVALUE 0x00000001UL /**< Default value for CMU_IF */
AnnaBridge 156:ff21514d8981 1035 #define _CMU_IF_MASK 0x000000FFUL /**< Mask for CMU_IF */
AnnaBridge 156:ff21514d8981 1036 #define CMU_IF_HFRCORDY (0x1UL << 0) /**< HFRCO Ready Interrupt Flag */
AnnaBridge 156:ff21514d8981 1037 #define _CMU_IF_HFRCORDY_SHIFT 0 /**< Shift value for CMU_HFRCORDY */
AnnaBridge 156:ff21514d8981 1038 #define _CMU_IF_HFRCORDY_MASK 0x1UL /**< Bit mask for CMU_HFRCORDY */
AnnaBridge 156:ff21514d8981 1039 #define _CMU_IF_HFRCORDY_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1040 #define CMU_IF_HFRCORDY_DEFAULT (_CMU_IF_HFRCORDY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1041 #define CMU_IF_HFXORDY (0x1UL << 1) /**< HFXO Ready Interrupt Flag */
AnnaBridge 156:ff21514d8981 1042 #define _CMU_IF_HFXORDY_SHIFT 1 /**< Shift value for CMU_HFXORDY */
AnnaBridge 156:ff21514d8981 1043 #define _CMU_IF_HFXORDY_MASK 0x2UL /**< Bit mask for CMU_HFXORDY */
AnnaBridge 156:ff21514d8981 1044 #define _CMU_IF_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1045 #define CMU_IF_HFXORDY_DEFAULT (_CMU_IF_HFXORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1046 #define CMU_IF_LFRCORDY (0x1UL << 2) /**< LFRCO Ready Interrupt Flag */
AnnaBridge 156:ff21514d8981 1047 #define _CMU_IF_LFRCORDY_SHIFT 2 /**< Shift value for CMU_LFRCORDY */
AnnaBridge 156:ff21514d8981 1048 #define _CMU_IF_LFRCORDY_MASK 0x4UL /**< Bit mask for CMU_LFRCORDY */
AnnaBridge 156:ff21514d8981 1049 #define _CMU_IF_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1050 #define CMU_IF_LFRCORDY_DEFAULT (_CMU_IF_LFRCORDY_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1051 #define CMU_IF_LFXORDY (0x1UL << 3) /**< LFXO Ready Interrupt Flag */
AnnaBridge 156:ff21514d8981 1052 #define _CMU_IF_LFXORDY_SHIFT 3 /**< Shift value for CMU_LFXORDY */
AnnaBridge 156:ff21514d8981 1053 #define _CMU_IF_LFXORDY_MASK 0x8UL /**< Bit mask for CMU_LFXORDY */
AnnaBridge 156:ff21514d8981 1054 #define _CMU_IF_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1055 #define CMU_IF_LFXORDY_DEFAULT (_CMU_IF_LFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1056 #define CMU_IF_AUXHFRCORDY (0x1UL << 4) /**< AUXHFRCO Ready Interrupt Flag */
AnnaBridge 156:ff21514d8981 1057 #define _CMU_IF_AUXHFRCORDY_SHIFT 4 /**< Shift value for CMU_AUXHFRCORDY */
AnnaBridge 156:ff21514d8981 1058 #define _CMU_IF_AUXHFRCORDY_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCORDY */
AnnaBridge 156:ff21514d8981 1059 #define _CMU_IF_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1060 #define CMU_IF_AUXHFRCORDY_DEFAULT (_CMU_IF_AUXHFRCORDY_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1061 #define CMU_IF_CALRDY (0x1UL << 5) /**< Calibration Ready Interrupt Flag */
AnnaBridge 156:ff21514d8981 1062 #define _CMU_IF_CALRDY_SHIFT 5 /**< Shift value for CMU_CALRDY */
AnnaBridge 156:ff21514d8981 1063 #define _CMU_IF_CALRDY_MASK 0x20UL /**< Bit mask for CMU_CALRDY */
AnnaBridge 156:ff21514d8981 1064 #define _CMU_IF_CALRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1065 #define CMU_IF_CALRDY_DEFAULT (_CMU_IF_CALRDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1066 #define CMU_IF_CALOF (0x1UL << 6) /**< Calibration Overflow Interrupt Flag */
AnnaBridge 156:ff21514d8981 1067 #define _CMU_IF_CALOF_SHIFT 6 /**< Shift value for CMU_CALOF */
AnnaBridge 156:ff21514d8981 1068 #define _CMU_IF_CALOF_MASK 0x40UL /**< Bit mask for CMU_CALOF */
AnnaBridge 156:ff21514d8981 1069 #define _CMU_IF_CALOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1070 #define CMU_IF_CALOF_DEFAULT (_CMU_IF_CALOF_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1071 #define CMU_IF_USBCHFCLKSEL (0x1UL << 7) /**< USBC HFCLK Selected Interrupt Flag */
AnnaBridge 156:ff21514d8981 1072 #define _CMU_IF_USBCHFCLKSEL_SHIFT 7 /**< Shift value for CMU_USBCHFCLKSEL */
AnnaBridge 156:ff21514d8981 1073 #define _CMU_IF_USBCHFCLKSEL_MASK 0x80UL /**< Bit mask for CMU_USBCHFCLKSEL */
AnnaBridge 156:ff21514d8981 1074 #define _CMU_IF_USBCHFCLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1075 #define CMU_IF_USBCHFCLKSEL_DEFAULT (_CMU_IF_USBCHFCLKSEL_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_IF */
AnnaBridge 156:ff21514d8981 1076
AnnaBridge 156:ff21514d8981 1077 /* Bit fields for CMU IFS */
AnnaBridge 156:ff21514d8981 1078 #define _CMU_IFS_RESETVALUE 0x00000000UL /**< Default value for CMU_IFS */
AnnaBridge 156:ff21514d8981 1079 #define _CMU_IFS_MASK 0x000000FFUL /**< Mask for CMU_IFS */
AnnaBridge 156:ff21514d8981 1080 #define CMU_IFS_HFRCORDY (0x1UL << 0) /**< HFRCO Ready Interrupt Flag Set */
AnnaBridge 156:ff21514d8981 1081 #define _CMU_IFS_HFRCORDY_SHIFT 0 /**< Shift value for CMU_HFRCORDY */
AnnaBridge 156:ff21514d8981 1082 #define _CMU_IFS_HFRCORDY_MASK 0x1UL /**< Bit mask for CMU_HFRCORDY */
AnnaBridge 156:ff21514d8981 1083 #define _CMU_IFS_HFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1084 #define CMU_IFS_HFRCORDY_DEFAULT (_CMU_IFS_HFRCORDY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1085 #define CMU_IFS_HFXORDY (0x1UL << 1) /**< HFXO Ready Interrupt Flag Set */
AnnaBridge 156:ff21514d8981 1086 #define _CMU_IFS_HFXORDY_SHIFT 1 /**< Shift value for CMU_HFXORDY */
AnnaBridge 156:ff21514d8981 1087 #define _CMU_IFS_HFXORDY_MASK 0x2UL /**< Bit mask for CMU_HFXORDY */
AnnaBridge 156:ff21514d8981 1088 #define _CMU_IFS_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1089 #define CMU_IFS_HFXORDY_DEFAULT (_CMU_IFS_HFXORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1090 #define CMU_IFS_LFRCORDY (0x1UL << 2) /**< LFRCO Ready Interrupt Flag Set */
AnnaBridge 156:ff21514d8981 1091 #define _CMU_IFS_LFRCORDY_SHIFT 2 /**< Shift value for CMU_LFRCORDY */
AnnaBridge 156:ff21514d8981 1092 #define _CMU_IFS_LFRCORDY_MASK 0x4UL /**< Bit mask for CMU_LFRCORDY */
AnnaBridge 156:ff21514d8981 1093 #define _CMU_IFS_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1094 #define CMU_IFS_LFRCORDY_DEFAULT (_CMU_IFS_LFRCORDY_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1095 #define CMU_IFS_LFXORDY (0x1UL << 3) /**< LFXO Ready Interrupt Flag Set */
AnnaBridge 156:ff21514d8981 1096 #define _CMU_IFS_LFXORDY_SHIFT 3 /**< Shift value for CMU_LFXORDY */
AnnaBridge 156:ff21514d8981 1097 #define _CMU_IFS_LFXORDY_MASK 0x8UL /**< Bit mask for CMU_LFXORDY */
AnnaBridge 156:ff21514d8981 1098 #define _CMU_IFS_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1099 #define CMU_IFS_LFXORDY_DEFAULT (_CMU_IFS_LFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1100 #define CMU_IFS_AUXHFRCORDY (0x1UL << 4) /**< AUXHFRCO Ready Interrupt Flag Set */
AnnaBridge 156:ff21514d8981 1101 #define _CMU_IFS_AUXHFRCORDY_SHIFT 4 /**< Shift value for CMU_AUXHFRCORDY */
AnnaBridge 156:ff21514d8981 1102 #define _CMU_IFS_AUXHFRCORDY_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCORDY */
AnnaBridge 156:ff21514d8981 1103 #define _CMU_IFS_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1104 #define CMU_IFS_AUXHFRCORDY_DEFAULT (_CMU_IFS_AUXHFRCORDY_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1105 #define CMU_IFS_CALRDY (0x1UL << 5) /**< Calibration Ready Interrupt Flag Set */
AnnaBridge 156:ff21514d8981 1106 #define _CMU_IFS_CALRDY_SHIFT 5 /**< Shift value for CMU_CALRDY */
AnnaBridge 156:ff21514d8981 1107 #define _CMU_IFS_CALRDY_MASK 0x20UL /**< Bit mask for CMU_CALRDY */
AnnaBridge 156:ff21514d8981 1108 #define _CMU_IFS_CALRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1109 #define CMU_IFS_CALRDY_DEFAULT (_CMU_IFS_CALRDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1110 #define CMU_IFS_CALOF (0x1UL << 6) /**< Calibration Overflow Interrupt Flag Set */
AnnaBridge 156:ff21514d8981 1111 #define _CMU_IFS_CALOF_SHIFT 6 /**< Shift value for CMU_CALOF */
AnnaBridge 156:ff21514d8981 1112 #define _CMU_IFS_CALOF_MASK 0x40UL /**< Bit mask for CMU_CALOF */
AnnaBridge 156:ff21514d8981 1113 #define _CMU_IFS_CALOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1114 #define CMU_IFS_CALOF_DEFAULT (_CMU_IFS_CALOF_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1115 #define CMU_IFS_USBCHFCLKSEL (0x1UL << 7) /**< USBC HFCLK Selected Interrupt Flag Set */
AnnaBridge 156:ff21514d8981 1116 #define _CMU_IFS_USBCHFCLKSEL_SHIFT 7 /**< Shift value for CMU_USBCHFCLKSEL */
AnnaBridge 156:ff21514d8981 1117 #define _CMU_IFS_USBCHFCLKSEL_MASK 0x80UL /**< Bit mask for CMU_USBCHFCLKSEL */
AnnaBridge 156:ff21514d8981 1118 #define _CMU_IFS_USBCHFCLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1119 #define CMU_IFS_USBCHFCLKSEL_DEFAULT (_CMU_IFS_USBCHFCLKSEL_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_IFS */
AnnaBridge 156:ff21514d8981 1120
AnnaBridge 156:ff21514d8981 1121 /* Bit fields for CMU IFC */
AnnaBridge 156:ff21514d8981 1122 #define _CMU_IFC_RESETVALUE 0x00000000UL /**< Default value for CMU_IFC */
AnnaBridge 156:ff21514d8981 1123 #define _CMU_IFC_MASK 0x000000FFUL /**< Mask for CMU_IFC */
AnnaBridge 156:ff21514d8981 1124 #define CMU_IFC_HFRCORDY (0x1UL << 0) /**< HFRCO Ready Interrupt Flag Clear */
AnnaBridge 156:ff21514d8981 1125 #define _CMU_IFC_HFRCORDY_SHIFT 0 /**< Shift value for CMU_HFRCORDY */
AnnaBridge 156:ff21514d8981 1126 #define _CMU_IFC_HFRCORDY_MASK 0x1UL /**< Bit mask for CMU_HFRCORDY */
AnnaBridge 156:ff21514d8981 1127 #define _CMU_IFC_HFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1128 #define CMU_IFC_HFRCORDY_DEFAULT (_CMU_IFC_HFRCORDY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1129 #define CMU_IFC_HFXORDY (0x1UL << 1) /**< HFXO Ready Interrupt Flag Clear */
AnnaBridge 156:ff21514d8981 1130 #define _CMU_IFC_HFXORDY_SHIFT 1 /**< Shift value for CMU_HFXORDY */
AnnaBridge 156:ff21514d8981 1131 #define _CMU_IFC_HFXORDY_MASK 0x2UL /**< Bit mask for CMU_HFXORDY */
AnnaBridge 156:ff21514d8981 1132 #define _CMU_IFC_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1133 #define CMU_IFC_HFXORDY_DEFAULT (_CMU_IFC_HFXORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1134 #define CMU_IFC_LFRCORDY (0x1UL << 2) /**< LFRCO Ready Interrupt Flag Clear */
AnnaBridge 156:ff21514d8981 1135 #define _CMU_IFC_LFRCORDY_SHIFT 2 /**< Shift value for CMU_LFRCORDY */
AnnaBridge 156:ff21514d8981 1136 #define _CMU_IFC_LFRCORDY_MASK 0x4UL /**< Bit mask for CMU_LFRCORDY */
AnnaBridge 156:ff21514d8981 1137 #define _CMU_IFC_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1138 #define CMU_IFC_LFRCORDY_DEFAULT (_CMU_IFC_LFRCORDY_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1139 #define CMU_IFC_LFXORDY (0x1UL << 3) /**< LFXO Ready Interrupt Flag Clear */
AnnaBridge 156:ff21514d8981 1140 #define _CMU_IFC_LFXORDY_SHIFT 3 /**< Shift value for CMU_LFXORDY */
AnnaBridge 156:ff21514d8981 1141 #define _CMU_IFC_LFXORDY_MASK 0x8UL /**< Bit mask for CMU_LFXORDY */
AnnaBridge 156:ff21514d8981 1142 #define _CMU_IFC_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1143 #define CMU_IFC_LFXORDY_DEFAULT (_CMU_IFC_LFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1144 #define CMU_IFC_AUXHFRCORDY (0x1UL << 4) /**< AUXHFRCO Ready Interrupt Flag Clear */
AnnaBridge 156:ff21514d8981 1145 #define _CMU_IFC_AUXHFRCORDY_SHIFT 4 /**< Shift value for CMU_AUXHFRCORDY */
AnnaBridge 156:ff21514d8981 1146 #define _CMU_IFC_AUXHFRCORDY_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCORDY */
AnnaBridge 156:ff21514d8981 1147 #define _CMU_IFC_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1148 #define CMU_IFC_AUXHFRCORDY_DEFAULT (_CMU_IFC_AUXHFRCORDY_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1149 #define CMU_IFC_CALRDY (0x1UL << 5) /**< Calibration Ready Interrupt Flag Clear */
AnnaBridge 156:ff21514d8981 1150 #define _CMU_IFC_CALRDY_SHIFT 5 /**< Shift value for CMU_CALRDY */
AnnaBridge 156:ff21514d8981 1151 #define _CMU_IFC_CALRDY_MASK 0x20UL /**< Bit mask for CMU_CALRDY */
AnnaBridge 156:ff21514d8981 1152 #define _CMU_IFC_CALRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1153 #define CMU_IFC_CALRDY_DEFAULT (_CMU_IFC_CALRDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1154 #define CMU_IFC_CALOF (0x1UL << 6) /**< Calibration Overflow Interrupt Flag Clear */
AnnaBridge 156:ff21514d8981 1155 #define _CMU_IFC_CALOF_SHIFT 6 /**< Shift value for CMU_CALOF */
AnnaBridge 156:ff21514d8981 1156 #define _CMU_IFC_CALOF_MASK 0x40UL /**< Bit mask for CMU_CALOF */
AnnaBridge 156:ff21514d8981 1157 #define _CMU_IFC_CALOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1158 #define CMU_IFC_CALOF_DEFAULT (_CMU_IFC_CALOF_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1159 #define CMU_IFC_USBCHFCLKSEL (0x1UL << 7) /**< USBC HFCLK Selected Interrupt Flag Clear */
AnnaBridge 156:ff21514d8981 1160 #define _CMU_IFC_USBCHFCLKSEL_SHIFT 7 /**< Shift value for CMU_USBCHFCLKSEL */
AnnaBridge 156:ff21514d8981 1161 #define _CMU_IFC_USBCHFCLKSEL_MASK 0x80UL /**< Bit mask for CMU_USBCHFCLKSEL */
AnnaBridge 156:ff21514d8981 1162 #define _CMU_IFC_USBCHFCLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1163 #define CMU_IFC_USBCHFCLKSEL_DEFAULT (_CMU_IFC_USBCHFCLKSEL_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_IFC */
AnnaBridge 156:ff21514d8981 1164
AnnaBridge 156:ff21514d8981 1165 /* Bit fields for CMU IEN */
AnnaBridge 156:ff21514d8981 1166 #define _CMU_IEN_RESETVALUE 0x00000000UL /**< Default value for CMU_IEN */
AnnaBridge 156:ff21514d8981 1167 #define _CMU_IEN_MASK 0x000000FFUL /**< Mask for CMU_IEN */
AnnaBridge 156:ff21514d8981 1168 #define CMU_IEN_HFRCORDY (0x1UL << 0) /**< HFRCO Ready Interrupt Enable */
AnnaBridge 156:ff21514d8981 1169 #define _CMU_IEN_HFRCORDY_SHIFT 0 /**< Shift value for CMU_HFRCORDY */
AnnaBridge 156:ff21514d8981 1170 #define _CMU_IEN_HFRCORDY_MASK 0x1UL /**< Bit mask for CMU_HFRCORDY */
AnnaBridge 156:ff21514d8981 1171 #define _CMU_IEN_HFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1172 #define CMU_IEN_HFRCORDY_DEFAULT (_CMU_IEN_HFRCORDY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1173 #define CMU_IEN_HFXORDY (0x1UL << 1) /**< HFXO Ready Interrupt Enable */
AnnaBridge 156:ff21514d8981 1174 #define _CMU_IEN_HFXORDY_SHIFT 1 /**< Shift value for CMU_HFXORDY */
AnnaBridge 156:ff21514d8981 1175 #define _CMU_IEN_HFXORDY_MASK 0x2UL /**< Bit mask for CMU_HFXORDY */
AnnaBridge 156:ff21514d8981 1176 #define _CMU_IEN_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1177 #define CMU_IEN_HFXORDY_DEFAULT (_CMU_IEN_HFXORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1178 #define CMU_IEN_LFRCORDY (0x1UL << 2) /**< LFRCO Ready Interrupt Enable */
AnnaBridge 156:ff21514d8981 1179 #define _CMU_IEN_LFRCORDY_SHIFT 2 /**< Shift value for CMU_LFRCORDY */
AnnaBridge 156:ff21514d8981 1180 #define _CMU_IEN_LFRCORDY_MASK 0x4UL /**< Bit mask for CMU_LFRCORDY */
AnnaBridge 156:ff21514d8981 1181 #define _CMU_IEN_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1182 #define CMU_IEN_LFRCORDY_DEFAULT (_CMU_IEN_LFRCORDY_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1183 #define CMU_IEN_LFXORDY (0x1UL << 3) /**< LFXO Ready Interrupt Enable */
AnnaBridge 156:ff21514d8981 1184 #define _CMU_IEN_LFXORDY_SHIFT 3 /**< Shift value for CMU_LFXORDY */
AnnaBridge 156:ff21514d8981 1185 #define _CMU_IEN_LFXORDY_MASK 0x8UL /**< Bit mask for CMU_LFXORDY */
AnnaBridge 156:ff21514d8981 1186 #define _CMU_IEN_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1187 #define CMU_IEN_LFXORDY_DEFAULT (_CMU_IEN_LFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1188 #define CMU_IEN_AUXHFRCORDY (0x1UL << 4) /**< AUXHFRCO Ready Interrupt Enable */
AnnaBridge 156:ff21514d8981 1189 #define _CMU_IEN_AUXHFRCORDY_SHIFT 4 /**< Shift value for CMU_AUXHFRCORDY */
AnnaBridge 156:ff21514d8981 1190 #define _CMU_IEN_AUXHFRCORDY_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCORDY */
AnnaBridge 156:ff21514d8981 1191 #define _CMU_IEN_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1192 #define CMU_IEN_AUXHFRCORDY_DEFAULT (_CMU_IEN_AUXHFRCORDY_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1193 #define CMU_IEN_CALRDY (0x1UL << 5) /**< Calibration Ready Interrupt Enable */
AnnaBridge 156:ff21514d8981 1194 #define _CMU_IEN_CALRDY_SHIFT 5 /**< Shift value for CMU_CALRDY */
AnnaBridge 156:ff21514d8981 1195 #define _CMU_IEN_CALRDY_MASK 0x20UL /**< Bit mask for CMU_CALRDY */
AnnaBridge 156:ff21514d8981 1196 #define _CMU_IEN_CALRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1197 #define CMU_IEN_CALRDY_DEFAULT (_CMU_IEN_CALRDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1198 #define CMU_IEN_CALOF (0x1UL << 6) /**< Calibration Overflow Interrupt Enable */
AnnaBridge 156:ff21514d8981 1199 #define _CMU_IEN_CALOF_SHIFT 6 /**< Shift value for CMU_CALOF */
AnnaBridge 156:ff21514d8981 1200 #define _CMU_IEN_CALOF_MASK 0x40UL /**< Bit mask for CMU_CALOF */
AnnaBridge 156:ff21514d8981 1201 #define _CMU_IEN_CALOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1202 #define CMU_IEN_CALOF_DEFAULT (_CMU_IEN_CALOF_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1203 #define CMU_IEN_USBCHFCLKSEL (0x1UL << 7) /**< USBC HFCLK Selected Interrupt Enable */
AnnaBridge 156:ff21514d8981 1204 #define _CMU_IEN_USBCHFCLKSEL_SHIFT 7 /**< Shift value for CMU_USBCHFCLKSEL */
AnnaBridge 156:ff21514d8981 1205 #define _CMU_IEN_USBCHFCLKSEL_MASK 0x80UL /**< Bit mask for CMU_USBCHFCLKSEL */
AnnaBridge 156:ff21514d8981 1206 #define _CMU_IEN_USBCHFCLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1207 #define CMU_IEN_USBCHFCLKSEL_DEFAULT (_CMU_IEN_USBCHFCLKSEL_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_IEN */
AnnaBridge 156:ff21514d8981 1208
AnnaBridge 156:ff21514d8981 1209 /* Bit fields for CMU HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1210 #define _CMU_HFCORECLKEN0_RESETVALUE 0x00000000UL /**< Default value for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1211 #define _CMU_HFCORECLKEN0_MASK 0x0000003FUL /**< Mask for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1212 #define CMU_HFCORECLKEN0_DMA (0x1UL << 0) /**< Direct Memory Access Controller Clock Enable */
AnnaBridge 156:ff21514d8981 1213 #define _CMU_HFCORECLKEN0_DMA_SHIFT 0 /**< Shift value for CMU_DMA */
AnnaBridge 156:ff21514d8981 1214 #define _CMU_HFCORECLKEN0_DMA_MASK 0x1UL /**< Bit mask for CMU_DMA */
AnnaBridge 156:ff21514d8981 1215 #define _CMU_HFCORECLKEN0_DMA_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1216 #define CMU_HFCORECLKEN0_DMA_DEFAULT (_CMU_HFCORECLKEN0_DMA_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1217 #define CMU_HFCORECLKEN0_AES (0x1UL << 1) /**< Advanced Encryption Standard Accelerator Clock Enable */
AnnaBridge 156:ff21514d8981 1218 #define _CMU_HFCORECLKEN0_AES_SHIFT 1 /**< Shift value for CMU_AES */
AnnaBridge 156:ff21514d8981 1219 #define _CMU_HFCORECLKEN0_AES_MASK 0x2UL /**< Bit mask for CMU_AES */
AnnaBridge 156:ff21514d8981 1220 #define _CMU_HFCORECLKEN0_AES_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1221 #define CMU_HFCORECLKEN0_AES_DEFAULT (_CMU_HFCORECLKEN0_AES_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1222 #define CMU_HFCORECLKEN0_USBC (0x1UL << 2) /**< Universal Serial Bus Interface Core Clock Enable */
AnnaBridge 156:ff21514d8981 1223 #define _CMU_HFCORECLKEN0_USBC_SHIFT 2 /**< Shift value for CMU_USBC */
AnnaBridge 156:ff21514d8981 1224 #define _CMU_HFCORECLKEN0_USBC_MASK 0x4UL /**< Bit mask for CMU_USBC */
AnnaBridge 156:ff21514d8981 1225 #define _CMU_HFCORECLKEN0_USBC_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1226 #define CMU_HFCORECLKEN0_USBC_DEFAULT (_CMU_HFCORECLKEN0_USBC_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1227 #define CMU_HFCORECLKEN0_USB (0x1UL << 3) /**< Universal Serial Bus Interface Clock Enable */
AnnaBridge 156:ff21514d8981 1228 #define _CMU_HFCORECLKEN0_USB_SHIFT 3 /**< Shift value for CMU_USB */
AnnaBridge 156:ff21514d8981 1229 #define _CMU_HFCORECLKEN0_USB_MASK 0x8UL /**< Bit mask for CMU_USB */
AnnaBridge 156:ff21514d8981 1230 #define _CMU_HFCORECLKEN0_USB_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1231 #define CMU_HFCORECLKEN0_USB_DEFAULT (_CMU_HFCORECLKEN0_USB_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1232 #define CMU_HFCORECLKEN0_LE (0x1UL << 4) /**< Low Energy Peripheral Interface Clock Enable */
AnnaBridge 156:ff21514d8981 1233 #define _CMU_HFCORECLKEN0_LE_SHIFT 4 /**< Shift value for CMU_LE */
AnnaBridge 156:ff21514d8981 1234 #define _CMU_HFCORECLKEN0_LE_MASK 0x10UL /**< Bit mask for CMU_LE */
AnnaBridge 156:ff21514d8981 1235 #define _CMU_HFCORECLKEN0_LE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1236 #define CMU_HFCORECLKEN0_LE_DEFAULT (_CMU_HFCORECLKEN0_LE_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1237 #define CMU_HFCORECLKEN0_EBI (0x1UL << 5) /**< External Bus Interface Clock Enable */
AnnaBridge 156:ff21514d8981 1238 #define _CMU_HFCORECLKEN0_EBI_SHIFT 5 /**< Shift value for CMU_EBI */
AnnaBridge 156:ff21514d8981 1239 #define _CMU_HFCORECLKEN0_EBI_MASK 0x20UL /**< Bit mask for CMU_EBI */
AnnaBridge 156:ff21514d8981 1240 #define _CMU_HFCORECLKEN0_EBI_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1241 #define CMU_HFCORECLKEN0_EBI_DEFAULT (_CMU_HFCORECLKEN0_EBI_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_HFCORECLKEN0 */
AnnaBridge 156:ff21514d8981 1242
AnnaBridge 156:ff21514d8981 1243 /* Bit fields for CMU HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1244 #define _CMU_HFPERCLKEN0_RESETVALUE 0x00000000UL /**< Default value for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1245 #define _CMU_HFPERCLKEN0_MASK 0x0003FFFFUL /**< Mask for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1246 #define CMU_HFPERCLKEN0_USART0 (0x1UL << 0) /**< Universal Synchronous/Asynchronous Receiver/Transmitter 0 Clock Enable */
AnnaBridge 156:ff21514d8981 1247 #define _CMU_HFPERCLKEN0_USART0_SHIFT 0 /**< Shift value for CMU_USART0 */
AnnaBridge 156:ff21514d8981 1248 #define _CMU_HFPERCLKEN0_USART0_MASK 0x1UL /**< Bit mask for CMU_USART0 */
AnnaBridge 156:ff21514d8981 1249 #define _CMU_HFPERCLKEN0_USART0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1250 #define CMU_HFPERCLKEN0_USART0_DEFAULT (_CMU_HFPERCLKEN0_USART0_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1251 #define CMU_HFPERCLKEN0_USART1 (0x1UL << 1) /**< Universal Synchronous/Asynchronous Receiver/Transmitter 1 Clock Enable */
AnnaBridge 156:ff21514d8981 1252 #define _CMU_HFPERCLKEN0_USART1_SHIFT 1 /**< Shift value for CMU_USART1 */
AnnaBridge 156:ff21514d8981 1253 #define _CMU_HFPERCLKEN0_USART1_MASK 0x2UL /**< Bit mask for CMU_USART1 */
AnnaBridge 156:ff21514d8981 1254 #define _CMU_HFPERCLKEN0_USART1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1255 #define CMU_HFPERCLKEN0_USART1_DEFAULT (_CMU_HFPERCLKEN0_USART1_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1256 #define CMU_HFPERCLKEN0_USART2 (0x1UL << 2) /**< Universal Synchronous/Asynchronous Receiver/Transmitter 2 Clock Enable */
AnnaBridge 156:ff21514d8981 1257 #define _CMU_HFPERCLKEN0_USART2_SHIFT 2 /**< Shift value for CMU_USART2 */
AnnaBridge 156:ff21514d8981 1258 #define _CMU_HFPERCLKEN0_USART2_MASK 0x4UL /**< Bit mask for CMU_USART2 */
AnnaBridge 156:ff21514d8981 1259 #define _CMU_HFPERCLKEN0_USART2_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1260 #define CMU_HFPERCLKEN0_USART2_DEFAULT (_CMU_HFPERCLKEN0_USART2_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1261 #define CMU_HFPERCLKEN0_UART0 (0x1UL << 3) /**< Universal Asynchronous Receiver/Transmitter 0 Clock Enable */
AnnaBridge 156:ff21514d8981 1262 #define _CMU_HFPERCLKEN0_UART0_SHIFT 3 /**< Shift value for CMU_UART0 */
AnnaBridge 156:ff21514d8981 1263 #define _CMU_HFPERCLKEN0_UART0_MASK 0x8UL /**< Bit mask for CMU_UART0 */
AnnaBridge 156:ff21514d8981 1264 #define _CMU_HFPERCLKEN0_UART0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1265 #define CMU_HFPERCLKEN0_UART0_DEFAULT (_CMU_HFPERCLKEN0_UART0_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1266 #define CMU_HFPERCLKEN0_UART1 (0x1UL << 4) /**< Universal Asynchronous Receiver/Transmitter 1 Clock Enable */
AnnaBridge 156:ff21514d8981 1267 #define _CMU_HFPERCLKEN0_UART1_SHIFT 4 /**< Shift value for CMU_UART1 */
AnnaBridge 156:ff21514d8981 1268 #define _CMU_HFPERCLKEN0_UART1_MASK 0x10UL /**< Bit mask for CMU_UART1 */
AnnaBridge 156:ff21514d8981 1269 #define _CMU_HFPERCLKEN0_UART1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1270 #define CMU_HFPERCLKEN0_UART1_DEFAULT (_CMU_HFPERCLKEN0_UART1_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1271 #define CMU_HFPERCLKEN0_TIMER0 (0x1UL << 5) /**< Timer 0 Clock Enable */
AnnaBridge 156:ff21514d8981 1272 #define _CMU_HFPERCLKEN0_TIMER0_SHIFT 5 /**< Shift value for CMU_TIMER0 */
AnnaBridge 156:ff21514d8981 1273 #define _CMU_HFPERCLKEN0_TIMER0_MASK 0x20UL /**< Bit mask for CMU_TIMER0 */
AnnaBridge 156:ff21514d8981 1274 #define _CMU_HFPERCLKEN0_TIMER0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1275 #define CMU_HFPERCLKEN0_TIMER0_DEFAULT (_CMU_HFPERCLKEN0_TIMER0_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1276 #define CMU_HFPERCLKEN0_TIMER1 (0x1UL << 6) /**< Timer 1 Clock Enable */
AnnaBridge 156:ff21514d8981 1277 #define _CMU_HFPERCLKEN0_TIMER1_SHIFT 6 /**< Shift value for CMU_TIMER1 */
AnnaBridge 156:ff21514d8981 1278 #define _CMU_HFPERCLKEN0_TIMER1_MASK 0x40UL /**< Bit mask for CMU_TIMER1 */
AnnaBridge 156:ff21514d8981 1279 #define _CMU_HFPERCLKEN0_TIMER1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1280 #define CMU_HFPERCLKEN0_TIMER1_DEFAULT (_CMU_HFPERCLKEN0_TIMER1_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1281 #define CMU_HFPERCLKEN0_TIMER2 (0x1UL << 7) /**< Timer 2 Clock Enable */
AnnaBridge 156:ff21514d8981 1282 #define _CMU_HFPERCLKEN0_TIMER2_SHIFT 7 /**< Shift value for CMU_TIMER2 */
AnnaBridge 156:ff21514d8981 1283 #define _CMU_HFPERCLKEN0_TIMER2_MASK 0x80UL /**< Bit mask for CMU_TIMER2 */
AnnaBridge 156:ff21514d8981 1284 #define _CMU_HFPERCLKEN0_TIMER2_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1285 #define CMU_HFPERCLKEN0_TIMER2_DEFAULT (_CMU_HFPERCLKEN0_TIMER2_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1286 #define CMU_HFPERCLKEN0_TIMER3 (0x1UL << 8) /**< Timer 3 Clock Enable */
AnnaBridge 156:ff21514d8981 1287 #define _CMU_HFPERCLKEN0_TIMER3_SHIFT 8 /**< Shift value for CMU_TIMER3 */
AnnaBridge 156:ff21514d8981 1288 #define _CMU_HFPERCLKEN0_TIMER3_MASK 0x100UL /**< Bit mask for CMU_TIMER3 */
AnnaBridge 156:ff21514d8981 1289 #define _CMU_HFPERCLKEN0_TIMER3_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1290 #define CMU_HFPERCLKEN0_TIMER3_DEFAULT (_CMU_HFPERCLKEN0_TIMER3_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1291 #define CMU_HFPERCLKEN0_ACMP0 (0x1UL << 9) /**< Analog Comparator 0 Clock Enable */
AnnaBridge 156:ff21514d8981 1292 #define _CMU_HFPERCLKEN0_ACMP0_SHIFT 9 /**< Shift value for CMU_ACMP0 */
AnnaBridge 156:ff21514d8981 1293 #define _CMU_HFPERCLKEN0_ACMP0_MASK 0x200UL /**< Bit mask for CMU_ACMP0 */
AnnaBridge 156:ff21514d8981 1294 #define _CMU_HFPERCLKEN0_ACMP0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1295 #define CMU_HFPERCLKEN0_ACMP0_DEFAULT (_CMU_HFPERCLKEN0_ACMP0_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1296 #define CMU_HFPERCLKEN0_ACMP1 (0x1UL << 10) /**< Analog Comparator 1 Clock Enable */
AnnaBridge 156:ff21514d8981 1297 #define _CMU_HFPERCLKEN0_ACMP1_SHIFT 10 /**< Shift value for CMU_ACMP1 */
AnnaBridge 156:ff21514d8981 1298 #define _CMU_HFPERCLKEN0_ACMP1_MASK 0x400UL /**< Bit mask for CMU_ACMP1 */
AnnaBridge 156:ff21514d8981 1299 #define _CMU_HFPERCLKEN0_ACMP1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1300 #define CMU_HFPERCLKEN0_ACMP1_DEFAULT (_CMU_HFPERCLKEN0_ACMP1_DEFAULT << 10) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1301 #define CMU_HFPERCLKEN0_I2C0 (0x1UL << 11) /**< I2C 0 Clock Enable */
AnnaBridge 156:ff21514d8981 1302 #define _CMU_HFPERCLKEN0_I2C0_SHIFT 11 /**< Shift value for CMU_I2C0 */
AnnaBridge 156:ff21514d8981 1303 #define _CMU_HFPERCLKEN0_I2C0_MASK 0x800UL /**< Bit mask for CMU_I2C0 */
AnnaBridge 156:ff21514d8981 1304 #define _CMU_HFPERCLKEN0_I2C0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1305 #define CMU_HFPERCLKEN0_I2C0_DEFAULT (_CMU_HFPERCLKEN0_I2C0_DEFAULT << 11) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1306 #define CMU_HFPERCLKEN0_I2C1 (0x1UL << 12) /**< I2C 1 Clock Enable */
AnnaBridge 156:ff21514d8981 1307 #define _CMU_HFPERCLKEN0_I2C1_SHIFT 12 /**< Shift value for CMU_I2C1 */
AnnaBridge 156:ff21514d8981 1308 #define _CMU_HFPERCLKEN0_I2C1_MASK 0x1000UL /**< Bit mask for CMU_I2C1 */
AnnaBridge 156:ff21514d8981 1309 #define _CMU_HFPERCLKEN0_I2C1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1310 #define CMU_HFPERCLKEN0_I2C1_DEFAULT (_CMU_HFPERCLKEN0_I2C1_DEFAULT << 12) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1311 #define CMU_HFPERCLKEN0_GPIO (0x1UL << 13) /**< General purpose Input/Output Clock Enable */
AnnaBridge 156:ff21514d8981 1312 #define _CMU_HFPERCLKEN0_GPIO_SHIFT 13 /**< Shift value for CMU_GPIO */
AnnaBridge 156:ff21514d8981 1313 #define _CMU_HFPERCLKEN0_GPIO_MASK 0x2000UL /**< Bit mask for CMU_GPIO */
AnnaBridge 156:ff21514d8981 1314 #define _CMU_HFPERCLKEN0_GPIO_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1315 #define CMU_HFPERCLKEN0_GPIO_DEFAULT (_CMU_HFPERCLKEN0_GPIO_DEFAULT << 13) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1316 #define CMU_HFPERCLKEN0_VCMP (0x1UL << 14) /**< Voltage Comparator Clock Enable */
AnnaBridge 156:ff21514d8981 1317 #define _CMU_HFPERCLKEN0_VCMP_SHIFT 14 /**< Shift value for CMU_VCMP */
AnnaBridge 156:ff21514d8981 1318 #define _CMU_HFPERCLKEN0_VCMP_MASK 0x4000UL /**< Bit mask for CMU_VCMP */
AnnaBridge 156:ff21514d8981 1319 #define _CMU_HFPERCLKEN0_VCMP_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1320 #define CMU_HFPERCLKEN0_VCMP_DEFAULT (_CMU_HFPERCLKEN0_VCMP_DEFAULT << 14) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1321 #define CMU_HFPERCLKEN0_PRS (0x1UL << 15) /**< Peripheral Reflex System Clock Enable */
AnnaBridge 156:ff21514d8981 1322 #define _CMU_HFPERCLKEN0_PRS_SHIFT 15 /**< Shift value for CMU_PRS */
AnnaBridge 156:ff21514d8981 1323 #define _CMU_HFPERCLKEN0_PRS_MASK 0x8000UL /**< Bit mask for CMU_PRS */
AnnaBridge 156:ff21514d8981 1324 #define _CMU_HFPERCLKEN0_PRS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1325 #define CMU_HFPERCLKEN0_PRS_DEFAULT (_CMU_HFPERCLKEN0_PRS_DEFAULT << 15) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1326 #define CMU_HFPERCLKEN0_ADC0 (0x1UL << 16) /**< Analog to Digital Converter 0 Clock Enable */
AnnaBridge 156:ff21514d8981 1327 #define _CMU_HFPERCLKEN0_ADC0_SHIFT 16 /**< Shift value for CMU_ADC0 */
AnnaBridge 156:ff21514d8981 1328 #define _CMU_HFPERCLKEN0_ADC0_MASK 0x10000UL /**< Bit mask for CMU_ADC0 */
AnnaBridge 156:ff21514d8981 1329 #define _CMU_HFPERCLKEN0_ADC0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1330 #define CMU_HFPERCLKEN0_ADC0_DEFAULT (_CMU_HFPERCLKEN0_ADC0_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1331 #define CMU_HFPERCLKEN0_DAC0 (0x1UL << 17) /**< Digital to Analog Converter 0 Clock Enable */
AnnaBridge 156:ff21514d8981 1332 #define _CMU_HFPERCLKEN0_DAC0_SHIFT 17 /**< Shift value for CMU_DAC0 */
AnnaBridge 156:ff21514d8981 1333 #define _CMU_HFPERCLKEN0_DAC0_MASK 0x20000UL /**< Bit mask for CMU_DAC0 */
AnnaBridge 156:ff21514d8981 1334 #define _CMU_HFPERCLKEN0_DAC0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1335 #define CMU_HFPERCLKEN0_DAC0_DEFAULT (_CMU_HFPERCLKEN0_DAC0_DEFAULT << 17) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
AnnaBridge 156:ff21514d8981 1336
AnnaBridge 156:ff21514d8981 1337 /* Bit fields for CMU SYNCBUSY */
AnnaBridge 156:ff21514d8981 1338 #define _CMU_SYNCBUSY_RESETVALUE 0x00000000UL /**< Default value for CMU_SYNCBUSY */
AnnaBridge 156:ff21514d8981 1339 #define _CMU_SYNCBUSY_MASK 0x00000055UL /**< Mask for CMU_SYNCBUSY */
AnnaBridge 156:ff21514d8981 1340 #define CMU_SYNCBUSY_LFACLKEN0 (0x1UL << 0) /**< Low Frequency A Clock Enable 0 Busy */
AnnaBridge 156:ff21514d8981 1341 #define _CMU_SYNCBUSY_LFACLKEN0_SHIFT 0 /**< Shift value for CMU_LFACLKEN0 */
AnnaBridge 156:ff21514d8981 1342 #define _CMU_SYNCBUSY_LFACLKEN0_MASK 0x1UL /**< Bit mask for CMU_LFACLKEN0 */
AnnaBridge 156:ff21514d8981 1343 #define _CMU_SYNCBUSY_LFACLKEN0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */
AnnaBridge 156:ff21514d8981 1344 #define CMU_SYNCBUSY_LFACLKEN0_DEFAULT (_CMU_SYNCBUSY_LFACLKEN0_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */
AnnaBridge 156:ff21514d8981 1345 #define CMU_SYNCBUSY_LFAPRESC0 (0x1UL << 2) /**< Low Frequency A Prescaler 0 Busy */
AnnaBridge 156:ff21514d8981 1346 #define _CMU_SYNCBUSY_LFAPRESC0_SHIFT 2 /**< Shift value for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1347 #define _CMU_SYNCBUSY_LFAPRESC0_MASK 0x4UL /**< Bit mask for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1348 #define _CMU_SYNCBUSY_LFAPRESC0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */
AnnaBridge 156:ff21514d8981 1349 #define CMU_SYNCBUSY_LFAPRESC0_DEFAULT (_CMU_SYNCBUSY_LFAPRESC0_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */
AnnaBridge 156:ff21514d8981 1350 #define CMU_SYNCBUSY_LFBCLKEN0 (0x1UL << 4) /**< Low Frequency B Clock Enable 0 Busy */
AnnaBridge 156:ff21514d8981 1351 #define _CMU_SYNCBUSY_LFBCLKEN0_SHIFT 4 /**< Shift value for CMU_LFBCLKEN0 */
AnnaBridge 156:ff21514d8981 1352 #define _CMU_SYNCBUSY_LFBCLKEN0_MASK 0x10UL /**< Bit mask for CMU_LFBCLKEN0 */
AnnaBridge 156:ff21514d8981 1353 #define _CMU_SYNCBUSY_LFBCLKEN0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */
AnnaBridge 156:ff21514d8981 1354 #define CMU_SYNCBUSY_LFBCLKEN0_DEFAULT (_CMU_SYNCBUSY_LFBCLKEN0_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */
AnnaBridge 156:ff21514d8981 1355 #define CMU_SYNCBUSY_LFBPRESC0 (0x1UL << 6) /**< Low Frequency B Prescaler 0 Busy */
AnnaBridge 156:ff21514d8981 1356 #define _CMU_SYNCBUSY_LFBPRESC0_SHIFT 6 /**< Shift value for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1357 #define _CMU_SYNCBUSY_LFBPRESC0_MASK 0x40UL /**< Bit mask for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1358 #define _CMU_SYNCBUSY_LFBPRESC0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */
AnnaBridge 156:ff21514d8981 1359 #define CMU_SYNCBUSY_LFBPRESC0_DEFAULT (_CMU_SYNCBUSY_LFBPRESC0_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */
AnnaBridge 156:ff21514d8981 1360
AnnaBridge 156:ff21514d8981 1361 /* Bit fields for CMU FREEZE */
AnnaBridge 156:ff21514d8981 1362 #define _CMU_FREEZE_RESETVALUE 0x00000000UL /**< Default value for CMU_FREEZE */
AnnaBridge 156:ff21514d8981 1363 #define _CMU_FREEZE_MASK 0x00000001UL /**< Mask for CMU_FREEZE */
AnnaBridge 156:ff21514d8981 1364 #define CMU_FREEZE_REGFREEZE (0x1UL << 0) /**< Register Update Freeze */
AnnaBridge 156:ff21514d8981 1365 #define _CMU_FREEZE_REGFREEZE_SHIFT 0 /**< Shift value for CMU_REGFREEZE */
AnnaBridge 156:ff21514d8981 1366 #define _CMU_FREEZE_REGFREEZE_MASK 0x1UL /**< Bit mask for CMU_REGFREEZE */
AnnaBridge 156:ff21514d8981 1367 #define _CMU_FREEZE_REGFREEZE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_FREEZE */
AnnaBridge 156:ff21514d8981 1368 #define _CMU_FREEZE_REGFREEZE_UPDATE 0x00000000UL /**< Mode UPDATE for CMU_FREEZE */
AnnaBridge 156:ff21514d8981 1369 #define _CMU_FREEZE_REGFREEZE_FREEZE 0x00000001UL /**< Mode FREEZE for CMU_FREEZE */
AnnaBridge 156:ff21514d8981 1370 #define CMU_FREEZE_REGFREEZE_DEFAULT (_CMU_FREEZE_REGFREEZE_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_FREEZE */
AnnaBridge 156:ff21514d8981 1371 #define CMU_FREEZE_REGFREEZE_UPDATE (_CMU_FREEZE_REGFREEZE_UPDATE << 0) /**< Shifted mode UPDATE for CMU_FREEZE */
AnnaBridge 156:ff21514d8981 1372 #define CMU_FREEZE_REGFREEZE_FREEZE (_CMU_FREEZE_REGFREEZE_FREEZE << 0) /**< Shifted mode FREEZE for CMU_FREEZE */
AnnaBridge 156:ff21514d8981 1373
AnnaBridge 156:ff21514d8981 1374 /* Bit fields for CMU LFACLKEN0 */
AnnaBridge 156:ff21514d8981 1375 #define _CMU_LFACLKEN0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFACLKEN0 */
AnnaBridge 156:ff21514d8981 1376 #define _CMU_LFACLKEN0_MASK 0x00000007UL /**< Mask for CMU_LFACLKEN0 */
AnnaBridge 156:ff21514d8981 1377 #define CMU_LFACLKEN0_LESENSE (0x1UL << 0) /**< Low Energy Sensor Interface Clock Enable */
AnnaBridge 156:ff21514d8981 1378 #define _CMU_LFACLKEN0_LESENSE_SHIFT 0 /**< Shift value for CMU_LESENSE */
AnnaBridge 156:ff21514d8981 1379 #define _CMU_LFACLKEN0_LESENSE_MASK 0x1UL /**< Bit mask for CMU_LESENSE */
AnnaBridge 156:ff21514d8981 1380 #define _CMU_LFACLKEN0_LESENSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFACLKEN0 */
AnnaBridge 156:ff21514d8981 1381 #define CMU_LFACLKEN0_LESENSE_DEFAULT (_CMU_LFACLKEN0_LESENSE_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFACLKEN0 */
AnnaBridge 156:ff21514d8981 1382 #define CMU_LFACLKEN0_RTC (0x1UL << 1) /**< Real-Time Counter Clock Enable */
AnnaBridge 156:ff21514d8981 1383 #define _CMU_LFACLKEN0_RTC_SHIFT 1 /**< Shift value for CMU_RTC */
AnnaBridge 156:ff21514d8981 1384 #define _CMU_LFACLKEN0_RTC_MASK 0x2UL /**< Bit mask for CMU_RTC */
AnnaBridge 156:ff21514d8981 1385 #define _CMU_LFACLKEN0_RTC_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFACLKEN0 */
AnnaBridge 156:ff21514d8981 1386 #define CMU_LFACLKEN0_RTC_DEFAULT (_CMU_LFACLKEN0_RTC_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_LFACLKEN0 */
AnnaBridge 156:ff21514d8981 1387 #define CMU_LFACLKEN0_LETIMER0 (0x1UL << 2) /**< Low Energy Timer 0 Clock Enable */
AnnaBridge 156:ff21514d8981 1388 #define _CMU_LFACLKEN0_LETIMER0_SHIFT 2 /**< Shift value for CMU_LETIMER0 */
AnnaBridge 156:ff21514d8981 1389 #define _CMU_LFACLKEN0_LETIMER0_MASK 0x4UL /**< Bit mask for CMU_LETIMER0 */
AnnaBridge 156:ff21514d8981 1390 #define _CMU_LFACLKEN0_LETIMER0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFACLKEN0 */
AnnaBridge 156:ff21514d8981 1391 #define CMU_LFACLKEN0_LETIMER0_DEFAULT (_CMU_LFACLKEN0_LETIMER0_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_LFACLKEN0 */
AnnaBridge 156:ff21514d8981 1392
AnnaBridge 156:ff21514d8981 1393 /* Bit fields for CMU LFBCLKEN0 */
AnnaBridge 156:ff21514d8981 1394 #define _CMU_LFBCLKEN0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFBCLKEN0 */
AnnaBridge 156:ff21514d8981 1395 #define _CMU_LFBCLKEN0_MASK 0x00000003UL /**< Mask for CMU_LFBCLKEN0 */
AnnaBridge 156:ff21514d8981 1396 #define CMU_LFBCLKEN0_LEUART0 (0x1UL << 0) /**< Low Energy UART 0 Clock Enable */
AnnaBridge 156:ff21514d8981 1397 #define _CMU_LFBCLKEN0_LEUART0_SHIFT 0 /**< Shift value for CMU_LEUART0 */
AnnaBridge 156:ff21514d8981 1398 #define _CMU_LFBCLKEN0_LEUART0_MASK 0x1UL /**< Bit mask for CMU_LEUART0 */
AnnaBridge 156:ff21514d8981 1399 #define _CMU_LFBCLKEN0_LEUART0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFBCLKEN0 */
AnnaBridge 156:ff21514d8981 1400 #define CMU_LFBCLKEN0_LEUART0_DEFAULT (_CMU_LFBCLKEN0_LEUART0_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFBCLKEN0 */
AnnaBridge 156:ff21514d8981 1401 #define CMU_LFBCLKEN0_LEUART1 (0x1UL << 1) /**< Low Energy UART 1 Clock Enable */
AnnaBridge 156:ff21514d8981 1402 #define _CMU_LFBCLKEN0_LEUART1_SHIFT 1 /**< Shift value for CMU_LEUART1 */
AnnaBridge 156:ff21514d8981 1403 #define _CMU_LFBCLKEN0_LEUART1_MASK 0x2UL /**< Bit mask for CMU_LEUART1 */
AnnaBridge 156:ff21514d8981 1404 #define _CMU_LFBCLKEN0_LEUART1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFBCLKEN0 */
AnnaBridge 156:ff21514d8981 1405 #define CMU_LFBCLKEN0_LEUART1_DEFAULT (_CMU_LFBCLKEN0_LEUART1_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_LFBCLKEN0 */
AnnaBridge 156:ff21514d8981 1406
AnnaBridge 156:ff21514d8981 1407 /* Bit fields for CMU LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1408 #define _CMU_LFAPRESC0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1409 #define _CMU_LFAPRESC0_MASK 0x00000FF3UL /**< Mask for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1410 #define _CMU_LFAPRESC0_LESENSE_SHIFT 0 /**< Shift value for CMU_LESENSE */
AnnaBridge 156:ff21514d8981 1411 #define _CMU_LFAPRESC0_LESENSE_MASK 0x3UL /**< Bit mask for CMU_LESENSE */
AnnaBridge 156:ff21514d8981 1412 #define _CMU_LFAPRESC0_LESENSE_DIV1 0x00000000UL /**< Mode DIV1 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1413 #define _CMU_LFAPRESC0_LESENSE_DIV2 0x00000001UL /**< Mode DIV2 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1414 #define _CMU_LFAPRESC0_LESENSE_DIV4 0x00000002UL /**< Mode DIV4 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1415 #define _CMU_LFAPRESC0_LESENSE_DIV8 0x00000003UL /**< Mode DIV8 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1416 #define CMU_LFAPRESC0_LESENSE_DIV1 (_CMU_LFAPRESC0_LESENSE_DIV1 << 0) /**< Shifted mode DIV1 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1417 #define CMU_LFAPRESC0_LESENSE_DIV2 (_CMU_LFAPRESC0_LESENSE_DIV2 << 0) /**< Shifted mode DIV2 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1418 #define CMU_LFAPRESC0_LESENSE_DIV4 (_CMU_LFAPRESC0_LESENSE_DIV4 << 0) /**< Shifted mode DIV4 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1419 #define CMU_LFAPRESC0_LESENSE_DIV8 (_CMU_LFAPRESC0_LESENSE_DIV8 << 0) /**< Shifted mode DIV8 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1420 #define _CMU_LFAPRESC0_RTC_SHIFT 4 /**< Shift value for CMU_RTC */
AnnaBridge 156:ff21514d8981 1421 #define _CMU_LFAPRESC0_RTC_MASK 0xF0UL /**< Bit mask for CMU_RTC */
AnnaBridge 156:ff21514d8981 1422 #define _CMU_LFAPRESC0_RTC_DIV1 0x00000000UL /**< Mode DIV1 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1423 #define _CMU_LFAPRESC0_RTC_DIV2 0x00000001UL /**< Mode DIV2 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1424 #define _CMU_LFAPRESC0_RTC_DIV4 0x00000002UL /**< Mode DIV4 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1425 #define _CMU_LFAPRESC0_RTC_DIV8 0x00000003UL /**< Mode DIV8 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1426 #define _CMU_LFAPRESC0_RTC_DIV16 0x00000004UL /**< Mode DIV16 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1427 #define _CMU_LFAPRESC0_RTC_DIV32 0x00000005UL /**< Mode DIV32 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1428 #define _CMU_LFAPRESC0_RTC_DIV64 0x00000006UL /**< Mode DIV64 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1429 #define _CMU_LFAPRESC0_RTC_DIV128 0x00000007UL /**< Mode DIV128 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1430 #define _CMU_LFAPRESC0_RTC_DIV256 0x00000008UL /**< Mode DIV256 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1431 #define _CMU_LFAPRESC0_RTC_DIV512 0x00000009UL /**< Mode DIV512 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1432 #define _CMU_LFAPRESC0_RTC_DIV1024 0x0000000AUL /**< Mode DIV1024 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1433 #define _CMU_LFAPRESC0_RTC_DIV2048 0x0000000BUL /**< Mode DIV2048 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1434 #define _CMU_LFAPRESC0_RTC_DIV4096 0x0000000CUL /**< Mode DIV4096 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1435 #define _CMU_LFAPRESC0_RTC_DIV8192 0x0000000DUL /**< Mode DIV8192 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1436 #define _CMU_LFAPRESC0_RTC_DIV16384 0x0000000EUL /**< Mode DIV16384 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1437 #define _CMU_LFAPRESC0_RTC_DIV32768 0x0000000FUL /**< Mode DIV32768 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1438 #define CMU_LFAPRESC0_RTC_DIV1 (_CMU_LFAPRESC0_RTC_DIV1 << 4) /**< Shifted mode DIV1 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1439 #define CMU_LFAPRESC0_RTC_DIV2 (_CMU_LFAPRESC0_RTC_DIV2 << 4) /**< Shifted mode DIV2 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1440 #define CMU_LFAPRESC0_RTC_DIV4 (_CMU_LFAPRESC0_RTC_DIV4 << 4) /**< Shifted mode DIV4 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1441 #define CMU_LFAPRESC0_RTC_DIV8 (_CMU_LFAPRESC0_RTC_DIV8 << 4) /**< Shifted mode DIV8 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1442 #define CMU_LFAPRESC0_RTC_DIV16 (_CMU_LFAPRESC0_RTC_DIV16 << 4) /**< Shifted mode DIV16 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1443 #define CMU_LFAPRESC0_RTC_DIV32 (_CMU_LFAPRESC0_RTC_DIV32 << 4) /**< Shifted mode DIV32 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1444 #define CMU_LFAPRESC0_RTC_DIV64 (_CMU_LFAPRESC0_RTC_DIV64 << 4) /**< Shifted mode DIV64 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1445 #define CMU_LFAPRESC0_RTC_DIV128 (_CMU_LFAPRESC0_RTC_DIV128 << 4) /**< Shifted mode DIV128 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1446 #define CMU_LFAPRESC0_RTC_DIV256 (_CMU_LFAPRESC0_RTC_DIV256 << 4) /**< Shifted mode DIV256 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1447 #define CMU_LFAPRESC0_RTC_DIV512 (_CMU_LFAPRESC0_RTC_DIV512 << 4) /**< Shifted mode DIV512 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1448 #define CMU_LFAPRESC0_RTC_DIV1024 (_CMU_LFAPRESC0_RTC_DIV1024 << 4) /**< Shifted mode DIV1024 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1449 #define CMU_LFAPRESC0_RTC_DIV2048 (_CMU_LFAPRESC0_RTC_DIV2048 << 4) /**< Shifted mode DIV2048 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1450 #define CMU_LFAPRESC0_RTC_DIV4096 (_CMU_LFAPRESC0_RTC_DIV4096 << 4) /**< Shifted mode DIV4096 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1451 #define CMU_LFAPRESC0_RTC_DIV8192 (_CMU_LFAPRESC0_RTC_DIV8192 << 4) /**< Shifted mode DIV8192 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1452 #define CMU_LFAPRESC0_RTC_DIV16384 (_CMU_LFAPRESC0_RTC_DIV16384 << 4) /**< Shifted mode DIV16384 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1453 #define CMU_LFAPRESC0_RTC_DIV32768 (_CMU_LFAPRESC0_RTC_DIV32768 << 4) /**< Shifted mode DIV32768 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1454 #define _CMU_LFAPRESC0_LETIMER0_SHIFT 8 /**< Shift value for CMU_LETIMER0 */
AnnaBridge 156:ff21514d8981 1455 #define _CMU_LFAPRESC0_LETIMER0_MASK 0xF00UL /**< Bit mask for CMU_LETIMER0 */
AnnaBridge 156:ff21514d8981 1456 #define _CMU_LFAPRESC0_LETIMER0_DIV1 0x00000000UL /**< Mode DIV1 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1457 #define _CMU_LFAPRESC0_LETIMER0_DIV2 0x00000001UL /**< Mode DIV2 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1458 #define _CMU_LFAPRESC0_LETIMER0_DIV4 0x00000002UL /**< Mode DIV4 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1459 #define _CMU_LFAPRESC0_LETIMER0_DIV8 0x00000003UL /**< Mode DIV8 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1460 #define _CMU_LFAPRESC0_LETIMER0_DIV16 0x00000004UL /**< Mode DIV16 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1461 #define _CMU_LFAPRESC0_LETIMER0_DIV32 0x00000005UL /**< Mode DIV32 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1462 #define _CMU_LFAPRESC0_LETIMER0_DIV64 0x00000006UL /**< Mode DIV64 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1463 #define _CMU_LFAPRESC0_LETIMER0_DIV128 0x00000007UL /**< Mode DIV128 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1464 #define _CMU_LFAPRESC0_LETIMER0_DIV256 0x00000008UL /**< Mode DIV256 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1465 #define _CMU_LFAPRESC0_LETIMER0_DIV512 0x00000009UL /**< Mode DIV512 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1466 #define _CMU_LFAPRESC0_LETIMER0_DIV1024 0x0000000AUL /**< Mode DIV1024 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1467 #define _CMU_LFAPRESC0_LETIMER0_DIV2048 0x0000000BUL /**< Mode DIV2048 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1468 #define _CMU_LFAPRESC0_LETIMER0_DIV4096 0x0000000CUL /**< Mode DIV4096 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1469 #define _CMU_LFAPRESC0_LETIMER0_DIV8192 0x0000000DUL /**< Mode DIV8192 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1470 #define _CMU_LFAPRESC0_LETIMER0_DIV16384 0x0000000EUL /**< Mode DIV16384 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1471 #define _CMU_LFAPRESC0_LETIMER0_DIV32768 0x0000000FUL /**< Mode DIV32768 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1472 #define CMU_LFAPRESC0_LETIMER0_DIV1 (_CMU_LFAPRESC0_LETIMER0_DIV1 << 8) /**< Shifted mode DIV1 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1473 #define CMU_LFAPRESC0_LETIMER0_DIV2 (_CMU_LFAPRESC0_LETIMER0_DIV2 << 8) /**< Shifted mode DIV2 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1474 #define CMU_LFAPRESC0_LETIMER0_DIV4 (_CMU_LFAPRESC0_LETIMER0_DIV4 << 8) /**< Shifted mode DIV4 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1475 #define CMU_LFAPRESC0_LETIMER0_DIV8 (_CMU_LFAPRESC0_LETIMER0_DIV8 << 8) /**< Shifted mode DIV8 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1476 #define CMU_LFAPRESC0_LETIMER0_DIV16 (_CMU_LFAPRESC0_LETIMER0_DIV16 << 8) /**< Shifted mode DIV16 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1477 #define CMU_LFAPRESC0_LETIMER0_DIV32 (_CMU_LFAPRESC0_LETIMER0_DIV32 << 8) /**< Shifted mode DIV32 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1478 #define CMU_LFAPRESC0_LETIMER0_DIV64 (_CMU_LFAPRESC0_LETIMER0_DIV64 << 8) /**< Shifted mode DIV64 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1479 #define CMU_LFAPRESC0_LETIMER0_DIV128 (_CMU_LFAPRESC0_LETIMER0_DIV128 << 8) /**< Shifted mode DIV128 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1480 #define CMU_LFAPRESC0_LETIMER0_DIV256 (_CMU_LFAPRESC0_LETIMER0_DIV256 << 8) /**< Shifted mode DIV256 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1481 #define CMU_LFAPRESC0_LETIMER0_DIV512 (_CMU_LFAPRESC0_LETIMER0_DIV512 << 8) /**< Shifted mode DIV512 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1482 #define CMU_LFAPRESC0_LETIMER0_DIV1024 (_CMU_LFAPRESC0_LETIMER0_DIV1024 << 8) /**< Shifted mode DIV1024 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1483 #define CMU_LFAPRESC0_LETIMER0_DIV2048 (_CMU_LFAPRESC0_LETIMER0_DIV2048 << 8) /**< Shifted mode DIV2048 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1484 #define CMU_LFAPRESC0_LETIMER0_DIV4096 (_CMU_LFAPRESC0_LETIMER0_DIV4096 << 8) /**< Shifted mode DIV4096 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1485 #define CMU_LFAPRESC0_LETIMER0_DIV8192 (_CMU_LFAPRESC0_LETIMER0_DIV8192 << 8) /**< Shifted mode DIV8192 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1486 #define CMU_LFAPRESC0_LETIMER0_DIV16384 (_CMU_LFAPRESC0_LETIMER0_DIV16384 << 8) /**< Shifted mode DIV16384 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1487 #define CMU_LFAPRESC0_LETIMER0_DIV32768 (_CMU_LFAPRESC0_LETIMER0_DIV32768 << 8) /**< Shifted mode DIV32768 for CMU_LFAPRESC0 */
AnnaBridge 156:ff21514d8981 1488
AnnaBridge 156:ff21514d8981 1489 /* Bit fields for CMU LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1490 #define _CMU_LFBPRESC0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1491 #define _CMU_LFBPRESC0_MASK 0x00000033UL /**< Mask for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1492 #define _CMU_LFBPRESC0_LEUART0_SHIFT 0 /**< Shift value for CMU_LEUART0 */
AnnaBridge 156:ff21514d8981 1493 #define _CMU_LFBPRESC0_LEUART0_MASK 0x3UL /**< Bit mask for CMU_LEUART0 */
AnnaBridge 156:ff21514d8981 1494 #define _CMU_LFBPRESC0_LEUART0_DIV1 0x00000000UL /**< Mode DIV1 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1495 #define _CMU_LFBPRESC0_LEUART0_DIV2 0x00000001UL /**< Mode DIV2 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1496 #define _CMU_LFBPRESC0_LEUART0_DIV4 0x00000002UL /**< Mode DIV4 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1497 #define _CMU_LFBPRESC0_LEUART0_DIV8 0x00000003UL /**< Mode DIV8 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1498 #define CMU_LFBPRESC0_LEUART0_DIV1 (_CMU_LFBPRESC0_LEUART0_DIV1 << 0) /**< Shifted mode DIV1 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1499 #define CMU_LFBPRESC0_LEUART0_DIV2 (_CMU_LFBPRESC0_LEUART0_DIV2 << 0) /**< Shifted mode DIV2 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1500 #define CMU_LFBPRESC0_LEUART0_DIV4 (_CMU_LFBPRESC0_LEUART0_DIV4 << 0) /**< Shifted mode DIV4 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1501 #define CMU_LFBPRESC0_LEUART0_DIV8 (_CMU_LFBPRESC0_LEUART0_DIV8 << 0) /**< Shifted mode DIV8 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1502 #define _CMU_LFBPRESC0_LEUART1_SHIFT 4 /**< Shift value for CMU_LEUART1 */
AnnaBridge 156:ff21514d8981 1503 #define _CMU_LFBPRESC0_LEUART1_MASK 0x30UL /**< Bit mask for CMU_LEUART1 */
AnnaBridge 156:ff21514d8981 1504 #define _CMU_LFBPRESC0_LEUART1_DIV1 0x00000000UL /**< Mode DIV1 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1505 #define _CMU_LFBPRESC0_LEUART1_DIV2 0x00000001UL /**< Mode DIV2 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1506 #define _CMU_LFBPRESC0_LEUART1_DIV4 0x00000002UL /**< Mode DIV4 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1507 #define _CMU_LFBPRESC0_LEUART1_DIV8 0x00000003UL /**< Mode DIV8 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1508 #define CMU_LFBPRESC0_LEUART1_DIV1 (_CMU_LFBPRESC0_LEUART1_DIV1 << 4) /**< Shifted mode DIV1 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1509 #define CMU_LFBPRESC0_LEUART1_DIV2 (_CMU_LFBPRESC0_LEUART1_DIV2 << 4) /**< Shifted mode DIV2 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1510 #define CMU_LFBPRESC0_LEUART1_DIV4 (_CMU_LFBPRESC0_LEUART1_DIV4 << 4) /**< Shifted mode DIV4 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1511 #define CMU_LFBPRESC0_LEUART1_DIV8 (_CMU_LFBPRESC0_LEUART1_DIV8 << 4) /**< Shifted mode DIV8 for CMU_LFBPRESC0 */
AnnaBridge 156:ff21514d8981 1512
AnnaBridge 156:ff21514d8981 1513 /* Bit fields for CMU PCNTCTRL */
AnnaBridge 156:ff21514d8981 1514 #define _CMU_PCNTCTRL_RESETVALUE 0x00000000UL /**< Default value for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1515 #define _CMU_PCNTCTRL_MASK 0x0000003FUL /**< Mask for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1516 #define CMU_PCNTCTRL_PCNT0CLKEN (0x1UL << 0) /**< PCNT0 Clock Enable */
AnnaBridge 156:ff21514d8981 1517 #define _CMU_PCNTCTRL_PCNT0CLKEN_SHIFT 0 /**< Shift value for CMU_PCNT0CLKEN */
AnnaBridge 156:ff21514d8981 1518 #define _CMU_PCNTCTRL_PCNT0CLKEN_MASK 0x1UL /**< Bit mask for CMU_PCNT0CLKEN */
AnnaBridge 156:ff21514d8981 1519 #define _CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1520 #define CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT (_CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1521 #define CMU_PCNTCTRL_PCNT0CLKSEL (0x1UL << 1) /**< PCNT0 Clock Select */
AnnaBridge 156:ff21514d8981 1522 #define _CMU_PCNTCTRL_PCNT0CLKSEL_SHIFT 1 /**< Shift value for CMU_PCNT0CLKSEL */
AnnaBridge 156:ff21514d8981 1523 #define _CMU_PCNTCTRL_PCNT0CLKSEL_MASK 0x2UL /**< Bit mask for CMU_PCNT0CLKSEL */
AnnaBridge 156:ff21514d8981 1524 #define _CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1525 #define _CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK 0x00000000UL /**< Mode LFACLK for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1526 #define _CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0 0x00000001UL /**< Mode PCNT0S0 for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1527 #define CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT (_CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1528 #define CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK (_CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK << 1) /**< Shifted mode LFACLK for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1529 #define CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0 (_CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0 << 1) /**< Shifted mode PCNT0S0 for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1530 #define CMU_PCNTCTRL_PCNT1CLKEN (0x1UL << 2) /**< PCNT1 Clock Enable */
AnnaBridge 156:ff21514d8981 1531 #define _CMU_PCNTCTRL_PCNT1CLKEN_SHIFT 2 /**< Shift value for CMU_PCNT1CLKEN */
AnnaBridge 156:ff21514d8981 1532 #define _CMU_PCNTCTRL_PCNT1CLKEN_MASK 0x4UL /**< Bit mask for CMU_PCNT1CLKEN */
AnnaBridge 156:ff21514d8981 1533 #define _CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1534 #define CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT (_CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1535 #define CMU_PCNTCTRL_PCNT1CLKSEL (0x1UL << 3) /**< PCNT1 Clock Select */
AnnaBridge 156:ff21514d8981 1536 #define _CMU_PCNTCTRL_PCNT1CLKSEL_SHIFT 3 /**< Shift value for CMU_PCNT1CLKSEL */
AnnaBridge 156:ff21514d8981 1537 #define _CMU_PCNTCTRL_PCNT1CLKSEL_MASK 0x8UL /**< Bit mask for CMU_PCNT1CLKSEL */
AnnaBridge 156:ff21514d8981 1538 #define _CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1539 #define _CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK 0x00000000UL /**< Mode LFACLK for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1540 #define _CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0 0x00000001UL /**< Mode PCNT1S0 for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1541 #define CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT (_CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1542 #define CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK (_CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK << 3) /**< Shifted mode LFACLK for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1543 #define CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0 (_CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0 << 3) /**< Shifted mode PCNT1S0 for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1544 #define CMU_PCNTCTRL_PCNT2CLKEN (0x1UL << 4) /**< PCNT2 Clock Enable */
AnnaBridge 156:ff21514d8981 1545 #define _CMU_PCNTCTRL_PCNT2CLKEN_SHIFT 4 /**< Shift value for CMU_PCNT2CLKEN */
AnnaBridge 156:ff21514d8981 1546 #define _CMU_PCNTCTRL_PCNT2CLKEN_MASK 0x10UL /**< Bit mask for CMU_PCNT2CLKEN */
AnnaBridge 156:ff21514d8981 1547 #define _CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1548 #define CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT (_CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1549 #define CMU_PCNTCTRL_PCNT2CLKSEL (0x1UL << 5) /**< PCNT2 Clock Select */
AnnaBridge 156:ff21514d8981 1550 #define _CMU_PCNTCTRL_PCNT2CLKSEL_SHIFT 5 /**< Shift value for CMU_PCNT2CLKSEL */
AnnaBridge 156:ff21514d8981 1551 #define _CMU_PCNTCTRL_PCNT2CLKSEL_MASK 0x20UL /**< Bit mask for CMU_PCNT2CLKSEL */
AnnaBridge 156:ff21514d8981 1552 #define _CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1553 #define _CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK 0x00000000UL /**< Mode LFACLK for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1554 #define _CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0 0x00000001UL /**< Mode PCNT2S0 for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1555 #define CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT (_CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1556 #define CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK (_CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK << 5) /**< Shifted mode LFACLK for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1557 #define CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0 (_CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0 << 5) /**< Shifted mode PCNT2S0 for CMU_PCNTCTRL */
AnnaBridge 156:ff21514d8981 1558
AnnaBridge 156:ff21514d8981 1559 /* Bit fields for CMU ROUTE */
AnnaBridge 156:ff21514d8981 1560 #define _CMU_ROUTE_RESETVALUE 0x00000000UL /**< Default value for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1561 #define _CMU_ROUTE_MASK 0x0000001FUL /**< Mask for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1562 #define CMU_ROUTE_CLKOUT0PEN (0x1UL << 0) /**< CLKOUT0 Pin Enable */
AnnaBridge 156:ff21514d8981 1563 #define _CMU_ROUTE_CLKOUT0PEN_SHIFT 0 /**< Shift value for CMU_CLKOUT0PEN */
AnnaBridge 156:ff21514d8981 1564 #define _CMU_ROUTE_CLKOUT0PEN_MASK 0x1UL /**< Bit mask for CMU_CLKOUT0PEN */
AnnaBridge 156:ff21514d8981 1565 #define _CMU_ROUTE_CLKOUT0PEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1566 #define CMU_ROUTE_CLKOUT0PEN_DEFAULT (_CMU_ROUTE_CLKOUT0PEN_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1567 #define CMU_ROUTE_CLKOUT1PEN (0x1UL << 1) /**< CLKOUT1 Pin Enable */
AnnaBridge 156:ff21514d8981 1568 #define _CMU_ROUTE_CLKOUT1PEN_SHIFT 1 /**< Shift value for CMU_CLKOUT1PEN */
AnnaBridge 156:ff21514d8981 1569 #define _CMU_ROUTE_CLKOUT1PEN_MASK 0x2UL /**< Bit mask for CMU_CLKOUT1PEN */
AnnaBridge 156:ff21514d8981 1570 #define _CMU_ROUTE_CLKOUT1PEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1571 #define CMU_ROUTE_CLKOUT1PEN_DEFAULT (_CMU_ROUTE_CLKOUT1PEN_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1572 #define _CMU_ROUTE_LOCATION_SHIFT 2 /**< Shift value for CMU_LOCATION */
AnnaBridge 156:ff21514d8981 1573 #define _CMU_ROUTE_LOCATION_MASK 0x1CUL /**< Bit mask for CMU_LOCATION */
AnnaBridge 156:ff21514d8981 1574 #define _CMU_ROUTE_LOCATION_LOC0 0x00000000UL /**< Mode LOC0 for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1575 #define _CMU_ROUTE_LOCATION_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1576 #define _CMU_ROUTE_LOCATION_LOC1 0x00000001UL /**< Mode LOC1 for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1577 #define _CMU_ROUTE_LOCATION_LOC2 0x00000002UL /**< Mode LOC2 for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1578 #define CMU_ROUTE_LOCATION_LOC0 (_CMU_ROUTE_LOCATION_LOC0 << 2) /**< Shifted mode LOC0 for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1579 #define CMU_ROUTE_LOCATION_DEFAULT (_CMU_ROUTE_LOCATION_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1580 #define CMU_ROUTE_LOCATION_LOC1 (_CMU_ROUTE_LOCATION_LOC1 << 2) /**< Shifted mode LOC1 for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1581 #define CMU_ROUTE_LOCATION_LOC2 (_CMU_ROUTE_LOCATION_LOC2 << 2) /**< Shifted mode LOC2 for CMU_ROUTE */
AnnaBridge 156:ff21514d8981 1582
AnnaBridge 156:ff21514d8981 1583 /* Bit fields for CMU LOCK */
AnnaBridge 156:ff21514d8981 1584 #define _CMU_LOCK_RESETVALUE 0x00000000UL /**< Default value for CMU_LOCK */
AnnaBridge 156:ff21514d8981 1585 #define _CMU_LOCK_MASK 0x0000FFFFUL /**< Mask for CMU_LOCK */
AnnaBridge 156:ff21514d8981 1586 #define _CMU_LOCK_LOCKKEY_SHIFT 0 /**< Shift value for CMU_LOCKKEY */
AnnaBridge 156:ff21514d8981 1587 #define _CMU_LOCK_LOCKKEY_MASK 0xFFFFUL /**< Bit mask for CMU_LOCKKEY */
AnnaBridge 156:ff21514d8981 1588 #define _CMU_LOCK_LOCKKEY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LOCK */
AnnaBridge 156:ff21514d8981 1589 #define _CMU_LOCK_LOCKKEY_LOCK 0x00000000UL /**< Mode LOCK for CMU_LOCK */
AnnaBridge 156:ff21514d8981 1590 #define _CMU_LOCK_LOCKKEY_UNLOCKED 0x00000000UL /**< Mode UNLOCKED for CMU_LOCK */
AnnaBridge 156:ff21514d8981 1591 #define _CMU_LOCK_LOCKKEY_LOCKED 0x00000001UL /**< Mode LOCKED for CMU_LOCK */
AnnaBridge 156:ff21514d8981 1592 #define _CMU_LOCK_LOCKKEY_UNLOCK 0x0000580EUL /**< Mode UNLOCK for CMU_LOCK */
AnnaBridge 156:ff21514d8981 1593 #define CMU_LOCK_LOCKKEY_DEFAULT (_CMU_LOCK_LOCKKEY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LOCK */
AnnaBridge 156:ff21514d8981 1594 #define CMU_LOCK_LOCKKEY_LOCK (_CMU_LOCK_LOCKKEY_LOCK << 0) /**< Shifted mode LOCK for CMU_LOCK */
AnnaBridge 156:ff21514d8981 1595 #define CMU_LOCK_LOCKKEY_UNLOCKED (_CMU_LOCK_LOCKKEY_UNLOCKED << 0) /**< Shifted mode UNLOCKED for CMU_LOCK */
AnnaBridge 156:ff21514d8981 1596 #define CMU_LOCK_LOCKKEY_LOCKED (_CMU_LOCK_LOCKKEY_LOCKED << 0) /**< Shifted mode LOCKED for CMU_LOCK */
AnnaBridge 156:ff21514d8981 1597 #define CMU_LOCK_LOCKKEY_UNLOCK (_CMU_LOCK_LOCKKEY_UNLOCK << 0) /**< Shifted mode UNLOCK for CMU_LOCK */
AnnaBridge 156:ff21514d8981 1598
AnnaBridge 156:ff21514d8981 1599 /** @} End of group EFM32LG395F64_CMU */
AnnaBridge 156:ff21514d8981 1600
AnnaBridge 156:ff21514d8981 1601
AnnaBridge 156:ff21514d8981 1602
AnnaBridge 156:ff21514d8981 1603 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 1604 * @defgroup EFM32LG395F64_UNLOCK EFM32LG395F64 Unlock Codes
AnnaBridge 156:ff21514d8981 1605 * @{
AnnaBridge 156:ff21514d8981 1606 *****************************************************************************/
AnnaBridge 156:ff21514d8981 1607 #define MSC_UNLOCK_CODE 0x1B71 /**< MSC unlock code */
AnnaBridge 156:ff21514d8981 1608 #define EMU_UNLOCK_CODE 0xADE8 /**< EMU unlock code */
AnnaBridge 156:ff21514d8981 1609 #define CMU_UNLOCK_CODE 0x580E /**< CMU unlock code */
AnnaBridge 156:ff21514d8981 1610 #define TIMER_UNLOCK_CODE 0xCE80 /**< TIMER unlock code */
AnnaBridge 156:ff21514d8981 1611 #define GPIO_UNLOCK_CODE 0xA534 /**< GPIO unlock code */
AnnaBridge 156:ff21514d8981 1612 #define BURTC_UNLOCK_CODE 0xAEE8 /**< BURTC unlock code */
AnnaBridge 156:ff21514d8981 1613
AnnaBridge 156:ff21514d8981 1614 /** @} End of group EFM32LG395F64_UNLOCK */
AnnaBridge 156:ff21514d8981 1615
AnnaBridge 156:ff21514d8981 1616 /** @} End of group EFM32LG395F64_BitFields */
AnnaBridge 156:ff21514d8981 1617
AnnaBridge 156:ff21514d8981 1618 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 1619 * @defgroup EFM32LG395F64_Alternate_Function EFM32LG395F64 Alternate Function
AnnaBridge 156:ff21514d8981 1620 * @{
AnnaBridge 156:ff21514d8981 1621 *****************************************************************************/
AnnaBridge 156:ff21514d8981 1622
AnnaBridge 156:ff21514d8981 1623 #include "efm32lg_af_ports.h"
AnnaBridge 156:ff21514d8981 1624 #include "efm32lg_af_pins.h"
AnnaBridge 156:ff21514d8981 1625
AnnaBridge 156:ff21514d8981 1626 /** @} End of group EFM32LG395F64_Alternate_Function */
AnnaBridge 156:ff21514d8981 1627
AnnaBridge 156:ff21514d8981 1628 /**************************************************************************//**
AnnaBridge 156:ff21514d8981 1629 * @brief Set the value of a bit field within a register.
AnnaBridge 156:ff21514d8981 1630 *
AnnaBridge 156:ff21514d8981 1631 * @param REG
AnnaBridge 156:ff21514d8981 1632 * The register to update
AnnaBridge 156:ff21514d8981 1633 * @param MASK
AnnaBridge 156:ff21514d8981 1634 * The mask for the bit field to update
AnnaBridge 156:ff21514d8981 1635 * @param VALUE
AnnaBridge 156:ff21514d8981 1636 * The value to write to the bit field
AnnaBridge 156:ff21514d8981 1637 * @param OFFSET
AnnaBridge 156:ff21514d8981 1638 * The number of bits that the field is offset within the register.
AnnaBridge 156:ff21514d8981 1639 * 0 (zero) means LSB.
AnnaBridge 156:ff21514d8981 1640 *****************************************************************************/
AnnaBridge 156:ff21514d8981 1641 #define SET_BIT_FIELD(REG, MASK, VALUE, OFFSET) \
AnnaBridge 156:ff21514d8981 1642 REG = ((REG) &~(MASK)) | (((VALUE) << (OFFSET)) & (MASK));
AnnaBridge 156:ff21514d8981 1643
AnnaBridge 156:ff21514d8981 1644 /** @} End of group EFM32LG395F64 */
AnnaBridge 156:ff21514d8981 1645
AnnaBridge 156:ff21514d8981 1646 /** @} End of group Parts */
AnnaBridge 156:ff21514d8981 1647
AnnaBridge 156:ff21514d8981 1648 #ifdef __cplusplus
AnnaBridge 156:ff21514d8981 1649 }
AnnaBridge 156:ff21514d8981 1650 #endif
AnnaBridge 156:ff21514d8981 1651 #endif /* EFM32LG395F64_H */