mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_DISCO_L072CZ_LRWAN1/TARGET_STM/TARGET_STM32L0/device/stm32l0xx_ll_wwdg.h@143:86740a56073b, 2017-05-26 (annotated)

Committer:
AnnaBridge
Date:
Fri May 26 12:30:20 2017 +0100
Revision:
143:86740a56073b
Child:
167:84c0a372a020
Release 143 of the mbed library.

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 143:86740a56073b 1 /**
AnnaBridge 143:86740a56073b 2 ******************************************************************************
AnnaBridge 143:86740a56073b 3 * @file stm32l0xx_ll_wwdg.h
AnnaBridge 143:86740a56073b 4 * @author MCD Application Team
AnnaBridge 143:86740a56073b 5 * @version V1.7.0
AnnaBridge 143:86740a56073b 6 * @date 31-May-2016
AnnaBridge 143:86740a56073b 7 * @brief Header file of WWDG LL module.
AnnaBridge 143:86740a56073b 8 ******************************************************************************
AnnaBridge 143:86740a56073b 9 * @attention
AnnaBridge 143:86740a56073b 10 *
AnnaBridge 143:86740a56073b 11 * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
AnnaBridge 143:86740a56073b 12 *
AnnaBridge 143:86740a56073b 13 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 143:86740a56073b 14 * are permitted provided that the following conditions are met:
AnnaBridge 143:86740a56073b 15 * 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge 143:86740a56073b 16 * this list of conditions and the following disclaimer.
AnnaBridge 143:86740a56073b 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge 143:86740a56073b 18 * this list of conditions and the following disclaimer in the documentation
AnnaBridge 143:86740a56073b 19 * and/or other materials provided with the distribution.
AnnaBridge 143:86740a56073b 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge 143:86740a56073b 21 * may be used to endorse or promote products derived from this software
AnnaBridge 143:86740a56073b 22 * without specific prior written permission.
AnnaBridge 143:86740a56073b 23 *
AnnaBridge 143:86740a56073b 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge 143:86740a56073b 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge 143:86740a56073b 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 143:86740a56073b 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge 143:86740a56073b 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge 143:86740a56073b 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge 143:86740a56073b 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge 143:86740a56073b 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge 143:86740a56073b 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge 143:86740a56073b 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 143:86740a56073b 34 *
AnnaBridge 143:86740a56073b 35 ******************************************************************************
AnnaBridge 143:86740a56073b 36 */
AnnaBridge 143:86740a56073b 37
AnnaBridge 143:86740a56073b 38 /* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge 143:86740a56073b 39 #ifndef __STM32L0xx_LL_WWDG_H
AnnaBridge 143:86740a56073b 40 #define __STM32L0xx_LL_WWDG_H
AnnaBridge 143:86740a56073b 41
AnnaBridge 143:86740a56073b 42 #ifdef __cplusplus
AnnaBridge 143:86740a56073b 43 extern "C" {
AnnaBridge 143:86740a56073b 44 #endif
AnnaBridge 143:86740a56073b 45
AnnaBridge 143:86740a56073b 46 /* Includes ------------------------------------------------------------------*/
AnnaBridge 143:86740a56073b 47 #include "stm32l0xx.h"
AnnaBridge 143:86740a56073b 48
AnnaBridge 143:86740a56073b 49 /** @addtogroup STM32L0xx_LL_Driver
AnnaBridge 143:86740a56073b 50 * @{
AnnaBridge 143:86740a56073b 51 */
AnnaBridge 143:86740a56073b 52
AnnaBridge 143:86740a56073b 53 #if defined (WWDG)
AnnaBridge 143:86740a56073b 54
AnnaBridge 143:86740a56073b 55 /** @defgroup WWDG_LL WWDG
AnnaBridge 143:86740a56073b 56 * @{
AnnaBridge 143:86740a56073b 57 */
AnnaBridge 143:86740a56073b 58
AnnaBridge 143:86740a56073b 59 /* Private types -------------------------------------------------------------*/
AnnaBridge 143:86740a56073b 60 /* Private variables ---------------------------------------------------------*/
AnnaBridge 143:86740a56073b 61
AnnaBridge 143:86740a56073b 62 /* Private constants ---------------------------------------------------------*/
AnnaBridge 143:86740a56073b 63
AnnaBridge 143:86740a56073b 64 /* Private macros ------------------------------------------------------------*/
AnnaBridge 143:86740a56073b 65
AnnaBridge 143:86740a56073b 66 /* Exported types ------------------------------------------------------------*/
AnnaBridge 143:86740a56073b 67 /* Exported constants --------------------------------------------------------*/
AnnaBridge 143:86740a56073b 68 /** @defgroup WWDG_LL_Exported_Constants WWDG Exported Constants
AnnaBridge 143:86740a56073b 69 * @{
AnnaBridge 143:86740a56073b 70 */
AnnaBridge 143:86740a56073b 71
AnnaBridge 143:86740a56073b 72
AnnaBridge 143:86740a56073b 73 /** @defgroup WWDG_LL_EC_IT IT Defines
AnnaBridge 143:86740a56073b 74 * @brief IT defines which can be used with LL_WWDG_ReadReg and LL_WWDG_WriteReg functions
AnnaBridge 143:86740a56073b 75 * @{
AnnaBridge 143:86740a56073b 76 */
AnnaBridge 143:86740a56073b 77 #define LL_WWDG_CFR_EWI WWDG_CFR_EWI
AnnaBridge 143:86740a56073b 78 /**
AnnaBridge 143:86740a56073b 79 * @}
AnnaBridge 143:86740a56073b 80 */
AnnaBridge 143:86740a56073b 81
AnnaBridge 143:86740a56073b 82 /** @defgroup WWDG_LL_EC_PRESCALER PRESCALER
AnnaBridge 143:86740a56073b 83 * @{
AnnaBridge 143:86740a56073b 84 */
AnnaBridge 143:86740a56073b 85 #define LL_WWDG_PRESCALER_1 (uint32_t)0x00000000U /*!< WWDG counter clock = (PCLK1/4096)/1 */
AnnaBridge 143:86740a56073b 86 #define LL_WWDG_PRESCALER_2 WWDG_CFR_WDGTB_0 /*!< WWDG counter clock = (PCLK1/4096)/2 */
AnnaBridge 143:86740a56073b 87 #define LL_WWDG_PRESCALER_4 WWDG_CFR_WDGTB_1 /*!< WWDG counter clock = (PCLK1/4096)/4 */
AnnaBridge 143:86740a56073b 88 #define LL_WWDG_PRESCALER_8 (WWDG_CFR_WDGTB_0 | WWDG_CFR_WDGTB_1) /*!< WWDG counter clock = (PCLK1/4096)/8 */
AnnaBridge 143:86740a56073b 89 /**
AnnaBridge 143:86740a56073b 90 * @}
AnnaBridge 143:86740a56073b 91 */
AnnaBridge 143:86740a56073b 92
AnnaBridge 143:86740a56073b 93 /**
AnnaBridge 143:86740a56073b 94 * @}
AnnaBridge 143:86740a56073b 95 */
AnnaBridge 143:86740a56073b 96
AnnaBridge 143:86740a56073b 97 /* Exported macro ------------------------------------------------------------*/
AnnaBridge 143:86740a56073b 98 /** @defgroup WWDG_LL_Exported_Macros WWDG Exported Macros
AnnaBridge 143:86740a56073b 99 * @{
AnnaBridge 143:86740a56073b 100 */
AnnaBridge 143:86740a56073b 101 /** @defgroup WWDG_LL_EM_WRITE_READ Common Write and read registers macros
AnnaBridge 143:86740a56073b 102 * @{
AnnaBridge 143:86740a56073b 103 */
AnnaBridge 143:86740a56073b 104 /**
AnnaBridge 143:86740a56073b 105 * @brief Write a value in WWDG register
AnnaBridge 143:86740a56073b 106 * @param __INSTANCE__ WWDG Instance
AnnaBridge 143:86740a56073b 107 * @param __REG__ Register to be written
AnnaBridge 143:86740a56073b 108 * @param __VALUE__ Value to be written in the register
AnnaBridge 143:86740a56073b 109 * @retval None
AnnaBridge 143:86740a56073b 110 */
AnnaBridge 143:86740a56073b 111 #define LL_WWDG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
AnnaBridge 143:86740a56073b 112
AnnaBridge 143:86740a56073b 113 /**
AnnaBridge 143:86740a56073b 114 * @brief Read a value in WWDG register
AnnaBridge 143:86740a56073b 115 * @param __INSTANCE__ WWDG Instance
AnnaBridge 143:86740a56073b 116 * @param __REG__ Register to be read
AnnaBridge 143:86740a56073b 117 * @retval Register value
AnnaBridge 143:86740a56073b 118 */
AnnaBridge 143:86740a56073b 119 #define LL_WWDG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
AnnaBridge 143:86740a56073b 120 /**
AnnaBridge 143:86740a56073b 121 * @}
AnnaBridge 143:86740a56073b 122 */
AnnaBridge 143:86740a56073b 123
AnnaBridge 143:86740a56073b 124
AnnaBridge 143:86740a56073b 125 /**
AnnaBridge 143:86740a56073b 126 * @}
AnnaBridge 143:86740a56073b 127 */
AnnaBridge 143:86740a56073b 128
AnnaBridge 143:86740a56073b 129 /* Exported functions --------------------------------------------------------*/
AnnaBridge 143:86740a56073b 130 /** @defgroup WWDG_LL_Exported_Functions WWDG Exported Functions
AnnaBridge 143:86740a56073b 131 * @{
AnnaBridge 143:86740a56073b 132 */
AnnaBridge 143:86740a56073b 133
AnnaBridge 143:86740a56073b 134 /** @defgroup WWDG_LL_EF_Configuration Configuration
AnnaBridge 143:86740a56073b 135 * @{
AnnaBridge 143:86740a56073b 136 */
AnnaBridge 143:86740a56073b 137 /**
AnnaBridge 143:86740a56073b 138 * @brief Enable Window Watchdog. The watchdog is always disabled after a reset.
AnnaBridge 143:86740a56073b 139 * @note It is enabled by setting the WDGA bit in the WWDG_CR register,
AnnaBridge 143:86740a56073b 140 * then it cannot be disabled again except by a reset.
AnnaBridge 143:86740a56073b 141 * This bit is set by software and only cleared by hardware after a reset.
AnnaBridge 143:86740a56073b 142 * When WDGA = 1, the watchdog can generate a reset.
AnnaBridge 143:86740a56073b 143 * @rmtoll CR WDGA LL_WWDG_Enable
AnnaBridge 143:86740a56073b 144 * @param WWDGx WWDG Instance
AnnaBridge 143:86740a56073b 145 * @retval None
AnnaBridge 143:86740a56073b 146 */
AnnaBridge 143:86740a56073b 147 __STATIC_INLINE void LL_WWDG_Enable(WWDG_TypeDef *WWDGx)
AnnaBridge 143:86740a56073b 148 {
AnnaBridge 143:86740a56073b 149 SET_BIT(WWDGx->CR, WWDG_CR_WDGA);
AnnaBridge 143:86740a56073b 150 }
AnnaBridge 143:86740a56073b 151
AnnaBridge 143:86740a56073b 152 /**
AnnaBridge 143:86740a56073b 153 * @brief Checks if Window Watchdog is enabled
AnnaBridge 143:86740a56073b 154 * @rmtoll CR WDGA LL_WWDG_IsEnabled
AnnaBridge 143:86740a56073b 155 * @param WWDGx WWDG Instance
AnnaBridge 143:86740a56073b 156 * @retval State of bit (1 or 0).
AnnaBridge 143:86740a56073b 157 */
AnnaBridge 143:86740a56073b 158 __STATIC_INLINE uint32_t LL_WWDG_IsEnabled(WWDG_TypeDef *WWDGx)
AnnaBridge 143:86740a56073b 159 {
AnnaBridge 143:86740a56073b 160 return (READ_BIT(WWDGx->CR, WWDG_CR_WDGA) == (WWDG_CR_WDGA));
AnnaBridge 143:86740a56073b 161 }
AnnaBridge 143:86740a56073b 162
AnnaBridge 143:86740a56073b 163 /**
AnnaBridge 143:86740a56073b 164 * @brief Set the Watchdog counter value to provided value (7-bits T[6:0])
AnnaBridge 143:86740a56073b 165 * @note When writing to the WWDG_CR register, always write 1 in the MSB b6 to avoid generating an immediate reset
AnnaBridge 143:86740a56073b 166 * This counter is decremented every (4096 x 2expWDGTB) PCLK cycles
AnnaBridge 143:86740a56073b 167 * A reset is produced when it rolls over from 0x40 to 0x3F (bit T6 becomes cleared)
AnnaBridge 143:86740a56073b 168 * Setting the counter lower then 0x40 causes an immediate reset (if WWDG enabled)
AnnaBridge 143:86740a56073b 169 * @rmtoll CR T LL_WWDG_SetCounter
AnnaBridge 143:86740a56073b 170 * @param WWDGx WWDG Instance
AnnaBridge 143:86740a56073b 171 * @param Counter 0..0x7F (7 bit counter value)
AnnaBridge 143:86740a56073b 172 * @retval None
AnnaBridge 143:86740a56073b 173 */
AnnaBridge 143:86740a56073b 174 __STATIC_INLINE void LL_WWDG_SetCounter(WWDG_TypeDef *WWDGx, uint32_t Counter)
AnnaBridge 143:86740a56073b 175 {
AnnaBridge 143:86740a56073b 176 MODIFY_REG(WWDGx->CR, WWDG_CR_T, Counter);
AnnaBridge 143:86740a56073b 177 }
AnnaBridge 143:86740a56073b 178
AnnaBridge 143:86740a56073b 179 /**
AnnaBridge 143:86740a56073b 180 * @brief Return current Watchdog Counter Value (7 bits counter value)
AnnaBridge 143:86740a56073b 181 * @rmtoll CR T LL_WWDG_GetCounter
AnnaBridge 143:86740a56073b 182 * @param WWDGx WWDG Instance
AnnaBridge 143:86740a56073b 183 * @retval 7 bit Watchdog Counter value
AnnaBridge 143:86740a56073b 184 */
AnnaBridge 143:86740a56073b 185 __STATIC_INLINE uint32_t LL_WWDG_GetCounter(WWDG_TypeDef *WWDGx)
AnnaBridge 143:86740a56073b 186 {
AnnaBridge 143:86740a56073b 187 return (uint32_t)(READ_BIT(WWDGx->CR, WWDG_CR_T));
AnnaBridge 143:86740a56073b 188 }
AnnaBridge 143:86740a56073b 189
AnnaBridge 143:86740a56073b 190 /**
AnnaBridge 143:86740a56073b 191 * @brief Set the time base of the prescaler (WDGTB).
AnnaBridge 143:86740a56073b 192 * @note Prescaler is used to apply ratio on PCLK clock, so that Watchdog counter
AnnaBridge 143:86740a56073b 193 * is decremented every (4096 x 2expWDGTB) PCLK cycles
AnnaBridge 143:86740a56073b 194 * @rmtoll CFR WDGTB LL_WWDG_SetPrescaler
AnnaBridge 143:86740a56073b 195 * @param WWDGx WWDG Instance
AnnaBridge 143:86740a56073b 196 * @param Prescaler This parameter can be one of the following values:
AnnaBridge 143:86740a56073b 197 * @arg @ref LL_WWDG_PRESCALER_1
AnnaBridge 143:86740a56073b 198 * @arg @ref LL_WWDG_PRESCALER_2
AnnaBridge 143:86740a56073b 199 * @arg @ref LL_WWDG_PRESCALER_4
AnnaBridge 143:86740a56073b 200 * @arg @ref LL_WWDG_PRESCALER_8
AnnaBridge 143:86740a56073b 201 * @retval None
AnnaBridge 143:86740a56073b 202 */
AnnaBridge 143:86740a56073b 203 __STATIC_INLINE void LL_WWDG_SetPrescaler(WWDG_TypeDef *WWDGx, uint32_t Prescaler)
AnnaBridge 143:86740a56073b 204 {
AnnaBridge 143:86740a56073b 205 MODIFY_REG(WWDGx->CFR, WWDG_CFR_WDGTB, Prescaler);
AnnaBridge 143:86740a56073b 206 }
AnnaBridge 143:86740a56073b 207
AnnaBridge 143:86740a56073b 208 /**
AnnaBridge 143:86740a56073b 209 * @brief Return current Watchdog Prescaler Value
AnnaBridge 143:86740a56073b 210 * @rmtoll CFR WDGTB LL_WWDG_GetPrescaler
AnnaBridge 143:86740a56073b 211 * @param WWDGx WWDG Instance
AnnaBridge 143:86740a56073b 212 * @retval Returned value can be one of the following values:
AnnaBridge 143:86740a56073b 213 * @arg @ref LL_WWDG_PRESCALER_1
AnnaBridge 143:86740a56073b 214 * @arg @ref LL_WWDG_PRESCALER_2
AnnaBridge 143:86740a56073b 215 * @arg @ref LL_WWDG_PRESCALER_4
AnnaBridge 143:86740a56073b 216 * @arg @ref LL_WWDG_PRESCALER_8
AnnaBridge 143:86740a56073b 217 */
AnnaBridge 143:86740a56073b 218 __STATIC_INLINE uint32_t LL_WWDG_GetPrescaler(WWDG_TypeDef *WWDGx)
AnnaBridge 143:86740a56073b 219 {
AnnaBridge 143:86740a56073b 220 return (uint32_t)(READ_BIT(WWDGx->CFR, WWDG_CFR_WDGTB));
AnnaBridge 143:86740a56073b 221 }
AnnaBridge 143:86740a56073b 222
AnnaBridge 143:86740a56073b 223 /**
AnnaBridge 143:86740a56073b 224 * @brief Set the Watchdog Window value to be compared to the downcounter (7-bits W[6:0]).
AnnaBridge 143:86740a56073b 225 * @note This window value defines when write in the WWDG_CR register
AnnaBridge 143:86740a56073b 226 * to program Watchdog counter is allowed.
AnnaBridge 143:86740a56073b 227 * Watchdog counter value update must occur only when the counter value
AnnaBridge 143:86740a56073b 228 * is lower than the Watchdog window register value.
AnnaBridge 143:86740a56073b 229 * Otherwise, a MCU reset is generated if the 7-bit Watchdog counter value
AnnaBridge 143:86740a56073b 230 * (in the control register) is refreshed before the downcounter has reached
AnnaBridge 143:86740a56073b 231 * the watchdog window register value.
AnnaBridge 143:86740a56073b 232 * Physically is possible to set the Window lower then 0x40 but it is not recommended.
AnnaBridge 143:86740a56073b 233 * To generate an immediate reset, it is possible to set the Counter lower than 0x40.
AnnaBridge 143:86740a56073b 234 * @rmtoll CFR W LL_WWDG_SetWindow
AnnaBridge 143:86740a56073b 235 * @param WWDGx WWDG Instance
AnnaBridge 143:86740a56073b 236 * @param Window 0x00..0x7F (7 bit Window value)
AnnaBridge 143:86740a56073b 237 * @retval None
AnnaBridge 143:86740a56073b 238 */
AnnaBridge 143:86740a56073b 239 __STATIC_INLINE void LL_WWDG_SetWindow(WWDG_TypeDef *WWDGx, uint32_t Window)
AnnaBridge 143:86740a56073b 240 {
AnnaBridge 143:86740a56073b 241 MODIFY_REG(WWDGx->CFR, WWDG_CFR_W, Window);
AnnaBridge 143:86740a56073b 242 }
AnnaBridge 143:86740a56073b 243
AnnaBridge 143:86740a56073b 244 /**
AnnaBridge 143:86740a56073b 245 * @brief Return current Watchdog Window Value (7 bits value)
AnnaBridge 143:86740a56073b 246 * @rmtoll CFR W LL_WWDG_GetWindow
AnnaBridge 143:86740a56073b 247 * @param WWDGx WWDG Instance
AnnaBridge 143:86740a56073b 248 * @retval 7 bit Watchdog Window value
AnnaBridge 143:86740a56073b 249 */
AnnaBridge 143:86740a56073b 250 __STATIC_INLINE uint32_t LL_WWDG_GetWindow(WWDG_TypeDef *WWDGx)
AnnaBridge 143:86740a56073b 251 {
AnnaBridge 143:86740a56073b 252 return (uint32_t)(READ_BIT(WWDGx->CFR, WWDG_CFR_W));
AnnaBridge 143:86740a56073b 253 }
AnnaBridge 143:86740a56073b 254
AnnaBridge 143:86740a56073b 255 /**
AnnaBridge 143:86740a56073b 256 * @}
AnnaBridge 143:86740a56073b 257 */
AnnaBridge 143:86740a56073b 258
AnnaBridge 143:86740a56073b 259 /** @defgroup WWDG_LL_EF_FLAG_Management FLAG_Management
AnnaBridge 143:86740a56073b 260 * @{
AnnaBridge 143:86740a56073b 261 */
AnnaBridge 143:86740a56073b 262 /**
AnnaBridge 143:86740a56073b 263 * @brief Indicates if the WWDG Early Wakeup Interrupt Flag is set or not.
AnnaBridge 143:86740a56073b 264 * @note This bit is set by hardware when the counter has reached the value 0x40.
AnnaBridge 143:86740a56073b 265 * It must be cleared by software by writing 0.
AnnaBridge 143:86740a56073b 266 * A write of 1 has no effect. This bit is also set if the interrupt is not enabled.
AnnaBridge 143:86740a56073b 267 * @rmtoll SR EWIF LL_WWDG_IsActiveFlag_EWKUP
AnnaBridge 143:86740a56073b 268 * @param WWDGx WWDG Instance
AnnaBridge 143:86740a56073b 269 * @retval State of bit (1 or 0).
AnnaBridge 143:86740a56073b 270 */
AnnaBridge 143:86740a56073b 271 __STATIC_INLINE uint32_t LL_WWDG_IsActiveFlag_EWKUP(WWDG_TypeDef *WWDGx)
AnnaBridge 143:86740a56073b 272 {
AnnaBridge 143:86740a56073b 273 return (READ_BIT(WWDGx->SR, WWDG_SR_EWIF) == (WWDG_SR_EWIF));
AnnaBridge 143:86740a56073b 274 }
AnnaBridge 143:86740a56073b 275
AnnaBridge 143:86740a56073b 276 /**
AnnaBridge 143:86740a56073b 277 * @brief Clear WWDG Early Wakeup Interrupt Flag (EWIF)
AnnaBridge 143:86740a56073b 278 * @rmtoll SR EWIF LL_WWDG_ClearFlag_EWKUP
AnnaBridge 143:86740a56073b 279 * @param WWDGx WWDG Instance
AnnaBridge 143:86740a56073b 280 * @retval None
AnnaBridge 143:86740a56073b 281 */
AnnaBridge 143:86740a56073b 282 __STATIC_INLINE void LL_WWDG_ClearFlag_EWKUP(WWDG_TypeDef *WWDGx)
AnnaBridge 143:86740a56073b 283 {
AnnaBridge 143:86740a56073b 284 WRITE_REG(WWDGx->SR, ~WWDG_SR_EWIF);
AnnaBridge 143:86740a56073b 285 }
AnnaBridge 143:86740a56073b 286
AnnaBridge 143:86740a56073b 287 /**
AnnaBridge 143:86740a56073b 288 * @}
AnnaBridge 143:86740a56073b 289 */
AnnaBridge 143:86740a56073b 290
AnnaBridge 143:86740a56073b 291 /** @defgroup WWDG_LL_EF_IT_Management IT_Management
AnnaBridge 143:86740a56073b 292 * @{
AnnaBridge 143:86740a56073b 293 */
AnnaBridge 143:86740a56073b 294 /**
AnnaBridge 143:86740a56073b 295 * @brief Enable the Early Wakeup Interrupt.
AnnaBridge 143:86740a56073b 296 * @note When set, an interrupt occurs whenever the counter reaches value 0x40.
AnnaBridge 143:86740a56073b 297 * This interrupt is only cleared by hardware after a reset
AnnaBridge 143:86740a56073b 298 * @rmtoll CFR EWI LL_WWDG_EnableIT_EWKUP
AnnaBridge 143:86740a56073b 299 * @param WWDGx WWDG Instance
AnnaBridge 143:86740a56073b 300 * @retval None
AnnaBridge 143:86740a56073b 301 */
AnnaBridge 143:86740a56073b 302 __STATIC_INLINE void LL_WWDG_EnableIT_EWKUP(WWDG_TypeDef *WWDGx)
AnnaBridge 143:86740a56073b 303 {
AnnaBridge 143:86740a56073b 304 SET_BIT(WWDGx->CFR, WWDG_CFR_EWI);
AnnaBridge 143:86740a56073b 305 }
AnnaBridge 143:86740a56073b 306
AnnaBridge 143:86740a56073b 307 /**
AnnaBridge 143:86740a56073b 308 * @brief Check if Early Wakeup Interrupt is enabled
AnnaBridge 143:86740a56073b 309 * @rmtoll CFR EWI LL_WWDG_IsEnabledIT_EWKUP
AnnaBridge 143:86740a56073b 310 * @param WWDGx WWDG Instance
AnnaBridge 143:86740a56073b 311 * @retval State of bit (1 or 0).
AnnaBridge 143:86740a56073b 312 */
AnnaBridge 143:86740a56073b 313 __STATIC_INLINE uint32_t LL_WWDG_IsEnabledIT_EWKUP(WWDG_TypeDef *WWDGx)
AnnaBridge 143:86740a56073b 314 {
AnnaBridge 143:86740a56073b 315 return (READ_BIT(WWDGx->CFR, WWDG_CFR_EWI) == (WWDG_CFR_EWI));
AnnaBridge 143:86740a56073b 316 }
AnnaBridge 143:86740a56073b 317
AnnaBridge 143:86740a56073b 318 /**
AnnaBridge 143:86740a56073b 319 * @}
AnnaBridge 143:86740a56073b 320 */
AnnaBridge 143:86740a56073b 321
AnnaBridge 143:86740a56073b 322 /**
AnnaBridge 143:86740a56073b 323 * @}
AnnaBridge 143:86740a56073b 324 */
AnnaBridge 143:86740a56073b 325
AnnaBridge 143:86740a56073b 326 /**
AnnaBridge 143:86740a56073b 327 * @}
AnnaBridge 143:86740a56073b 328 */
AnnaBridge 143:86740a56073b 329
AnnaBridge 143:86740a56073b 330 #endif /* WWDG */
AnnaBridge 143:86740a56073b 331
AnnaBridge 143:86740a56073b 332 /**
AnnaBridge 143:86740a56073b 333 * @}
AnnaBridge 143:86740a56073b 334 */
AnnaBridge 143:86740a56073b 335
AnnaBridge 143:86740a56073b 336 #ifdef __cplusplus
AnnaBridge 143:86740a56073b 337 }
AnnaBridge 143:86740a56073b 338 #endif
AnnaBridge 143:86740a56073b 339
AnnaBridge 143:86740a56073b 340 #endif /* __STM32L0xx_LL_WWDG_H */
AnnaBridge 143:86740a56073b 341
AnnaBridge 143:86740a56073b 342 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/