mbed official
The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more
mbed 2
This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.
TARGET_DISCO_L072CZ_LRWAN1/TARGET_STM/TARGET_STM32L0/device/stm32l0xx_hal_smbus.h@143:86740a56073b, 2017-05-26 (annotated)
- Committer:
- AnnaBridge
- Date:
- Fri May 26 12:30:20 2017 +0100
- Revision:
- 143:86740a56073b
- Child:
- 167:84c0a372a020
Release 143 of the mbed library.
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| AnnaBridge | 143:86740a56073b | 1 | /** |
| AnnaBridge | 143:86740a56073b | 2 | ****************************************************************************** |
| AnnaBridge | 143:86740a56073b | 3 | * @file stm32l0xx_hal_smbus.h |
| AnnaBridge | 143:86740a56073b | 4 | * @author MCD Application Team |
| AnnaBridge | 143:86740a56073b | 5 | * @version V1.7.0 |
| AnnaBridge | 143:86740a56073b | 6 | * @date 31-May-2016 |
| AnnaBridge | 143:86740a56073b | 7 | * @brief Header file of SMBUS HAL module. |
| AnnaBridge | 143:86740a56073b | 8 | ****************************************************************************** |
| AnnaBridge | 143:86740a56073b | 9 | * @attention |
| AnnaBridge | 143:86740a56073b | 10 | * |
| AnnaBridge | 143:86740a56073b | 11 | * <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2> |
| AnnaBridge | 143:86740a56073b | 12 | * |
| AnnaBridge | 143:86740a56073b | 13 | * Redistribution and use in source and binary forms, with or without modification, |
| AnnaBridge | 143:86740a56073b | 14 | * are permitted provided that the following conditions are met: |
| AnnaBridge | 143:86740a56073b | 15 | * 1. Redistributions of source code must retain the above copyright notice, |
| AnnaBridge | 143:86740a56073b | 16 | * this list of conditions and the following disclaimer. |
| AnnaBridge | 143:86740a56073b | 17 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
| AnnaBridge | 143:86740a56073b | 18 | * this list of conditions and the following disclaimer in the documentation |
| AnnaBridge | 143:86740a56073b | 19 | * and/or other materials provided with the distribution. |
| AnnaBridge | 143:86740a56073b | 20 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
| AnnaBridge | 143:86740a56073b | 21 | * may be used to endorse or promote products derived from this software |
| AnnaBridge | 143:86740a56073b | 22 | * without specific prior written permission. |
| AnnaBridge | 143:86740a56073b | 23 | * |
| AnnaBridge | 143:86740a56073b | 24 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
| AnnaBridge | 143:86740a56073b | 25 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| AnnaBridge | 143:86740a56073b | 26 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| AnnaBridge | 143:86740a56073b | 27 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
| AnnaBridge | 143:86740a56073b | 28 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
| AnnaBridge | 143:86740a56073b | 29 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
| AnnaBridge | 143:86740a56073b | 30 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
| AnnaBridge | 143:86740a56073b | 31 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
| AnnaBridge | 143:86740a56073b | 32 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
| AnnaBridge | 143:86740a56073b | 33 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| AnnaBridge | 143:86740a56073b | 34 | * |
| AnnaBridge | 143:86740a56073b | 35 | ****************************************************************************** |
| AnnaBridge | 143:86740a56073b | 36 | */ |
| AnnaBridge | 143:86740a56073b | 37 | |
| AnnaBridge | 143:86740a56073b | 38 | /* Define to prevent recursive inclusion -------------------------------------*/ |
| AnnaBridge | 143:86740a56073b | 39 | #ifndef __STM32L0xx_HAL_SMBUS_H |
| AnnaBridge | 143:86740a56073b | 40 | #define __STM32L0xx_HAL_SMBUS_H |
| AnnaBridge | 143:86740a56073b | 41 | |
| AnnaBridge | 143:86740a56073b | 42 | #ifdef __cplusplus |
| AnnaBridge | 143:86740a56073b | 43 | extern "C" { |
| AnnaBridge | 143:86740a56073b | 44 | #endif |
| AnnaBridge | 143:86740a56073b | 45 | |
| AnnaBridge | 143:86740a56073b | 46 | /* Includes ------------------------------------------------------------------*/ |
| AnnaBridge | 143:86740a56073b | 47 | #include "stm32l0xx_hal_def.h" |
| AnnaBridge | 143:86740a56073b | 48 | |
| AnnaBridge | 143:86740a56073b | 49 | /** @addtogroup STM32L0xx_HAL_Driver |
| AnnaBridge | 143:86740a56073b | 50 | * @{ |
| AnnaBridge | 143:86740a56073b | 51 | */ |
| AnnaBridge | 143:86740a56073b | 52 | |
| AnnaBridge | 143:86740a56073b | 53 | /** @defgroup SMBUS SMBUS |
| AnnaBridge | 143:86740a56073b | 54 | * @{ |
| AnnaBridge | 143:86740a56073b | 55 | */ |
| AnnaBridge | 143:86740a56073b | 56 | |
| AnnaBridge | 143:86740a56073b | 57 | /* Exported types ------------------------------------------------------------*/ |
| AnnaBridge | 143:86740a56073b | 58 | /** @defgroup SMBUS_Exported_Types SMBUS Exported Types |
| AnnaBridge | 143:86740a56073b | 59 | * @{ |
| AnnaBridge | 143:86740a56073b | 60 | */ |
| AnnaBridge | 143:86740a56073b | 61 | |
| AnnaBridge | 143:86740a56073b | 62 | /** |
| AnnaBridge | 143:86740a56073b | 63 | * @brief SMBUS Configuration Structure definition |
| AnnaBridge | 143:86740a56073b | 64 | */ |
| AnnaBridge | 143:86740a56073b | 65 | typedef struct |
| AnnaBridge | 143:86740a56073b | 66 | { |
| AnnaBridge | 143:86740a56073b | 67 | uint32_t Timing; /*!< Specifies the SMBUS_TIMINGR_register value. |
| AnnaBridge | 143:86740a56073b | 68 | This parameter calculated by referring to SMBUS initialization |
| AnnaBridge | 143:86740a56073b | 69 | section in Reference manual */ |
| AnnaBridge | 143:86740a56073b | 70 | |
| AnnaBridge | 143:86740a56073b | 71 | uint32_t AnalogFilter; /*!< Specifies if Analog Filter is enable or not. |
| AnnaBridge | 143:86740a56073b | 72 | This parameter can be a a value of @ref SMBUS_Analog_Filter */ |
| AnnaBridge | 143:86740a56073b | 73 | |
| AnnaBridge | 143:86740a56073b | 74 | uint32_t OwnAddress1; /*!< Specifies the first device own address. |
| AnnaBridge | 143:86740a56073b | 75 | This parameter can be a 7-bit or 10-bit address. */ |
| AnnaBridge | 143:86740a56073b | 76 | |
| AnnaBridge | 143:86740a56073b | 77 | uint32_t AddressingMode; /*!< Specifies if 7-bit or 10-bit addressing mode for master is selected. |
| AnnaBridge | 143:86740a56073b | 78 | This parameter can be a value of @ref SMBUS_addressing_mode */ |
| AnnaBridge | 143:86740a56073b | 79 | |
| AnnaBridge | 143:86740a56073b | 80 | uint32_t DualAddressMode; /*!< Specifies if dual addressing mode is selected. |
| AnnaBridge | 143:86740a56073b | 81 | This parameter can be a value of @ref SMBUS_dual_addressing_mode */ |
| AnnaBridge | 143:86740a56073b | 82 | |
| AnnaBridge | 143:86740a56073b | 83 | uint32_t OwnAddress2; /*!< Specifies the second device own address if dual addressing mode is selected |
| AnnaBridge | 143:86740a56073b | 84 | This parameter can be a 7-bit address. */ |
| AnnaBridge | 143:86740a56073b | 85 | |
| AnnaBridge | 143:86740a56073b | 86 | uint32_t OwnAddress2Masks; /*!< Specifies the acknoledge mask address second device own address if dual addressing mode is selected |
| AnnaBridge | 143:86740a56073b | 87 | This parameter can be a value of @ref SMBUS_own_address2_masks */ |
| AnnaBridge | 143:86740a56073b | 88 | |
| AnnaBridge | 143:86740a56073b | 89 | uint32_t GeneralCallMode; /*!< Specifies if general call mode is selected. |
| AnnaBridge | 143:86740a56073b | 90 | This parameter can be a value of @ref SMBUS_general_call_addressing_mode */ |
| AnnaBridge | 143:86740a56073b | 91 | |
| AnnaBridge | 143:86740a56073b | 92 | uint32_t NoStretchMode; /*!< Specifies if nostretch mode is selected. |
| AnnaBridge | 143:86740a56073b | 93 | This parameter can be a value of @ref SMBUS_nostretch_mode */ |
| AnnaBridge | 143:86740a56073b | 94 | |
| AnnaBridge | 143:86740a56073b | 95 | uint32_t PacketErrorCheckMode; /*!< Specifies if Packet Error Check mode is selected. |
| AnnaBridge | 143:86740a56073b | 96 | This parameter can be a value of @ref SMBUS_packet_error_check_mode */ |
| AnnaBridge | 143:86740a56073b | 97 | |
| AnnaBridge | 143:86740a56073b | 98 | uint32_t PeripheralMode; /*!< Specifies which mode of Periphal is selected. |
| AnnaBridge | 143:86740a56073b | 99 | This parameter can be a value of @ref SMBUS_peripheral_mode */ |
| AnnaBridge | 143:86740a56073b | 100 | |
| AnnaBridge | 143:86740a56073b | 101 | uint32_t SMBusTimeout; /*!< Specifies the content of the 32 Bits SMBUS_TIMEOUT_register value. |
| AnnaBridge | 143:86740a56073b | 102 | (Enable bits and different timeout values) |
| AnnaBridge | 143:86740a56073b | 103 | This parameter calculated by referring to SMBUS initialization |
| AnnaBridge | 143:86740a56073b | 104 | section in Reference manual */ |
| AnnaBridge | 143:86740a56073b | 105 | } SMBUS_InitTypeDef; |
| AnnaBridge | 143:86740a56073b | 106 | |
| AnnaBridge | 143:86740a56073b | 107 | /** @defgroup SMBUS_State SMBUS State |
| AnnaBridge | 143:86740a56073b | 108 | * @brief HAL States definition |
| AnnaBridge | 143:86740a56073b | 109 | * @{ |
| AnnaBridge | 143:86740a56073b | 110 | */ |
| AnnaBridge | 143:86740a56073b | 111 | #define HAL_SMBUS_STATE_RESET 0x00U /*!< SMBUS not yet initialized or disabled */ |
| AnnaBridge | 143:86740a56073b | 112 | #define HAL_SMBUS_STATE_READY 0x01U /*!< SMBUS initialized and ready for use */ |
| AnnaBridge | 143:86740a56073b | 113 | #define HAL_SMBUS_STATE_BUSY 0x02U /*!< SMBUS internal process is ongoing */ |
| AnnaBridge | 143:86740a56073b | 114 | #define HAL_SMBUS_STATE_MASTER_BUSY_TX 0x12U /*!< Master Data Transmission process is ongoing */ |
| AnnaBridge | 143:86740a56073b | 115 | #define HAL_SMBUS_STATE_MASTER_BUSY_RX 0x22U /*!< Master Data Reception process is ongoing */ |
| AnnaBridge | 143:86740a56073b | 116 | #define HAL_SMBUS_STATE_SLAVE_BUSY_TX 0x32U /*!< Slave Data Transmission process is ongoing */ |
| AnnaBridge | 143:86740a56073b | 117 | #define HAL_SMBUS_STATE_SLAVE_BUSY_RX 0x42U /*!< Slave Data Reception process is ongoing */ |
| AnnaBridge | 143:86740a56073b | 118 | #define HAL_SMBUS_STATE_TIMEOUT 0x03U /*!< Timeout state */ |
| AnnaBridge | 143:86740a56073b | 119 | #define HAL_SMBUS_STATE_ERROR 0x04U /*!< Reception process is ongoing */ |
| AnnaBridge | 143:86740a56073b | 120 | #define HAL_SMBUS_STATE_LISTEN 0x08U /*!< Address Listen Mode is ongoing */ |
| AnnaBridge | 143:86740a56073b | 121 | /** |
| AnnaBridge | 143:86740a56073b | 122 | * @} |
| AnnaBridge | 143:86740a56073b | 123 | */ |
| AnnaBridge | 143:86740a56073b | 124 | |
| AnnaBridge | 143:86740a56073b | 125 | /** @defgroup SMBUS_Error_Code SMBUS Error Code |
| AnnaBridge | 143:86740a56073b | 126 | * @brief SMBUS Error Code |
| AnnaBridge | 143:86740a56073b | 127 | * @{ |
| AnnaBridge | 143:86740a56073b | 128 | */ |
| AnnaBridge | 143:86740a56073b | 129 | #define HAL_SMBUS_ERROR_NONE 0x00U /*!< No error */ |
| AnnaBridge | 143:86740a56073b | 130 | #define HAL_SMBUS_ERROR_BERR 0x01U /*!< BERR error */ |
| AnnaBridge | 143:86740a56073b | 131 | #define HAL_SMBUS_ERROR_ARLO 0x02U /*!< ARLO error */ |
| AnnaBridge | 143:86740a56073b | 132 | #define HAL_SMBUS_ERROR_ACKF 0x04U /*!< ACKF error */ |
| AnnaBridge | 143:86740a56073b | 133 | #define HAL_SMBUS_ERROR_OVR 0x08U /*!< OVR error */ |
| AnnaBridge | 143:86740a56073b | 134 | #define HAL_SMBUS_ERROR_HALTIMEOUT 0x10U /*!< Timeout error */ |
| AnnaBridge | 143:86740a56073b | 135 | #define HAL_SMBUS_ERROR_BUSTIMEOUT 0x20U /*!< Bus Timeout error */ |
| AnnaBridge | 143:86740a56073b | 136 | #define HAL_SMBUS_ERROR_ALERT 0x40U /*!< Alert error */ |
| AnnaBridge | 143:86740a56073b | 137 | #define HAL_SMBUS_ERROR_PECERR 0x80U /*!< PEC error */ |
| AnnaBridge | 143:86740a56073b | 138 | /** |
| AnnaBridge | 143:86740a56073b | 139 | * @} |
| AnnaBridge | 143:86740a56073b | 140 | */ |
| AnnaBridge | 143:86740a56073b | 141 | |
| AnnaBridge | 143:86740a56073b | 142 | /** |
| AnnaBridge | 143:86740a56073b | 143 | * @brief SMBUS handle Structure definition |
| AnnaBridge | 143:86740a56073b | 144 | */ |
| AnnaBridge | 143:86740a56073b | 145 | typedef struct |
| AnnaBridge | 143:86740a56073b | 146 | { |
| AnnaBridge | 143:86740a56073b | 147 | I2C_TypeDef *Instance; /*!< SMBUS registers base address */ |
| AnnaBridge | 143:86740a56073b | 148 | |
| AnnaBridge | 143:86740a56073b | 149 | SMBUS_InitTypeDef Init; /*!< SMBUS communication parameters */ |
| AnnaBridge | 143:86740a56073b | 150 | |
| AnnaBridge | 143:86740a56073b | 151 | uint8_t *pBuffPtr; /*!< Pointer to SMBUS transfer buffer */ |
| AnnaBridge | 143:86740a56073b | 152 | |
| AnnaBridge | 143:86740a56073b | 153 | uint16_t XferSize; /*!< SMBUS transfer size */ |
| AnnaBridge | 143:86740a56073b | 154 | |
| AnnaBridge | 143:86740a56073b | 155 | __IO uint16_t XferCount; /*!< SMBUS transfer counter */ |
| AnnaBridge | 143:86740a56073b | 156 | |
| AnnaBridge | 143:86740a56073b | 157 | __IO uint32_t XferOptions; /*!< SMBUS transfer options */ |
| AnnaBridge | 143:86740a56073b | 158 | |
| AnnaBridge | 143:86740a56073b | 159 | __IO uint32_t PreviousState; /*!< SMBUS communication Previous tate */ |
| AnnaBridge | 143:86740a56073b | 160 | |
| AnnaBridge | 143:86740a56073b | 161 | HAL_LockTypeDef Lock; /*!< SMBUS locking object */ |
| AnnaBridge | 143:86740a56073b | 162 | |
| AnnaBridge | 143:86740a56073b | 163 | __IO uint32_t State; /*!< SMBUS communication state */ |
| AnnaBridge | 143:86740a56073b | 164 | |
| AnnaBridge | 143:86740a56073b | 165 | __IO uint32_t ErrorCode; /*!< SMBUS Error code , see SMBUS_Error_Code */ |
| AnnaBridge | 143:86740a56073b | 166 | |
| AnnaBridge | 143:86740a56073b | 167 | }SMBUS_HandleTypeDef; |
| AnnaBridge | 143:86740a56073b | 168 | |
| AnnaBridge | 143:86740a56073b | 169 | /** |
| AnnaBridge | 143:86740a56073b | 170 | * @} |
| AnnaBridge | 143:86740a56073b | 171 | */ |
| AnnaBridge | 143:86740a56073b | 172 | |
| AnnaBridge | 143:86740a56073b | 173 | /* Exported constants --------------------------------------------------------*/ |
| AnnaBridge | 143:86740a56073b | 174 | |
| AnnaBridge | 143:86740a56073b | 175 | /** @defgroup SMBUS_Exported_Constants SMBUS Exported Constants |
| AnnaBridge | 143:86740a56073b | 176 | * @{ |
| AnnaBridge | 143:86740a56073b | 177 | */ |
| AnnaBridge | 143:86740a56073b | 178 | |
| AnnaBridge | 143:86740a56073b | 179 | /** @defgroup SMBUS_Analog_Filter SMBUS Analog Filter |
| AnnaBridge | 143:86740a56073b | 180 | * @{ |
| AnnaBridge | 143:86740a56073b | 181 | */ |
| AnnaBridge | 143:86740a56073b | 182 | #define SMBUS_ANALOGFILTER_ENABLE ((uint32_t)0x00000000U) |
| AnnaBridge | 143:86740a56073b | 183 | #define SMBUS_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF |
| AnnaBridge | 143:86740a56073b | 184 | |
| AnnaBridge | 143:86740a56073b | 185 | #define IS_SMBUS_ANALOG_FILTER(FILTER) (((FILTER) == SMBUS_ANALOGFILTER_ENABLE) || \ |
| AnnaBridge | 143:86740a56073b | 186 | ((FILTER) == SMBUS_ANALOGFILTER_DISABLE)) |
| AnnaBridge | 143:86740a56073b | 187 | /** |
| AnnaBridge | 143:86740a56073b | 188 | * @} |
| AnnaBridge | 143:86740a56073b | 189 | */ |
| AnnaBridge | 143:86740a56073b | 190 | |
| AnnaBridge | 143:86740a56073b | 191 | /** @defgroup SMBUS_addressing_mode SMBUS Addressing Mode |
| AnnaBridge | 143:86740a56073b | 192 | * @{ |
| AnnaBridge | 143:86740a56073b | 193 | */ |
| AnnaBridge | 143:86740a56073b | 194 | #define SMBUS_ADDRESSINGMODE_7BIT ((uint32_t)0x00000001U) |
| AnnaBridge | 143:86740a56073b | 195 | #define SMBUS_ADDRESSINGMODE_10BIT ((uint32_t)0x00000002U) |
| AnnaBridge | 143:86740a56073b | 196 | |
| AnnaBridge | 143:86740a56073b | 197 | #define IS_SMBUS_ADDRESSING_MODE(MODE) (((MODE) == SMBUS_ADDRESSINGMODE_7BIT) || \ |
| AnnaBridge | 143:86740a56073b | 198 | ((MODE) == SMBUS_ADDRESSINGMODE_10BIT)) |
| AnnaBridge | 143:86740a56073b | 199 | /** |
| AnnaBridge | 143:86740a56073b | 200 | * @} |
| AnnaBridge | 143:86740a56073b | 201 | */ |
| AnnaBridge | 143:86740a56073b | 202 | |
| AnnaBridge | 143:86740a56073b | 203 | /** @defgroup SMBUS_dual_addressing_mode SMBUS Dual Addressing Mode |
| AnnaBridge | 143:86740a56073b | 204 | * @{ |
| AnnaBridge | 143:86740a56073b | 205 | */ |
| AnnaBridge | 143:86740a56073b | 206 | |
| AnnaBridge | 143:86740a56073b | 207 | #define SMBUS_DUALADDRESS_DISABLE ((uint32_t)0x00000000U) |
| AnnaBridge | 143:86740a56073b | 208 | #define SMBUS_DUALADDRESS_ENABLE I2C_OAR2_OA2EN |
| AnnaBridge | 143:86740a56073b | 209 | |
| AnnaBridge | 143:86740a56073b | 210 | #define IS_SMBUS_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == SMBUS_DUALADDRESS_DISABLE) || \ |
| AnnaBridge | 143:86740a56073b | 211 | ((ADDRESS) == SMBUS_DUALADDRESS_ENABLE)) |
| AnnaBridge | 143:86740a56073b | 212 | /** |
| AnnaBridge | 143:86740a56073b | 213 | * @} |
| AnnaBridge | 143:86740a56073b | 214 | */ |
| AnnaBridge | 143:86740a56073b | 215 | |
| AnnaBridge | 143:86740a56073b | 216 | /** @defgroup SMBUS_own_address2_masks SMBUS Own Address2 Masks |
| AnnaBridge | 143:86740a56073b | 217 | * @{ |
| AnnaBridge | 143:86740a56073b | 218 | */ |
| AnnaBridge | 143:86740a56073b | 219 | |
| AnnaBridge | 143:86740a56073b | 220 | #define SMBUS_OA2_NOMASK ((uint8_t)0x00U) |
| AnnaBridge | 143:86740a56073b | 221 | #define SMBUS_OA2_MASK01 ((uint8_t)0x01U) |
| AnnaBridge | 143:86740a56073b | 222 | #define SMBUS_OA2_MASK02 ((uint8_t)0x02U) |
| AnnaBridge | 143:86740a56073b | 223 | #define SMBUS_OA2_MASK03 ((uint8_t)0x03U) |
| AnnaBridge | 143:86740a56073b | 224 | #define SMBUS_OA2_MASK04 ((uint8_t)0x04U) |
| AnnaBridge | 143:86740a56073b | 225 | #define SMBUS_OA2_MASK05 ((uint8_t)0x05U) |
| AnnaBridge | 143:86740a56073b | 226 | #define SMBUS_OA2_MASK06 ((uint8_t)0x06U) |
| AnnaBridge | 143:86740a56073b | 227 | #define SMBUS_OA2_MASK07 ((uint8_t)0x07U) |
| AnnaBridge | 143:86740a56073b | 228 | |
| AnnaBridge | 143:86740a56073b | 229 | #define IS_SMBUS_OWN_ADDRESS2_MASK(MASK) (((MASK) == SMBUS_OA2_NOMASK) || \ |
| AnnaBridge | 143:86740a56073b | 230 | ((MASK) == SMBUS_OA2_MASK01) || \ |
| AnnaBridge | 143:86740a56073b | 231 | ((MASK) == SMBUS_OA2_MASK02) || \ |
| AnnaBridge | 143:86740a56073b | 232 | ((MASK) == SMBUS_OA2_MASK03) || \ |
| AnnaBridge | 143:86740a56073b | 233 | ((MASK) == SMBUS_OA2_MASK04) || \ |
| AnnaBridge | 143:86740a56073b | 234 | ((MASK) == SMBUS_OA2_MASK05) || \ |
| AnnaBridge | 143:86740a56073b | 235 | ((MASK) == SMBUS_OA2_MASK06) || \ |
| AnnaBridge | 143:86740a56073b | 236 | ((MASK) == SMBUS_OA2_MASK07)) |
| AnnaBridge | 143:86740a56073b | 237 | /** |
| AnnaBridge | 143:86740a56073b | 238 | * @} |
| AnnaBridge | 143:86740a56073b | 239 | */ |
| AnnaBridge | 143:86740a56073b | 240 | |
| AnnaBridge | 143:86740a56073b | 241 | |
| AnnaBridge | 143:86740a56073b | 242 | /** @defgroup SMBUS_general_call_addressing_mode SMBUS General Call Enabling |
| AnnaBridge | 143:86740a56073b | 243 | * @{ |
| AnnaBridge | 143:86740a56073b | 244 | */ |
| AnnaBridge | 143:86740a56073b | 245 | #define SMBUS_GENERALCALL_DISABLE ((uint32_t)0x00000000U) |
| AnnaBridge | 143:86740a56073b | 246 | #define SMBUS_GENERALCALL_ENABLE I2C_CR1_GCEN |
| AnnaBridge | 143:86740a56073b | 247 | |
| AnnaBridge | 143:86740a56073b | 248 | #define IS_SMBUS_GENERAL_CALL(CALL) (((CALL) == SMBUS_GENERALCALL_DISABLE) || \ |
| AnnaBridge | 143:86740a56073b | 249 | ((CALL) == SMBUS_GENERALCALL_ENABLE)) |
| AnnaBridge | 143:86740a56073b | 250 | /** |
| AnnaBridge | 143:86740a56073b | 251 | * @} |
| AnnaBridge | 143:86740a56073b | 252 | */ |
| AnnaBridge | 143:86740a56073b | 253 | |
| AnnaBridge | 143:86740a56073b | 254 | /** @defgroup SMBUS_nostretch_mode SMBUS Nostretch Enabling |
| AnnaBridge | 143:86740a56073b | 255 | * @{ |
| AnnaBridge | 143:86740a56073b | 256 | */ |
| AnnaBridge | 143:86740a56073b | 257 | #define SMBUS_NOSTRETCH_DISABLE ((uint32_t)0x00000000U) |
| AnnaBridge | 143:86740a56073b | 258 | #define SMBUS_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH |
| AnnaBridge | 143:86740a56073b | 259 | |
| AnnaBridge | 143:86740a56073b | 260 | #define IS_SMBUS_NO_STRETCH(STRETCH) (((STRETCH) == SMBUS_NOSTRETCH_DISABLE) || \ |
| AnnaBridge | 143:86740a56073b | 261 | ((STRETCH) == SMBUS_NOSTRETCH_ENABLE)) |
| AnnaBridge | 143:86740a56073b | 262 | /** |
| AnnaBridge | 143:86740a56073b | 263 | * @} |
| AnnaBridge | 143:86740a56073b | 264 | */ |
| AnnaBridge | 143:86740a56073b | 265 | |
| AnnaBridge | 143:86740a56073b | 266 | /** @defgroup SMBUS_packet_error_check_mode SMBUS Packet Error Check Enabling |
| AnnaBridge | 143:86740a56073b | 267 | * @{ |
| AnnaBridge | 143:86740a56073b | 268 | */ |
| AnnaBridge | 143:86740a56073b | 269 | #define SMBUS_PEC_DISABLE ((uint32_t)0x00000000U) |
| AnnaBridge | 143:86740a56073b | 270 | #define SMBUS_PEC_ENABLE I2C_CR1_PECEN |
| AnnaBridge | 143:86740a56073b | 271 | |
| AnnaBridge | 143:86740a56073b | 272 | #define IS_SMBUS_PEC(PEC) (((PEC) == SMBUS_PEC_DISABLE) || \ |
| AnnaBridge | 143:86740a56073b | 273 | ((PEC) == SMBUS_PEC_ENABLE)) |
| AnnaBridge | 143:86740a56073b | 274 | /** |
| AnnaBridge | 143:86740a56073b | 275 | * @} |
| AnnaBridge | 143:86740a56073b | 276 | */ |
| AnnaBridge | 143:86740a56073b | 277 | |
| AnnaBridge | 143:86740a56073b | 278 | /** @defgroup SMBUS_peripheral_mode SMBUS Peripheral Mode |
| AnnaBridge | 143:86740a56073b | 279 | * @{ |
| AnnaBridge | 143:86740a56073b | 280 | */ |
| AnnaBridge | 143:86740a56073b | 281 | #define SMBUS_PERIPHERAL_MODE_SMBUS_HOST (uint32_t)(I2C_CR1_SMBHEN) |
| AnnaBridge | 143:86740a56073b | 282 | #define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE (uint32_t)(0x00000000U) |
| AnnaBridge | 143:86740a56073b | 283 | #define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP (uint32_t)(I2C_CR1_SMBDEN) |
| AnnaBridge | 143:86740a56073b | 284 | |
| AnnaBridge | 143:86740a56073b | 285 | #define IS_SMBUS_PERIPHERAL_MODE(MODE) (((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_HOST) || \ |
| AnnaBridge | 143:86740a56073b | 286 | ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \ |
| AnnaBridge | 143:86740a56073b | 287 | ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP)) |
| AnnaBridge | 143:86740a56073b | 288 | /** |
| AnnaBridge | 143:86740a56073b | 289 | * @} |
| AnnaBridge | 143:86740a56073b | 290 | */ |
| AnnaBridge | 143:86740a56073b | 291 | |
| AnnaBridge | 143:86740a56073b | 292 | /** @defgroup SMBUS_ReloadEndMode_definition SMBUS Mode Definition |
| AnnaBridge | 143:86740a56073b | 293 | * @{ |
| AnnaBridge | 143:86740a56073b | 294 | */ |
| AnnaBridge | 143:86740a56073b | 295 | |
| AnnaBridge | 143:86740a56073b | 296 | #define SMBUS_SOFTEND_MODE ((uint32_t)0x00000000U) |
| AnnaBridge | 143:86740a56073b | 297 | #define SMBUS_RELOAD_MODE I2C_CR2_RELOAD |
| AnnaBridge | 143:86740a56073b | 298 | #define SMBUS_AUTOEND_MODE I2C_CR2_AUTOEND |
| AnnaBridge | 143:86740a56073b | 299 | #define SMBUS_SENDPEC_MODE I2C_CR2_PECBYTE |
| AnnaBridge | 143:86740a56073b | 300 | |
| AnnaBridge | 143:86740a56073b | 301 | #define IS_SMBUS_TRANSFER_MODE(MODE) (((MODE) == SMBUS_RELOAD_MODE) || \ |
| AnnaBridge | 143:86740a56073b | 302 | ((MODE) == SMBUS_AUTOEND_MODE) || \ |
| AnnaBridge | 143:86740a56073b | 303 | ((MODE) == SMBUS_SOFTEND_MODE) || \ |
| AnnaBridge | 143:86740a56073b | 304 | ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) || \ |
| AnnaBridge | 143:86740a56073b | 305 | ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_RELOAD_MODE)) || \ |
| AnnaBridge | 143:86740a56073b | 306 | ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE | SMBUS_RELOAD_MODE ))) |
| AnnaBridge | 143:86740a56073b | 307 | |
| AnnaBridge | 143:86740a56073b | 308 | /** |
| AnnaBridge | 143:86740a56073b | 309 | * @} |
| AnnaBridge | 143:86740a56073b | 310 | */ |
| AnnaBridge | 143:86740a56073b | 311 | |
| AnnaBridge | 143:86740a56073b | 312 | /** @defgroup SMBUS_StartStopMode_definition SMBUS StartStop Mode Definition |
| AnnaBridge | 143:86740a56073b | 313 | * @{ |
| AnnaBridge | 143:86740a56073b | 314 | */ |
| AnnaBridge | 143:86740a56073b | 315 | |
| AnnaBridge | 143:86740a56073b | 316 | #define SMBUS_NO_STARTSTOP ((uint32_t)0x00000000U) |
| AnnaBridge | 143:86740a56073b | 317 | #define SMBUS_GENERATE_STOP I2C_CR2_STOP |
| AnnaBridge | 143:86740a56073b | 318 | #define SMBUS_GENERATE_START_READ (uint32_t)(I2C_CR2_START | I2C_CR2_RD_WRN) |
| AnnaBridge | 143:86740a56073b | 319 | #define SMBUS_GENERATE_START_WRITE I2C_CR2_START |
| AnnaBridge | 143:86740a56073b | 320 | |
| AnnaBridge | 143:86740a56073b | 321 | #define IS_SMBUS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == SMBUS_GENERATE_STOP) || \ |
| AnnaBridge | 143:86740a56073b | 322 | ((REQUEST) == SMBUS_GENERATE_START_READ) || \ |
| AnnaBridge | 143:86740a56073b | 323 | ((REQUEST) == SMBUS_GENERATE_START_WRITE) || \ |
| AnnaBridge | 143:86740a56073b | 324 | ((REQUEST) == SMBUS_NO_STARTSTOP)) |
| AnnaBridge | 143:86740a56073b | 325 | /** |
| AnnaBridge | 143:86740a56073b | 326 | * @} |
| AnnaBridge | 143:86740a56073b | 327 | */ |
| AnnaBridge | 143:86740a56073b | 328 | |
| AnnaBridge | 143:86740a56073b | 329 | /** @defgroup SMBUS_XferOptions_definition SMBUS Transfer Request Definition |
| AnnaBridge | 143:86740a56073b | 330 | * @{ |
| AnnaBridge | 143:86740a56073b | 331 | */ |
| AnnaBridge | 143:86740a56073b | 332 | |
| AnnaBridge | 143:86740a56073b | 333 | #define SMBUS_FIRST_FRAME ((uint32_t)(SMBUS_SOFTEND_MODE)) |
| AnnaBridge | 143:86740a56073b | 334 | #define SMBUS_NEXT_FRAME ((uint32_t)(SMBUS_RELOAD_MODE | SMBUS_SOFTEND_MODE)) |
| AnnaBridge | 143:86740a56073b | 335 | #define SMBUS_FIRST_AND_LAST_FRAME_NO_PEC SMBUS_AUTOEND_MODE |
| AnnaBridge | 143:86740a56073b | 336 | #define SMBUS_LAST_FRAME_NO_PEC SMBUS_AUTOEND_MODE |
| AnnaBridge | 143:86740a56073b | 337 | #define SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) |
| AnnaBridge | 143:86740a56073b | 338 | #define SMBUS_LAST_FRAME_WITH_PEC ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) |
| AnnaBridge | 143:86740a56073b | 339 | |
| AnnaBridge | 143:86740a56073b | 340 | #define IS_SMBUS_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == SMBUS_FIRST_FRAME) || \ |
| AnnaBridge | 143:86740a56073b | 341 | ((REQUEST) == SMBUS_NEXT_FRAME) || \ |
| AnnaBridge | 143:86740a56073b | 342 | ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_NO_PEC) || \ |
| AnnaBridge | 143:86740a56073b | 343 | ((REQUEST) == SMBUS_LAST_FRAME_NO_PEC) || \ |
| AnnaBridge | 143:86740a56073b | 344 | ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC) || \ |
| AnnaBridge | 143:86740a56073b | 345 | ((REQUEST) == SMBUS_LAST_FRAME_WITH_PEC)) |
| AnnaBridge | 143:86740a56073b | 346 | |
| AnnaBridge | 143:86740a56073b | 347 | /** |
| AnnaBridge | 143:86740a56073b | 348 | * @} |
| AnnaBridge | 143:86740a56073b | 349 | */ |
| AnnaBridge | 143:86740a56073b | 350 | |
| AnnaBridge | 143:86740a56073b | 351 | /** @defgroup SMBUS_Interrupt_configuration_definition SMBUS Interrupt Configuration Definition |
| AnnaBridge | 143:86740a56073b | 352 | * @brief SMBUS Interrupt definition |
| AnnaBridge | 143:86740a56073b | 353 | * Elements values convention: 0xXXXXXXXX |
| AnnaBridge | 143:86740a56073b | 354 | * - XXXXXXXX : Interrupt control mask |
| AnnaBridge | 143:86740a56073b | 355 | * @{ |
| AnnaBridge | 143:86740a56073b | 356 | */ |
| AnnaBridge | 143:86740a56073b | 357 | #define SMBUS_IT_ERRI I2C_CR1_ERRIE |
| AnnaBridge | 143:86740a56073b | 358 | #define SMBUS_IT_TCI I2C_CR1_TCIE |
| AnnaBridge | 143:86740a56073b | 359 | #define SMBUS_IT_STOPI I2C_CR1_STOPIE |
| AnnaBridge | 143:86740a56073b | 360 | #define SMBUS_IT_NACKI I2C_CR1_NACKIE |
| AnnaBridge | 143:86740a56073b | 361 | #define SMBUS_IT_ADDRI I2C_CR1_ADDRIE |
| AnnaBridge | 143:86740a56073b | 362 | #define SMBUS_IT_RXI I2C_CR1_RXIE |
| AnnaBridge | 143:86740a56073b | 363 | #define SMBUS_IT_TXI I2C_CR1_TXIE |
| AnnaBridge | 143:86740a56073b | 364 | #define SMBUS_IT_TX (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_TXI) |
| AnnaBridge | 143:86740a56073b | 365 | #define SMBUS_IT_RX (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_NACKI | SMBUS_IT_RXI) |
| AnnaBridge | 143:86740a56073b | 366 | #define SMBUS_IT_ALERT (SMBUS_IT_ERRI) |
| AnnaBridge | 143:86740a56073b | 367 | #define SMBUS_IT_ADDR (SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI) |
| AnnaBridge | 143:86740a56073b | 368 | /** |
| AnnaBridge | 143:86740a56073b | 369 | * @} |
| AnnaBridge | 143:86740a56073b | 370 | */ |
| AnnaBridge | 143:86740a56073b | 371 | |
| AnnaBridge | 143:86740a56073b | 372 | /** @defgroup SMBUS_Flag_definition SMBUS Flag Definition |
| AnnaBridge | 143:86740a56073b | 373 | * @brief Flag definition |
| AnnaBridge | 143:86740a56073b | 374 | * Elements values convention: 0xXXXXYYYY |
| AnnaBridge | 143:86740a56073b | 375 | * - XXXXXXXX : Flag mask |
| AnnaBridge | 143:86740a56073b | 376 | * @{ |
| AnnaBridge | 143:86740a56073b | 377 | */ |
| AnnaBridge | 143:86740a56073b | 378 | |
| AnnaBridge | 143:86740a56073b | 379 | #define SMBUS_FLAG_TXE I2C_ISR_TXE |
| AnnaBridge | 143:86740a56073b | 380 | #define SMBUS_FLAG_TXIS I2C_ISR_TXIS |
| AnnaBridge | 143:86740a56073b | 381 | #define SMBUS_FLAG_RXNE I2C_ISR_RXNE |
| AnnaBridge | 143:86740a56073b | 382 | #define SMBUS_FLAG_ADDR I2C_ISR_ADDR |
| AnnaBridge | 143:86740a56073b | 383 | #define SMBUS_FLAG_AF I2C_ISR_NACKF |
| AnnaBridge | 143:86740a56073b | 384 | #define SMBUS_FLAG_STOPF I2C_ISR_STOPF |
| AnnaBridge | 143:86740a56073b | 385 | #define SMBUS_FLAG_TC I2C_ISR_TC |
| AnnaBridge | 143:86740a56073b | 386 | #define SMBUS_FLAG_TCR I2C_ISR_TCR |
| AnnaBridge | 143:86740a56073b | 387 | #define SMBUS_FLAG_BERR I2C_ISR_BERR |
| AnnaBridge | 143:86740a56073b | 388 | #define SMBUS_FLAG_ARLO I2C_ISR_ARLO |
| AnnaBridge | 143:86740a56073b | 389 | #define SMBUS_FLAG_OVR I2C_ISR_OVR |
| AnnaBridge | 143:86740a56073b | 390 | #define SMBUS_FLAG_PECERR I2C_ISR_PECERR |
| AnnaBridge | 143:86740a56073b | 391 | #define SMBUS_FLAG_TIMEOUT I2C_ISR_TIMEOUT |
| AnnaBridge | 143:86740a56073b | 392 | #define SMBUS_FLAG_ALERT I2C_ISR_ALERT |
| AnnaBridge | 143:86740a56073b | 393 | #define SMBUS_FLAG_BUSY I2C_ISR_BUSY |
| AnnaBridge | 143:86740a56073b | 394 | #define SMBUS_FLAG_DIR I2C_ISR_DIR |
| AnnaBridge | 143:86740a56073b | 395 | /** |
| AnnaBridge | 143:86740a56073b | 396 | * @} |
| AnnaBridge | 143:86740a56073b | 397 | */ |
| AnnaBridge | 143:86740a56073b | 398 | |
| AnnaBridge | 143:86740a56073b | 399 | /** |
| AnnaBridge | 143:86740a56073b | 400 | * @} |
| AnnaBridge | 143:86740a56073b | 401 | */ |
| AnnaBridge | 143:86740a56073b | 402 | |
| AnnaBridge | 143:86740a56073b | 403 | /* Exported macro ------------------------------------------------------------*/ |
| AnnaBridge | 143:86740a56073b | 404 | /** @defgroup SMBUS_Exported_Macros SMBUS Exported Macros |
| AnnaBridge | 143:86740a56073b | 405 | * @{ |
| AnnaBridge | 143:86740a56073b | 406 | */ |
| AnnaBridge | 143:86740a56073b | 407 | |
| AnnaBridge | 143:86740a56073b | 408 | /** @brief Reset SMBUS handle state |
| AnnaBridge | 143:86740a56073b | 409 | * @param __HANDLE__: specifies the SMBUS Handle. |
| AnnaBridge | 143:86740a56073b | 410 | * This parameter can be SMBUSx where x: 1 or 2 to select the SMBUS peripheral. |
| AnnaBridge | 143:86740a56073b | 411 | * @retval None |
| AnnaBridge | 143:86740a56073b | 412 | */ |
| AnnaBridge | 143:86740a56073b | 413 | #define __HAL_SMBUS_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SMBUS_STATE_RESET) |
| AnnaBridge | 143:86740a56073b | 414 | |
| AnnaBridge | 143:86740a56073b | 415 | /** @brief Enable or disable the specified SMBUS interrupts. |
| AnnaBridge | 143:86740a56073b | 416 | * @param __HANDLE__: specifies the SMBUS Handle. |
| AnnaBridge | 143:86740a56073b | 417 | * This parameter can be SMBUSx where x: 1 or 2 to select the SMBUS peripheral. |
| AnnaBridge | 143:86740a56073b | 418 | * @param __INTERRUPT__: specifies the interrupt source to enable or disable. |
| AnnaBridge | 143:86740a56073b | 419 | * This parameter can be one of the following values: |
| AnnaBridge | 143:86740a56073b | 420 | * @arg SMBUS_IT_ERRI: Errors interrupt enable |
| AnnaBridge | 143:86740a56073b | 421 | * @arg SMBUS_IT_TCI: Transfer complete interrupt enable |
| AnnaBridge | 143:86740a56073b | 422 | * @arg SMBUS_IT_STOPI: STOP detection interrupt enable |
| AnnaBridge | 143:86740a56073b | 423 | * @arg SMBUS_IT_NACKI: NACK received interrupt enable |
| AnnaBridge | 143:86740a56073b | 424 | * @arg SMBUS_IT_ADDRI: Address match interrupt enable |
| AnnaBridge | 143:86740a56073b | 425 | * @arg SMBUS_IT_RXI: RX interrupt enable |
| AnnaBridge | 143:86740a56073b | 426 | * @arg SMBUS_IT_TXI: TX interrupt enable |
| AnnaBridge | 143:86740a56073b | 427 | * |
| AnnaBridge | 143:86740a56073b | 428 | * @retval None |
| AnnaBridge | 143:86740a56073b | 429 | */ |
| AnnaBridge | 143:86740a56073b | 430 | |
| AnnaBridge | 143:86740a56073b | 431 | #define __HAL_SMBUS_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__)) |
| AnnaBridge | 143:86740a56073b | 432 | #define __HAL_SMBUS_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__))) |
| AnnaBridge | 143:86740a56073b | 433 | |
| AnnaBridge | 143:86740a56073b | 434 | /** @brief Checks if the specified SMBUS interrupt source is enabled or disabled. |
| AnnaBridge | 143:86740a56073b | 435 | * @param __HANDLE__: specifies the SMBUS Handle. |
| AnnaBridge | 143:86740a56073b | 436 | * This parameter can be SMBUSx where x: 1 or 2 to select the SMBUS peripheral. |
| AnnaBridge | 143:86740a56073b | 437 | * @param __INTERRUPT__: specifies the SMBUS interrupt source to check. |
| AnnaBridge | 143:86740a56073b | 438 | * This parameter can be one of the following values: |
| AnnaBridge | 143:86740a56073b | 439 | * @arg SMBUS_IT_ERRI: Errors interrupt enable |
| AnnaBridge | 143:86740a56073b | 440 | * @arg SMBUS_IT_TCI: Transfer complete interrupt enable |
| AnnaBridge | 143:86740a56073b | 441 | * @arg SMBUS_IT_STOPI: STOP detection interrupt enable |
| AnnaBridge | 143:86740a56073b | 442 | * @arg SMBUS_IT_NACKI: NACK received interrupt enable |
| AnnaBridge | 143:86740a56073b | 443 | * @arg SMBUS_IT_ADDRI: Address match interrupt enable |
| AnnaBridge | 143:86740a56073b | 444 | * @arg SMBUS_IT_RXI: RX interrupt enable |
| AnnaBridge | 143:86740a56073b | 445 | * @arg SMBUS_IT_TXI: TX interrupt enable |
| AnnaBridge | 143:86740a56073b | 446 | * |
| AnnaBridge | 143:86740a56073b | 447 | * @retval The new state of __IT__ (TRUE or FALSE). |
| AnnaBridge | 143:86740a56073b | 448 | */ |
| AnnaBridge | 143:86740a56073b | 449 | #define __HAL_SMBUS_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) |
| AnnaBridge | 143:86740a56073b | 450 | |
| AnnaBridge | 143:86740a56073b | 451 | /** @brief Checks whether the specified SMBUS flag is set or not. |
| AnnaBridge | 143:86740a56073b | 452 | * @param __HANDLE__: specifies the SMBUS Handle. |
| AnnaBridge | 143:86740a56073b | 453 | * This parameter can be SMBUSx where x: 1 or 2 to select the SMBUS peripheral. |
| AnnaBridge | 143:86740a56073b | 454 | * @param __FLAG__: specifies the flag to check. |
| AnnaBridge | 143:86740a56073b | 455 | * This parameter can be one of the following values: |
| AnnaBridge | 143:86740a56073b | 456 | * @arg SMBUS_FLAG_TXE: Transmit data register empty |
| AnnaBridge | 143:86740a56073b | 457 | * @arg SMBUS_FLAG_TXIS: Transmit interrupt status |
| AnnaBridge | 143:86740a56073b | 458 | * @arg SMBUS_FLAG_RXNE: Receive data register not empty |
| AnnaBridge | 143:86740a56073b | 459 | * @arg SMBUS_FLAG_ADDR: Address matched (slave mode) |
| AnnaBridge | 143:86740a56073b | 460 | * @arg SMBUS_FLAG_AF NACK received flag |
| AnnaBridge | 143:86740a56073b | 461 | * @arg SMBUS_FLAG_STOPF: STOP detection flag |
| AnnaBridge | 143:86740a56073b | 462 | * @arg SMBUS_FLAG_TC: Transfer complete (master mode) |
| AnnaBridge | 143:86740a56073b | 463 | * @arg SMBUS_FLAG_TCR: Transfer complete reload |
| AnnaBridge | 143:86740a56073b | 464 | * @arg SMBUS_FLAG_BERR: Bus error |
| AnnaBridge | 143:86740a56073b | 465 | * @arg SMBUS_FLAG_ARLO: Arbitration lost |
| AnnaBridge | 143:86740a56073b | 466 | * @arg SMBUS_FLAG_OVR: Overrun/Underrun |
| AnnaBridge | 143:86740a56073b | 467 | * @arg SMBUS_FLAG_PECERR: PEC error in reception |
| AnnaBridge | 143:86740a56073b | 468 | * @arg SMBUS_FLAG_TIMEOUT: Timeout or Tlow detection flag |
| AnnaBridge | 143:86740a56073b | 469 | * @arg SMBUS_FLAG_ALERT: SMBus alert |
| AnnaBridge | 143:86740a56073b | 470 | * @arg SMBUS_FLAG_BUSY: Bus busy |
| AnnaBridge | 143:86740a56073b | 471 | * @arg SMBUS_FLAG_DIR: Transfer direction (slave mode) |
| AnnaBridge | 143:86740a56073b | 472 | * @retval The new state of __FLAG__ (TRUE or FALSE). |
| AnnaBridge | 143:86740a56073b | 473 | */ |
| AnnaBridge | 143:86740a56073b | 474 | #define SMBUS_FLAG_MASK ((uint32_t)0x0001FFFFU) |
| AnnaBridge | 143:86740a56073b | 475 | #define __HAL_SMBUS_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & ((__FLAG__) & SMBUS_FLAG_MASK)) == ((__FLAG__) & SMBUS_FLAG_MASK))) |
| AnnaBridge | 143:86740a56073b | 476 | |
| AnnaBridge | 143:86740a56073b | 477 | /** @brief Clears the SMBUS pending flags which are cleared by writing 1 in a specific bit. |
| AnnaBridge | 143:86740a56073b | 478 | * @param __HANDLE__: specifies the SMBUS Handle. |
| AnnaBridge | 143:86740a56073b | 479 | * This parameter can be SMBUSx where x: 1 or 2 to select the SMBUS peripheral. |
| AnnaBridge | 143:86740a56073b | 480 | * @param __FLAG__: specifies the flag to clear. |
| AnnaBridge | 143:86740a56073b | 481 | * This parameter can be any combination of the following values: |
| AnnaBridge | 143:86740a56073b | 482 | * @arg SMBUS_FLAG_ADDR: Address matched (slave mode) |
| AnnaBridge | 143:86740a56073b | 483 | * @arg SMBUS_FLAG_AF: NACK received flag |
| AnnaBridge | 143:86740a56073b | 484 | * @arg SMBUS_FLAG_STOPF: STOP detection flag |
| AnnaBridge | 143:86740a56073b | 485 | * @arg SMBUS_FLAG_BERR: Bus error |
| AnnaBridge | 143:86740a56073b | 486 | * @arg SMBUS_FLAG_ARLO: Arbitration lost |
| AnnaBridge | 143:86740a56073b | 487 | * @arg SMBUS_FLAG_OVR: Overrun/Underrun |
| AnnaBridge | 143:86740a56073b | 488 | * @arg SMBUS_FLAG_PECERR: PEC error in reception |
| AnnaBridge | 143:86740a56073b | 489 | * @arg SMBUS_FLAG_TIMEOUT: Timeout or Tlow detection flag |
| AnnaBridge | 143:86740a56073b | 490 | * @arg SMBUS_FLAG_ALERT: SMBus alert |
| AnnaBridge | 143:86740a56073b | 491 | * @retval None |
| AnnaBridge | 143:86740a56073b | 492 | */ |
| AnnaBridge | 143:86740a56073b | 493 | #define __HAL_SMBUS_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = ((__FLAG__) & SMBUS_FLAG_MASK)) |
| AnnaBridge | 143:86740a56073b | 494 | |
| AnnaBridge | 143:86740a56073b | 495 | |
| AnnaBridge | 143:86740a56073b | 496 | #define __HAL_SMBUS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= I2C_CR1_PE) |
| AnnaBridge | 143:86740a56073b | 497 | #define __HAL_SMBUS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~I2C_CR1_PE) |
| AnnaBridge | 143:86740a56073b | 498 | |
| AnnaBridge | 143:86740a56073b | 499 | #define __SMBUS_RESET_CR1(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= (uint32_t)~((uint32_t)(I2C_CR1_SMBHEN | I2C_CR1_SMBDEN | I2C_CR1_PECEN))) |
| AnnaBridge | 143:86740a56073b | 500 | #define __SMBUS_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_RD_WRN))) |
| AnnaBridge | 143:86740a56073b | 501 | |
| AnnaBridge | 143:86740a56073b | 502 | #define __SMBUS_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == SMBUS_ADDRESSINGMODE_7BIT) ? (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & (~I2C_CR2_RD_WRN)) : \ |
| AnnaBridge | 143:86740a56073b | 503 | (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_ADD10) | (I2C_CR2_START)) & (~I2C_CR2_RD_WRN))) |
| AnnaBridge | 143:86740a56073b | 504 | |
| AnnaBridge | 143:86740a56073b | 505 | #define __SMBUS_GET_ADDR_MATCH(__HANDLE__) (((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) >> 17U) |
| AnnaBridge | 143:86740a56073b | 506 | #define __SMBUS_GET_DIR(__HANDLE__) (((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) >> 16U) |
| AnnaBridge | 143:86740a56073b | 507 | #define __SMBUS_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND) |
| AnnaBridge | 143:86740a56073b | 508 | #define __SMBUS_GET_PEC_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_PECBYTE) |
| AnnaBridge | 143:86740a56073b | 509 | #define __SMBUS_GET_ALERT_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 & I2C_CR1_ALERTEN) |
| AnnaBridge | 143:86740a56073b | 510 | #define __HAL_SMBUS_GENERATE_NACK(__HANDLE__) ((__HANDLE__)->Instance->CR2 |= I2C_CR2_NACK) |
| AnnaBridge | 143:86740a56073b | 511 | |
| AnnaBridge | 143:86740a56073b | 512 | #define IS_SMBUS_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= (uint32_t)0x000003FFU) |
| AnnaBridge | 143:86740a56073b | 513 | #define IS_SMBUS_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU) |
| AnnaBridge | 143:86740a56073b | 514 | /** |
| AnnaBridge | 143:86740a56073b | 515 | * @} |
| AnnaBridge | 143:86740a56073b | 516 | */ |
| AnnaBridge | 143:86740a56073b | 517 | |
| AnnaBridge | 143:86740a56073b | 518 | |
| AnnaBridge | 143:86740a56073b | 519 | /* Exported functions --------------------------------------------------------*/ |
| AnnaBridge | 143:86740a56073b | 520 | /** @defgroup SMBUS_Exported_Functions SMBUS Exported Functions |
| AnnaBridge | 143:86740a56073b | 521 | * @{ |
| AnnaBridge | 143:86740a56073b | 522 | */ |
| AnnaBridge | 143:86740a56073b | 523 | |
| AnnaBridge | 143:86740a56073b | 524 | /* Initialization and de-initialization functions ****************************/ |
| AnnaBridge | 143:86740a56073b | 525 | /* IO operation functions ****************************************************/ |
| AnnaBridge | 143:86740a56073b | 526 | /** @defgroup SMBUS_Exported_Functions_Group1 Initialization and de-initialization functions |
| AnnaBridge | 143:86740a56073b | 527 | * @{ |
| AnnaBridge | 143:86740a56073b | 528 | */ |
| AnnaBridge | 143:86740a56073b | 529 | HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 530 | HAL_StatusTypeDef HAL_SMBUS_DeInit (SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 531 | void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 532 | void HAL_SMBUS_MspDeInit(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 533 | /** |
| AnnaBridge | 143:86740a56073b | 534 | * @} |
| AnnaBridge | 143:86740a56073b | 535 | */ |
| AnnaBridge | 143:86740a56073b | 536 | |
| AnnaBridge | 143:86740a56073b | 537 | /* IO operation functions ****************************************************/ |
| AnnaBridge | 143:86740a56073b | 538 | /** @defgroup SMBUS_Exported_Functions_Group2 IO operation functions |
| AnnaBridge | 143:86740a56073b | 539 | * @{ |
| AnnaBridge | 143:86740a56073b | 540 | */ |
| AnnaBridge | 143:86740a56073b | 541 | HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 542 | HAL_StatusTypeDef HAL_SMBUS_DisableAlert_IT(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 543 | HAL_StatusTypeDef HAL_SMBUS_EnableListen_IT(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 544 | HAL_StatusTypeDef HAL_SMBUS_DisableListen_IT(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 545 | /* Aliases for inter STM32 series compatibility */ |
| AnnaBridge | 143:86740a56073b | 546 | #define HAL_SMBUS_EnableListen_IT HAL_SMBUS_EnableListen_IT |
| AnnaBridge | 143:86740a56073b | 547 | |
| AnnaBridge | 143:86740a56073b | 548 | /******* Blocking mode: Polling */ |
| AnnaBridge | 143:86740a56073b | 549 | HAL_StatusTypeDef HAL_SMBUS_IsDeviceReady(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout); |
| AnnaBridge | 143:86740a56073b | 550 | |
| AnnaBridge | 143:86740a56073b | 551 | /******* Non-Blocking mode: Interrupt */ |
| AnnaBridge | 143:86740a56073b | 552 | HAL_StatusTypeDef HAL_SMBUS_Master_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions); |
| AnnaBridge | 143:86740a56073b | 553 | HAL_StatusTypeDef HAL_SMBUS_Master_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions); |
| AnnaBridge | 143:86740a56073b | 554 | HAL_StatusTypeDef HAL_SMBUS_Master_Abort_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress); |
| AnnaBridge | 143:86740a56073b | 555 | HAL_StatusTypeDef HAL_SMBUS_Slave_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions); |
| AnnaBridge | 143:86740a56073b | 556 | HAL_StatusTypeDef HAL_SMBUS_Slave_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions); |
| AnnaBridge | 143:86740a56073b | 557 | |
| AnnaBridge | 143:86740a56073b | 558 | /******* SMBUS IRQHandler and Callbacks used in non blocking modes (Interrupt) */ |
| AnnaBridge | 143:86740a56073b | 559 | void HAL_SMBUS_EV_IRQHandler(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 560 | void HAL_SMBUS_ER_IRQHandler(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 561 | void HAL_SMBUS_MasterTxCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 562 | void HAL_SMBUS_MasterRxCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 563 | void HAL_SMBUS_SlaveTxCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 564 | void HAL_SMBUS_SlaveRxCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 565 | void HAL_SMBUS_AddrCallback(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, uint16_t AddrMatchCode); |
| AnnaBridge | 143:86740a56073b | 566 | void HAL_SMBUS_ListenCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 567 | /* Aliases for inter STM32 series compatibility */ |
| AnnaBridge | 143:86740a56073b | 568 | #define HAL_SMBUS_AddrCallback HAL_SMBUS_AddrCallback |
| AnnaBridge | 143:86740a56073b | 569 | #define HAL_SMBUS_ListenCpltCallback HAL_SMBUS_ListenCpltCallback |
| AnnaBridge | 143:86740a56073b | 570 | |
| AnnaBridge | 143:86740a56073b | 571 | void HAL_SMBUS_ErrorCallback(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 572 | /** |
| AnnaBridge | 143:86740a56073b | 573 | * @} |
| AnnaBridge | 143:86740a56073b | 574 | */ |
| AnnaBridge | 143:86740a56073b | 575 | |
| AnnaBridge | 143:86740a56073b | 576 | /* Peripheral State and Errors functions *************************************/ |
| AnnaBridge | 143:86740a56073b | 577 | /** @defgroup SMBUS_Exported_Functions_Group3 Peripheral State and Errors functions |
| AnnaBridge | 143:86740a56073b | 578 | * @{ |
| AnnaBridge | 143:86740a56073b | 579 | */ |
| AnnaBridge | 143:86740a56073b | 580 | uint32_t HAL_SMBUS_GetState(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 581 | uint32_t HAL_SMBUS_GetError(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 143:86740a56073b | 582 | |
| AnnaBridge | 143:86740a56073b | 583 | /** |
| AnnaBridge | 143:86740a56073b | 584 | * @} |
| AnnaBridge | 143:86740a56073b | 585 | */ |
| AnnaBridge | 143:86740a56073b | 586 | |
| AnnaBridge | 143:86740a56073b | 587 | /** |
| AnnaBridge | 143:86740a56073b | 588 | * @} |
| AnnaBridge | 143:86740a56073b | 589 | */ |
| AnnaBridge | 143:86740a56073b | 590 | |
| AnnaBridge | 143:86740a56073b | 591 | /* Define the private group ***********************************/ |
| AnnaBridge | 143:86740a56073b | 592 | /**************************************************************/ |
| AnnaBridge | 143:86740a56073b | 593 | /** @defgroup SMBUS_Private SMBUS_Private |
| AnnaBridge | 143:86740a56073b | 594 | * @{ |
| AnnaBridge | 143:86740a56073b | 595 | */ |
| AnnaBridge | 143:86740a56073b | 596 | /** |
| AnnaBridge | 143:86740a56073b | 597 | * @} |
| AnnaBridge | 143:86740a56073b | 598 | */ |
| AnnaBridge | 143:86740a56073b | 599 | /**************************************************************/ |
| AnnaBridge | 143:86740a56073b | 600 | |
| AnnaBridge | 143:86740a56073b | 601 | /** |
| AnnaBridge | 143:86740a56073b | 602 | * @} |
| AnnaBridge | 143:86740a56073b | 603 | */ |
| AnnaBridge | 143:86740a56073b | 604 | |
| AnnaBridge | 143:86740a56073b | 605 | /** |
| AnnaBridge | 143:86740a56073b | 606 | * @} |
| AnnaBridge | 143:86740a56073b | 607 | */ |
| AnnaBridge | 143:86740a56073b | 608 | #ifdef __cplusplus |
| AnnaBridge | 143:86740a56073b | 609 | } |
| AnnaBridge | 143:86740a56073b | 610 | #endif |
| AnnaBridge | 143:86740a56073b | 611 | |
| AnnaBridge | 143:86740a56073b | 612 | |
| AnnaBridge | 143:86740a56073b | 613 | #endif /* __STM32L0xx_HAL_SMBUS_H */ |
| AnnaBridge | 143:86740a56073b | 614 | |
| AnnaBridge | 143:86740a56073b | 615 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |
| AnnaBridge | 143:86740a56073b | 616 | |
| AnnaBridge | 143:86740a56073b | 617 |
