mbed official
The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more
mbed 2
This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.
TARGET_WALLBOT_BLE/TOOLCHAIN_GCC_ARM/nrf51_deprecated.h@172:65be27845400, 2019-02-20 (annotated)
- Committer:
- AnnaBridge
- Date:
- Wed Feb 20 20:53:29 2019 +0000
- Revision:
- 172:65be27845400
- Parent:
- 171:3a7713b1edbc
mbed library release version 165
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| AnnaBridge | 171:3a7713b1edbc | 1 | /* |
| AnnaBridge | 171:3a7713b1edbc | 2 | * Copyright (c) Nordic Semiconductor ASA |
| AnnaBridge | 171:3a7713b1edbc | 3 | * All rights reserved. |
| AnnaBridge | 171:3a7713b1edbc | 4 | * |
| AnnaBridge | 171:3a7713b1edbc | 5 | * Redistribution and use in source and binary forms, with or without modification, |
| AnnaBridge | 171:3a7713b1edbc | 6 | * are permitted provided that the following conditions are met: |
| AnnaBridge | 171:3a7713b1edbc | 7 | * |
| AnnaBridge | 171:3a7713b1edbc | 8 | * 1. Redistributions of source code must retain the above copyright notice, this |
| AnnaBridge | 171:3a7713b1edbc | 9 | * list of conditions and the following disclaimer. |
| AnnaBridge | 171:3a7713b1edbc | 10 | * |
| AnnaBridge | 171:3a7713b1edbc | 11 | * 2. Redistributions in binary form must reproduce the above copyright notice, this |
| AnnaBridge | 171:3a7713b1edbc | 12 | * list of conditions and the following disclaimer in the documentation and/or |
| AnnaBridge | 171:3a7713b1edbc | 13 | * other materials provided with the distribution. |
| AnnaBridge | 171:3a7713b1edbc | 14 | * |
| AnnaBridge | 171:3a7713b1edbc | 15 | * 3. Neither the name of Nordic Semiconductor ASA nor the names of other |
| AnnaBridge | 171:3a7713b1edbc | 16 | * contributors to this software may be used to endorse or promote products |
| AnnaBridge | 171:3a7713b1edbc | 17 | * derived from this software without specific prior written permission. |
| AnnaBridge | 171:3a7713b1edbc | 18 | * |
| AnnaBridge | 171:3a7713b1edbc | 19 | * |
| AnnaBridge | 171:3a7713b1edbc | 20 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND |
| AnnaBridge | 171:3a7713b1edbc | 21 | * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED |
| AnnaBridge | 171:3a7713b1edbc | 22 | * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| AnnaBridge | 171:3a7713b1edbc | 23 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR |
| AnnaBridge | 171:3a7713b1edbc | 24 | * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES |
| AnnaBridge | 171:3a7713b1edbc | 25 | * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; |
| AnnaBridge | 171:3a7713b1edbc | 26 | * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON |
| AnnaBridge | 171:3a7713b1edbc | 27 | * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
| AnnaBridge | 171:3a7713b1edbc | 28 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS |
| AnnaBridge | 171:3a7713b1edbc | 29 | * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| AnnaBridge | 171:3a7713b1edbc | 30 | * |
| AnnaBridge | 171:3a7713b1edbc | 31 | */ |
| AnnaBridge | 171:3a7713b1edbc | 32 | |
| AnnaBridge | 171:3a7713b1edbc | 33 | #ifndef NRF51_DEPRECATED_H |
| AnnaBridge | 171:3a7713b1edbc | 34 | #define NRF51_DEPRECATED_H |
| AnnaBridge | 171:3a7713b1edbc | 35 | |
| AnnaBridge | 171:3a7713b1edbc | 36 | /*lint ++flb "Enter library region */ |
| AnnaBridge | 171:3a7713b1edbc | 37 | |
| AnnaBridge | 171:3a7713b1edbc | 38 | /* This file is given to prevent your SW from not compiling with the updates made to nrf51.h and |
| AnnaBridge | 171:3a7713b1edbc | 39 | * nrf51_bitfields.h. The macros defined in this file were available previously. Do not use these |
| AnnaBridge | 171:3a7713b1edbc | 40 | * macros on purpose. Use the ones defined in nrf51.h and nrf51_bitfields.h instead. |
| AnnaBridge | 171:3a7713b1edbc | 41 | */ |
| AnnaBridge | 171:3a7713b1edbc | 42 | |
| AnnaBridge | 171:3a7713b1edbc | 43 | /* NVMC */ |
| AnnaBridge | 171:3a7713b1edbc | 44 | /* The register ERASEPROTECTEDPAGE is called ERASEPCR0 in the documentation. */ |
| AnnaBridge | 171:3a7713b1edbc | 45 | #define ERASEPROTECTEDPAGE ERASEPCR0 |
| AnnaBridge | 171:3a7713b1edbc | 46 | |
| AnnaBridge | 171:3a7713b1edbc | 47 | |
| AnnaBridge | 171:3a7713b1edbc | 48 | /* LPCOMP */ |
| AnnaBridge | 171:3a7713b1edbc | 49 | /* The interrupt ISR was renamed. Adding old name to the macros. */ |
| AnnaBridge | 171:3a7713b1edbc | 50 | #define LPCOMP_COMP_IRQHandler LPCOMP_IRQHandler |
| AnnaBridge | 171:3a7713b1edbc | 51 | #define LPCOMP_COMP_IRQn LPCOMP_IRQn |
| AnnaBridge | 171:3a7713b1edbc | 52 | |
| AnnaBridge | 171:3a7713b1edbc | 53 | |
| AnnaBridge | 171:3a7713b1edbc | 54 | /* MPU */ |
| AnnaBridge | 171:3a7713b1edbc | 55 | /* The field MPU.PERR0.LPCOMP_COMP was renamed. Added into deprecated in case somebody was using the macros defined for it. */ |
| AnnaBridge | 171:3a7713b1edbc | 56 | #define MPU_PERR0_LPCOMP_COMP_Pos MPU_PERR0_LPCOMP_Pos |
| AnnaBridge | 171:3a7713b1edbc | 57 | #define MPU_PERR0_LPCOMP_COMP_Msk MPU_PERR0_LPCOMP_Msk |
| AnnaBridge | 171:3a7713b1edbc | 58 | #define MPU_PERR0_LPCOMP_COMP_InRegion1 MPU_PERR0_LPCOMP_InRegion1 |
| AnnaBridge | 171:3a7713b1edbc | 59 | #define MPU_PERR0_LPCOMP_COMP_InRegion0 MPU_PERR0_LPCOMP_InRegion0 |
| AnnaBridge | 171:3a7713b1edbc | 60 | |
| AnnaBridge | 171:3a7713b1edbc | 61 | |
| AnnaBridge | 171:3a7713b1edbc | 62 | /* POWER */ |
| AnnaBridge | 171:3a7713b1edbc | 63 | /* The field POWER.RAMON.OFFRAM3 was eliminated. Added into deprecated in case somebody was using the macros defined for it. */ |
| AnnaBridge | 171:3a7713b1edbc | 64 | #define POWER_RAMON_OFFRAM3_Pos (19UL) |
| AnnaBridge | 171:3a7713b1edbc | 65 | #define POWER_RAMON_OFFRAM3_Msk (0x1UL << POWER_RAMON_OFFRAM3_Pos) |
| AnnaBridge | 171:3a7713b1edbc | 66 | #define POWER_RAMON_OFFRAM3_RAM3Off (0UL) |
| AnnaBridge | 171:3a7713b1edbc | 67 | #define POWER_RAMON_OFFRAM3_RAM3On (1UL) |
| AnnaBridge | 171:3a7713b1edbc | 68 | /* The field POWER.RAMON.OFFRAM2 was eliminated. Added into deprecated in case somebody was using the macros defined for it. */ |
| AnnaBridge | 171:3a7713b1edbc | 69 | #define POWER_RAMON_OFFRAM2_Pos (18UL) |
| AnnaBridge | 171:3a7713b1edbc | 70 | #define POWER_RAMON_OFFRAM2_Msk (0x1UL << POWER_RAMON_OFFRAM2_Pos) |
| AnnaBridge | 171:3a7713b1edbc | 71 | #define POWER_RAMON_OFFRAM2_RAM2Off (0UL) |
| AnnaBridge | 171:3a7713b1edbc | 72 | #define POWER_RAMON_OFFRAM2_RAM2On (1UL) |
| AnnaBridge | 171:3a7713b1edbc | 73 | /* The field POWER.RAMON.ONRAM3 was eliminated. Added into deprecated in case somebody was using the macros defined for it. */ |
| AnnaBridge | 171:3a7713b1edbc | 74 | #define POWER_RAMON_ONRAM3_Pos (3UL) |
| AnnaBridge | 171:3a7713b1edbc | 75 | #define POWER_RAMON_ONRAM3_Msk (0x1UL << POWER_RAMON_ONRAM3_Pos) |
| AnnaBridge | 171:3a7713b1edbc | 76 | #define POWER_RAMON_ONRAM3_RAM3Off (0UL) |
| AnnaBridge | 171:3a7713b1edbc | 77 | #define POWER_RAMON_ONRAM3_RAM3On (1UL) |
| AnnaBridge | 171:3a7713b1edbc | 78 | /* The field POWER.RAMON.ONRAM2 was eliminated. Added into deprecated in case somebody was using the macros defined for it. */ |
| AnnaBridge | 171:3a7713b1edbc | 79 | #define POWER_RAMON_ONRAM2_Pos (2UL) |
| AnnaBridge | 171:3a7713b1edbc | 80 | #define POWER_RAMON_ONRAM2_Msk (0x1UL << POWER_RAMON_ONRAM2_Pos) |
| AnnaBridge | 171:3a7713b1edbc | 81 | #define POWER_RAMON_ONRAM2_RAM2Off (0UL) |
| AnnaBridge | 171:3a7713b1edbc | 82 | #define POWER_RAMON_ONRAM2_RAM2On (1UL) |
| AnnaBridge | 171:3a7713b1edbc | 83 | |
| AnnaBridge | 171:3a7713b1edbc | 84 | |
| AnnaBridge | 171:3a7713b1edbc | 85 | /* RADIO */ |
| AnnaBridge | 171:3a7713b1edbc | 86 | /* The enumerated value RADIO.TXPOWER.TXPOWER.Neg40dBm was renamed. Added into deprecated with the new macro name. */ |
| AnnaBridge | 171:3a7713b1edbc | 87 | #define RADIO_TXPOWER_TXPOWER_Neg40dBm RADIO_TXPOWER_TXPOWER_Neg30dBm |
| AnnaBridge | 171:3a7713b1edbc | 88 | /* The name of the field SKIPADDR was corrected. Old macros added for compatibility. */ |
| AnnaBridge | 171:3a7713b1edbc | 89 | #define RADIO_CRCCNF_SKIP_ADDR_Pos RADIO_CRCCNF_SKIPADDR_Pos |
| AnnaBridge | 171:3a7713b1edbc | 90 | #define RADIO_CRCCNF_SKIP_ADDR_Msk RADIO_CRCCNF_SKIPADDR_Msk |
| AnnaBridge | 171:3a7713b1edbc | 91 | #define RADIO_CRCCNF_SKIP_ADDR_Include RADIO_CRCCNF_SKIPADDR_Include |
| AnnaBridge | 171:3a7713b1edbc | 92 | #define RADIO_CRCCNF_SKIP_ADDR_Skip RADIO_CRCCNF_SKIPADDR_Skip |
| AnnaBridge | 171:3a7713b1edbc | 93 | /* The name of the field PLLLOCK was corrected. Old macros added for compatibility. */ |
| AnnaBridge | 171:3a7713b1edbc | 94 | #define RADIO_TEST_PLL_LOCK_Pos RADIO_TEST_PLLLOCK_Pos |
| AnnaBridge | 171:3a7713b1edbc | 95 | #define RADIO_TEST_PLL_LOCK_Msk RADIO_TEST_PLLLOCK_Msk |
| AnnaBridge | 171:3a7713b1edbc | 96 | #define RADIO_TEST_PLL_LOCK_Disabled RADIO_TEST_PLLLOCK_Disabled |
| AnnaBridge | 171:3a7713b1edbc | 97 | #define RADIO_TEST_PLL_LOCK_Enabled RADIO_TEST_PLLLOCK_Enabled |
| AnnaBridge | 171:3a7713b1edbc | 98 | /* The name of the field CONSTCARRIER was corrected. Old macros added for compatibility. */ |
| AnnaBridge | 171:3a7713b1edbc | 99 | #define RADIO_TEST_CONST_CARRIER_Pos RADIO_TEST_CONSTCARRIER_Pos |
| AnnaBridge | 171:3a7713b1edbc | 100 | #define RADIO_TEST_CONST_CARRIER_Msk RADIO_TEST_CONSTCARRIER_Msk |
| AnnaBridge | 171:3a7713b1edbc | 101 | #define RADIO_TEST_CONST_CARRIER_Disabled RADIO_TEST_CONSTCARRIER_Disabled |
| AnnaBridge | 171:3a7713b1edbc | 102 | #define RADIO_TEST_CONST_CARRIER_Enabled RADIO_TEST_CONSTCARRIER_Enabled |
| AnnaBridge | 171:3a7713b1edbc | 103 | |
| AnnaBridge | 171:3a7713b1edbc | 104 | |
| AnnaBridge | 171:3a7713b1edbc | 105 | /* FICR */ |
| AnnaBridge | 171:3a7713b1edbc | 106 | /* The registers FICR.SIZERAMBLOCK0, FICR.SIZERAMBLOCK1, FICR.SIZERAMBLOCK2 and FICR.SIZERAMBLOCK3 were renamed into an array. */ |
| AnnaBridge | 171:3a7713b1edbc | 107 | #define SIZERAMBLOCK0 SIZERAMBLOCKS |
| AnnaBridge | 171:3a7713b1edbc | 108 | #define SIZERAMBLOCK1 SIZERAMBLOCKS |
| AnnaBridge | 171:3a7713b1edbc | 109 | #define SIZERAMBLOCK2 SIZERAMBLOCK[2] /*!< Note that this macro will disapear when SIZERAMBLOCK array is eliminated. SIZERAMBLOCK is a deprecated array. */ |
| AnnaBridge | 171:3a7713b1edbc | 110 | #define SIZERAMBLOCK3 SIZERAMBLOCK[3] /*!< Note that this macro will disapear when SIZERAMBLOCK array is eliminated. SIZERAMBLOCK is a deprecated array. */ |
| AnnaBridge | 171:3a7713b1edbc | 111 | /* The registers FICR.DEVICEID0 and FICR.DEVICEID1 were renamed into an array. */ |
| AnnaBridge | 171:3a7713b1edbc | 112 | #define DEVICEID0 DEVICEID[0] |
| AnnaBridge | 171:3a7713b1edbc | 113 | #define DEVICEID1 DEVICEID[1] |
| AnnaBridge | 171:3a7713b1edbc | 114 | /* The registers FICR.ER0, FICR.ER1, FICR.ER2 and FICR.ER3 were renamed into an array. */ |
| AnnaBridge | 171:3a7713b1edbc | 115 | #define ER0 ER[0] |
| AnnaBridge | 171:3a7713b1edbc | 116 | #define ER1 ER[1] |
| AnnaBridge | 171:3a7713b1edbc | 117 | #define ER2 ER[2] |
| AnnaBridge | 171:3a7713b1edbc | 118 | #define ER3 ER[3] |
| AnnaBridge | 171:3a7713b1edbc | 119 | /* The registers FICR.IR0, FICR.IR1, FICR.IR2 and FICR.IR3 were renamed into an array. */ |
| AnnaBridge | 171:3a7713b1edbc | 120 | #define IR0 IR[0] |
| AnnaBridge | 171:3a7713b1edbc | 121 | #define IR1 IR[1] |
| AnnaBridge | 171:3a7713b1edbc | 122 | #define IR2 IR[2] |
| AnnaBridge | 171:3a7713b1edbc | 123 | #define IR3 IR[3] |
| AnnaBridge | 171:3a7713b1edbc | 124 | /* The registers FICR.DEVICEADDR0 and FICR.DEVICEADDR1 were renamed into an array. */ |
| AnnaBridge | 171:3a7713b1edbc | 125 | #define DEVICEADDR0 DEVICEADDR[0] |
| AnnaBridge | 171:3a7713b1edbc | 126 | #define DEVICEADDR1 DEVICEADDR[1] |
| AnnaBridge | 171:3a7713b1edbc | 127 | |
| AnnaBridge | 171:3a7713b1edbc | 128 | |
| AnnaBridge | 171:3a7713b1edbc | 129 | /* PPI */ |
| AnnaBridge | 171:3a7713b1edbc | 130 | /* The tasks PPI.TASKS_CHGxEN and PPI.TASKS_CHGxDIS were renamed into an array of structs. */ |
| AnnaBridge | 171:3a7713b1edbc | 131 | #define TASKS_CHG0EN TASKS_CHG[0].EN |
| AnnaBridge | 171:3a7713b1edbc | 132 | #define TASKS_CHG0DIS TASKS_CHG[0].DIS |
| AnnaBridge | 171:3a7713b1edbc | 133 | #define TASKS_CHG1EN TASKS_CHG[1].EN |
| AnnaBridge | 171:3a7713b1edbc | 134 | #define TASKS_CHG1DIS TASKS_CHG[1].DIS |
| AnnaBridge | 171:3a7713b1edbc | 135 | #define TASKS_CHG2EN TASKS_CHG[2].EN |
| AnnaBridge | 171:3a7713b1edbc | 136 | #define TASKS_CHG2DIS TASKS_CHG[2].DIS |
| AnnaBridge | 171:3a7713b1edbc | 137 | #define TASKS_CHG3EN TASKS_CHG[3].EN |
| AnnaBridge | 171:3a7713b1edbc | 138 | #define TASKS_CHG3DIS TASKS_CHG[3].DIS |
| AnnaBridge | 171:3a7713b1edbc | 139 | /* The registers PPI.CHx_EEP and PPI.CHx_TEP were renamed into an array of structs. */ |
| AnnaBridge | 171:3a7713b1edbc | 140 | #define CH0_EEP CH[0].EEP |
| AnnaBridge | 171:3a7713b1edbc | 141 | #define CH0_TEP CH[0].TEP |
| AnnaBridge | 171:3a7713b1edbc | 142 | #define CH1_EEP CH[1].EEP |
| AnnaBridge | 171:3a7713b1edbc | 143 | #define CH1_TEP CH[1].TEP |
| AnnaBridge | 171:3a7713b1edbc | 144 | #define CH2_EEP CH[2].EEP |
| AnnaBridge | 171:3a7713b1edbc | 145 | #define CH2_TEP CH[2].TEP |
| AnnaBridge | 171:3a7713b1edbc | 146 | #define CH3_EEP CH[3].EEP |
| AnnaBridge | 171:3a7713b1edbc | 147 | #define CH3_TEP CH[3].TEP |
| AnnaBridge | 171:3a7713b1edbc | 148 | #define CH4_EEP CH[4].EEP |
| AnnaBridge | 171:3a7713b1edbc | 149 | #define CH4_TEP CH[4].TEP |
| AnnaBridge | 171:3a7713b1edbc | 150 | #define CH5_EEP CH[5].EEP |
| AnnaBridge | 171:3a7713b1edbc | 151 | #define CH5_TEP CH[5].TEP |
| AnnaBridge | 171:3a7713b1edbc | 152 | #define CH6_EEP CH[6].EEP |
| AnnaBridge | 171:3a7713b1edbc | 153 | #define CH6_TEP CH[6].TEP |
| AnnaBridge | 171:3a7713b1edbc | 154 | #define CH7_EEP CH[7].EEP |
| AnnaBridge | 171:3a7713b1edbc | 155 | #define CH7_TEP CH[7].TEP |
| AnnaBridge | 171:3a7713b1edbc | 156 | #define CH8_EEP CH[8].EEP |
| AnnaBridge | 171:3a7713b1edbc | 157 | #define CH8_TEP CH[8].TEP |
| AnnaBridge | 171:3a7713b1edbc | 158 | #define CH9_EEP CH[9].EEP |
| AnnaBridge | 171:3a7713b1edbc | 159 | #define CH9_TEP CH[9].TEP |
| AnnaBridge | 171:3a7713b1edbc | 160 | #define CH10_EEP CH[10].EEP |
| AnnaBridge | 171:3a7713b1edbc | 161 | #define CH10_TEP CH[10].TEP |
| AnnaBridge | 171:3a7713b1edbc | 162 | #define CH11_EEP CH[11].EEP |
| AnnaBridge | 171:3a7713b1edbc | 163 | #define CH11_TEP CH[11].TEP |
| AnnaBridge | 171:3a7713b1edbc | 164 | #define CH12_EEP CH[12].EEP |
| AnnaBridge | 171:3a7713b1edbc | 165 | #define CH12_TEP CH[12].TEP |
| AnnaBridge | 171:3a7713b1edbc | 166 | #define CH13_EEP CH[13].EEP |
| AnnaBridge | 171:3a7713b1edbc | 167 | #define CH13_TEP CH[13].TEP |
| AnnaBridge | 171:3a7713b1edbc | 168 | #define CH14_EEP CH[14].EEP |
| AnnaBridge | 171:3a7713b1edbc | 169 | #define CH14_TEP CH[14].TEP |
| AnnaBridge | 171:3a7713b1edbc | 170 | #define CH15_EEP CH[15].EEP |
| AnnaBridge | 171:3a7713b1edbc | 171 | #define CH15_TEP CH[15].TEP |
| AnnaBridge | 171:3a7713b1edbc | 172 | /* The registers PPI.CHG0, PPI.CHG1, PPI.CHG2 and PPI.CHG3 were renamed into an array. */ |
| AnnaBridge | 171:3a7713b1edbc | 173 | #define CHG0 CHG[0] |
| AnnaBridge | 171:3a7713b1edbc | 174 | #define CHG1 CHG[1] |
| AnnaBridge | 171:3a7713b1edbc | 175 | #define CHG2 CHG[2] |
| AnnaBridge | 171:3a7713b1edbc | 176 | #define CHG3 CHG[3] |
| AnnaBridge | 171:3a7713b1edbc | 177 | /* All bitfield macros for the CHGx registers therefore changed name. */ |
| AnnaBridge | 171:3a7713b1edbc | 178 | #define PPI_CHG0_CH15_Pos PPI_CHG_CH15_Pos |
| AnnaBridge | 171:3a7713b1edbc | 179 | #define PPI_CHG0_CH15_Msk PPI_CHG_CH15_Msk |
| AnnaBridge | 171:3a7713b1edbc | 180 | #define PPI_CHG0_CH15_Excluded PPI_CHG_CH15_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 181 | #define PPI_CHG0_CH15_Included PPI_CHG_CH15_Included |
| AnnaBridge | 171:3a7713b1edbc | 182 | #define PPI_CHG0_CH14_Pos PPI_CHG_CH14_Pos |
| AnnaBridge | 171:3a7713b1edbc | 183 | #define PPI_CHG0_CH14_Msk PPI_CHG_CH14_Msk |
| AnnaBridge | 171:3a7713b1edbc | 184 | #define PPI_CHG0_CH14_Excluded PPI_CHG_CH14_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 185 | #define PPI_CHG0_CH14_Included PPI_CHG_CH14_Included |
| AnnaBridge | 171:3a7713b1edbc | 186 | #define PPI_CHG0_CH13_Pos PPI_CHG_CH13_Pos |
| AnnaBridge | 171:3a7713b1edbc | 187 | #define PPI_CHG0_CH13_Msk PPI_CHG_CH13_Msk |
| AnnaBridge | 171:3a7713b1edbc | 188 | #define PPI_CHG0_CH13_Excluded PPI_CHG_CH13_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 189 | #define PPI_CHG0_CH13_Included PPI_CHG_CH13_Included |
| AnnaBridge | 171:3a7713b1edbc | 190 | #define PPI_CHG0_CH12_Pos PPI_CHG_CH12_Pos |
| AnnaBridge | 171:3a7713b1edbc | 191 | #define PPI_CHG0_CH12_Msk PPI_CHG_CH12_Msk |
| AnnaBridge | 171:3a7713b1edbc | 192 | #define PPI_CHG0_CH12_Excluded PPI_CHG_CH12_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 193 | #define PPI_CHG0_CH12_Included PPI_CHG_CH12_Included |
| AnnaBridge | 171:3a7713b1edbc | 194 | #define PPI_CHG0_CH11_Pos PPI_CHG_CH11_Pos |
| AnnaBridge | 171:3a7713b1edbc | 195 | #define PPI_CHG0_CH11_Msk PPI_CHG_CH11_Msk |
| AnnaBridge | 171:3a7713b1edbc | 196 | #define PPI_CHG0_CH11_Excluded PPI_CHG_CH11_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 197 | #define PPI_CHG0_CH11_Included PPI_CHG_CH11_Included |
| AnnaBridge | 171:3a7713b1edbc | 198 | #define PPI_CHG0_CH10_Pos PPI_CHG_CH10_Pos |
| AnnaBridge | 171:3a7713b1edbc | 199 | #define PPI_CHG0_CH10_Msk PPI_CHG_CH10_Msk |
| AnnaBridge | 171:3a7713b1edbc | 200 | #define PPI_CHG0_CH10_Excluded PPI_CHG_CH10_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 201 | #define PPI_CHG0_CH10_Included PPI_CHG_CH10_Included |
| AnnaBridge | 171:3a7713b1edbc | 202 | #define PPI_CHG0_CH9_Pos PPI_CHG_CH9_Pos |
| AnnaBridge | 171:3a7713b1edbc | 203 | #define PPI_CHG0_CH9_Msk PPI_CHG_CH9_Msk |
| AnnaBridge | 171:3a7713b1edbc | 204 | #define PPI_CHG0_CH9_Excluded PPI_CHG_CH9_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 205 | #define PPI_CHG0_CH9_Included PPI_CHG_CH9_Included |
| AnnaBridge | 171:3a7713b1edbc | 206 | #define PPI_CHG0_CH8_Pos PPI_CHG_CH8_Pos |
| AnnaBridge | 171:3a7713b1edbc | 207 | #define PPI_CHG0_CH8_Msk PPI_CHG_CH8_Msk |
| AnnaBridge | 171:3a7713b1edbc | 208 | #define PPI_CHG0_CH8_Excluded PPI_CHG_CH8_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 209 | #define PPI_CHG0_CH8_Included PPI_CHG_CH8_Included |
| AnnaBridge | 171:3a7713b1edbc | 210 | #define PPI_CHG0_CH7_Pos PPI_CHG_CH7_Pos |
| AnnaBridge | 171:3a7713b1edbc | 211 | #define PPI_CHG0_CH7_Msk PPI_CHG_CH7_Msk |
| AnnaBridge | 171:3a7713b1edbc | 212 | #define PPI_CHG0_CH7_Excluded PPI_CHG_CH7_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 213 | #define PPI_CHG0_CH7_Included PPI_CHG_CH7_Included |
| AnnaBridge | 171:3a7713b1edbc | 214 | #define PPI_CHG0_CH6_Pos PPI_CHG_CH6_Pos |
| AnnaBridge | 171:3a7713b1edbc | 215 | #define PPI_CHG0_CH6_Msk PPI_CHG_CH6_Msk |
| AnnaBridge | 171:3a7713b1edbc | 216 | #define PPI_CHG0_CH6_Excluded PPI_CHG_CH6_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 217 | #define PPI_CHG0_CH6_Included PPI_CHG_CH6_Included |
| AnnaBridge | 171:3a7713b1edbc | 218 | #define PPI_CHG0_CH5_Pos PPI_CHG_CH5_Pos |
| AnnaBridge | 171:3a7713b1edbc | 219 | #define PPI_CHG0_CH5_Msk PPI_CHG_CH5_Msk |
| AnnaBridge | 171:3a7713b1edbc | 220 | #define PPI_CHG0_CH5_Excluded PPI_CHG_CH5_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 221 | #define PPI_CHG0_CH5_Included PPI_CHG_CH5_Included |
| AnnaBridge | 171:3a7713b1edbc | 222 | #define PPI_CHG0_CH4_Pos PPI_CHG_CH4_Pos |
| AnnaBridge | 171:3a7713b1edbc | 223 | #define PPI_CHG0_CH4_Msk PPI_CHG_CH4_Msk |
| AnnaBridge | 171:3a7713b1edbc | 224 | #define PPI_CHG0_CH4_Excluded PPI_CHG_CH4_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 225 | #define PPI_CHG0_CH4_Included PPI_CHG_CH4_Included |
| AnnaBridge | 171:3a7713b1edbc | 226 | #define PPI_CHG0_CH3_Pos PPI_CHG_CH3_Pos |
| AnnaBridge | 171:3a7713b1edbc | 227 | #define PPI_CHG0_CH3_Msk PPI_CHG_CH3_Msk |
| AnnaBridge | 171:3a7713b1edbc | 228 | #define PPI_CHG0_CH3_Excluded PPI_CHG_CH3_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 229 | #define PPI_CHG0_CH3_Included PPI_CHG_CH3_Included |
| AnnaBridge | 171:3a7713b1edbc | 230 | #define PPI_CHG0_CH2_Pos PPI_CHG_CH2_Pos |
| AnnaBridge | 171:3a7713b1edbc | 231 | #define PPI_CHG0_CH2_Msk PPI_CHG_CH2_Msk |
| AnnaBridge | 171:3a7713b1edbc | 232 | #define PPI_CHG0_CH2_Excluded PPI_CHG_CH2_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 233 | #define PPI_CHG0_CH2_Included PPI_CHG_CH2_Included |
| AnnaBridge | 171:3a7713b1edbc | 234 | #define PPI_CHG0_CH1_Pos PPI_CHG_CH1_Pos |
| AnnaBridge | 171:3a7713b1edbc | 235 | #define PPI_CHG0_CH1_Msk PPI_CHG_CH1_Msk |
| AnnaBridge | 171:3a7713b1edbc | 236 | #define PPI_CHG0_CH1_Excluded PPI_CHG_CH1_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 237 | #define PPI_CHG0_CH1_Included PPI_CHG_CH1_Included |
| AnnaBridge | 171:3a7713b1edbc | 238 | #define PPI_CHG0_CH0_Pos PPI_CHG_CH0_Pos |
| AnnaBridge | 171:3a7713b1edbc | 239 | #define PPI_CHG0_CH0_Msk PPI_CHG_CH0_Msk |
| AnnaBridge | 171:3a7713b1edbc | 240 | #define PPI_CHG0_CH0_Excluded PPI_CHG_CH0_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 241 | #define PPI_CHG0_CH0_Included PPI_CHG_CH0_Included |
| AnnaBridge | 171:3a7713b1edbc | 242 | #define PPI_CHG1_CH15_Pos PPI_CHG_CH15_Pos |
| AnnaBridge | 171:3a7713b1edbc | 243 | #define PPI_CHG1_CH15_Msk PPI_CHG_CH15_Msk |
| AnnaBridge | 171:3a7713b1edbc | 244 | #define PPI_CHG1_CH15_Excluded PPI_CHG_CH15_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 245 | #define PPI_CHG1_CH15_Included PPI_CHG_CH15_Included |
| AnnaBridge | 171:3a7713b1edbc | 246 | #define PPI_CHG1_CH14_Pos PPI_CHG_CH14_Pos |
| AnnaBridge | 171:3a7713b1edbc | 247 | #define PPI_CHG1_CH14_Msk PPI_CHG_CH14_Msk |
| AnnaBridge | 171:3a7713b1edbc | 248 | #define PPI_CHG1_CH14_Excluded PPI_CHG_CH14_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 249 | #define PPI_CHG1_CH14_Included PPI_CHG_CH14_Included |
| AnnaBridge | 171:3a7713b1edbc | 250 | #define PPI_CHG1_CH13_Pos PPI_CHG_CH13_Pos |
| AnnaBridge | 171:3a7713b1edbc | 251 | #define PPI_CHG1_CH13_Msk PPI_CHG_CH13_Msk |
| AnnaBridge | 171:3a7713b1edbc | 252 | #define PPI_CHG1_CH13_Excluded PPI_CHG_CH13_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 253 | #define PPI_CHG1_CH13_Included PPI_CHG_CH13_Included |
| AnnaBridge | 171:3a7713b1edbc | 254 | #define PPI_CHG1_CH12_Pos PPI_CHG_CH12_Pos |
| AnnaBridge | 171:3a7713b1edbc | 255 | #define PPI_CHG1_CH12_Msk PPI_CHG_CH12_Msk |
| AnnaBridge | 171:3a7713b1edbc | 256 | #define PPI_CHG1_CH12_Excluded PPI_CHG_CH12_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 257 | #define PPI_CHG1_CH12_Included PPI_CHG_CH12_Included |
| AnnaBridge | 171:3a7713b1edbc | 258 | #define PPI_CHG1_CH11_Pos PPI_CHG_CH11_Pos |
| AnnaBridge | 171:3a7713b1edbc | 259 | #define PPI_CHG1_CH11_Msk PPI_CHG_CH11_Msk |
| AnnaBridge | 171:3a7713b1edbc | 260 | #define PPI_CHG1_CH11_Excluded PPI_CHG_CH11_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 261 | #define PPI_CHG1_CH11_Included PPI_CHG_CH11_Included |
| AnnaBridge | 171:3a7713b1edbc | 262 | #define PPI_CHG1_CH10_Pos PPI_CHG_CH10_Pos |
| AnnaBridge | 171:3a7713b1edbc | 263 | #define PPI_CHG1_CH10_Msk PPI_CHG_CH10_Msk |
| AnnaBridge | 171:3a7713b1edbc | 264 | #define PPI_CHG1_CH10_Excluded PPI_CHG_CH10_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 265 | #define PPI_CHG1_CH10_Included PPI_CHG_CH10_Included |
| AnnaBridge | 171:3a7713b1edbc | 266 | #define PPI_CHG1_CH9_Pos PPI_CHG_CH9_Pos |
| AnnaBridge | 171:3a7713b1edbc | 267 | #define PPI_CHG1_CH9_Msk PPI_CHG_CH9_Msk |
| AnnaBridge | 171:3a7713b1edbc | 268 | #define PPI_CHG1_CH9_Excluded PPI_CHG_CH9_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 269 | #define PPI_CHG1_CH9_Included PPI_CHG_CH9_Included |
| AnnaBridge | 171:3a7713b1edbc | 270 | #define PPI_CHG1_CH8_Pos PPI_CHG_CH8_Pos |
| AnnaBridge | 171:3a7713b1edbc | 271 | #define PPI_CHG1_CH8_Msk PPI_CHG_CH8_Msk |
| AnnaBridge | 171:3a7713b1edbc | 272 | #define PPI_CHG1_CH8_Excluded PPI_CHG_CH8_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 273 | #define PPI_CHG1_CH8_Included PPI_CHG_CH8_Included |
| AnnaBridge | 171:3a7713b1edbc | 274 | #define PPI_CHG1_CH7_Pos PPI_CHG_CH7_Pos |
| AnnaBridge | 171:3a7713b1edbc | 275 | #define PPI_CHG1_CH7_Msk PPI_CHG_CH7_Msk |
| AnnaBridge | 171:3a7713b1edbc | 276 | #define PPI_CHG1_CH7_Excluded PPI_CHG_CH7_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 277 | #define PPI_CHG1_CH7_Included PPI_CHG_CH7_Included |
| AnnaBridge | 171:3a7713b1edbc | 278 | #define PPI_CHG1_CH6_Pos PPI_CHG_CH6_Pos |
| AnnaBridge | 171:3a7713b1edbc | 279 | #define PPI_CHG1_CH6_Msk PPI_CHG_CH6_Msk |
| AnnaBridge | 171:3a7713b1edbc | 280 | #define PPI_CHG1_CH6_Excluded PPI_CHG_CH6_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 281 | #define PPI_CHG1_CH6_Included PPI_CHG_CH6_Included |
| AnnaBridge | 171:3a7713b1edbc | 282 | #define PPI_CHG1_CH5_Pos PPI_CHG_CH5_Pos |
| AnnaBridge | 171:3a7713b1edbc | 283 | #define PPI_CHG1_CH5_Msk PPI_CHG_CH5_Msk |
| AnnaBridge | 171:3a7713b1edbc | 284 | #define PPI_CHG1_CH5_Excluded PPI_CHG_CH5_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 285 | #define PPI_CHG1_CH5_Included PPI_CHG_CH5_Included |
| AnnaBridge | 171:3a7713b1edbc | 286 | #define PPI_CHG1_CH4_Pos PPI_CHG_CH4_Pos |
| AnnaBridge | 171:3a7713b1edbc | 287 | #define PPI_CHG1_CH4_Msk PPI_CHG_CH4_Msk |
| AnnaBridge | 171:3a7713b1edbc | 288 | #define PPI_CHG1_CH4_Excluded PPI_CHG_CH4_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 289 | #define PPI_CHG1_CH4_Included PPI_CHG_CH4_Included |
| AnnaBridge | 171:3a7713b1edbc | 290 | #define PPI_CHG1_CH3_Pos PPI_CHG_CH3_Pos |
| AnnaBridge | 171:3a7713b1edbc | 291 | #define PPI_CHG1_CH3_Msk PPI_CHG_CH3_Msk |
| AnnaBridge | 171:3a7713b1edbc | 292 | #define PPI_CHG1_CH3_Excluded PPI_CHG_CH3_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 293 | #define PPI_CHG1_CH3_Included PPI_CHG_CH3_Included |
| AnnaBridge | 171:3a7713b1edbc | 294 | #define PPI_CHG1_CH2_Pos PPI_CHG_CH2_Pos |
| AnnaBridge | 171:3a7713b1edbc | 295 | #define PPI_CHG1_CH2_Msk PPI_CHG_CH2_Msk |
| AnnaBridge | 171:3a7713b1edbc | 296 | #define PPI_CHG1_CH2_Excluded PPI_CHG_CH2_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 297 | #define PPI_CHG1_CH2_Included PPI_CHG_CH2_Included |
| AnnaBridge | 171:3a7713b1edbc | 298 | #define PPI_CHG1_CH1_Pos PPI_CHG_CH1_Pos |
| AnnaBridge | 171:3a7713b1edbc | 299 | #define PPI_CHG1_CH1_Msk PPI_CHG_CH1_Msk |
| AnnaBridge | 171:3a7713b1edbc | 300 | #define PPI_CHG1_CH1_Excluded PPI_CHG_CH1_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 301 | #define PPI_CHG1_CH1_Included PPI_CHG_CH1_Included |
| AnnaBridge | 171:3a7713b1edbc | 302 | #define PPI_CHG1_CH0_Pos PPI_CHG_CH0_Pos |
| AnnaBridge | 171:3a7713b1edbc | 303 | #define PPI_CHG1_CH0_Msk PPI_CHG_CH0_Msk |
| AnnaBridge | 171:3a7713b1edbc | 304 | #define PPI_CHG1_CH0_Excluded PPI_CHG_CH0_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 305 | #define PPI_CHG1_CH0_Included PPI_CHG_CH0_Included |
| AnnaBridge | 171:3a7713b1edbc | 306 | #define PPI_CHG2_CH15_Pos PPI_CHG_CH15_Pos |
| AnnaBridge | 171:3a7713b1edbc | 307 | #define PPI_CHG2_CH15_Msk PPI_CHG_CH15_Msk |
| AnnaBridge | 171:3a7713b1edbc | 308 | #define PPI_CHG2_CH15_Excluded PPI_CHG_CH15_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 309 | #define PPI_CHG2_CH15_Included PPI_CHG_CH15_Included |
| AnnaBridge | 171:3a7713b1edbc | 310 | #define PPI_CHG2_CH14_Pos PPI_CHG_CH14_Pos |
| AnnaBridge | 171:3a7713b1edbc | 311 | #define PPI_CHG2_CH14_Msk PPI_CHG_CH14_Msk |
| AnnaBridge | 171:3a7713b1edbc | 312 | #define PPI_CHG2_CH14_Excluded PPI_CHG_CH14_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 313 | #define PPI_CHG2_CH14_Included PPI_CHG_CH14_Included |
| AnnaBridge | 171:3a7713b1edbc | 314 | #define PPI_CHG2_CH13_Pos PPI_CHG_CH13_Pos |
| AnnaBridge | 171:3a7713b1edbc | 315 | #define PPI_CHG2_CH13_Msk PPI_CHG_CH13_Msk |
| AnnaBridge | 171:3a7713b1edbc | 316 | #define PPI_CHG2_CH13_Excluded PPI_CHG_CH13_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 317 | #define PPI_CHG2_CH13_Included PPI_CHG_CH13_Included |
| AnnaBridge | 171:3a7713b1edbc | 318 | #define PPI_CHG2_CH12_Pos PPI_CHG_CH12_Pos |
| AnnaBridge | 171:3a7713b1edbc | 319 | #define PPI_CHG2_CH12_Msk PPI_CHG_CH12_Msk |
| AnnaBridge | 171:3a7713b1edbc | 320 | #define PPI_CHG2_CH12_Excluded PPI_CHG_CH12_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 321 | #define PPI_CHG2_CH12_Included PPI_CHG_CH12_Included |
| AnnaBridge | 171:3a7713b1edbc | 322 | #define PPI_CHG2_CH11_Pos PPI_CHG_CH11_Pos |
| AnnaBridge | 171:3a7713b1edbc | 323 | #define PPI_CHG2_CH11_Msk PPI_CHG_CH11_Msk |
| AnnaBridge | 171:3a7713b1edbc | 324 | #define PPI_CHG2_CH11_Excluded PPI_CHG_CH11_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 325 | #define PPI_CHG2_CH11_Included PPI_CHG_CH11_Included |
| AnnaBridge | 171:3a7713b1edbc | 326 | #define PPI_CHG2_CH10_Pos PPI_CHG_CH10_Pos |
| AnnaBridge | 171:3a7713b1edbc | 327 | #define PPI_CHG2_CH10_Msk PPI_CHG_CH10_Msk |
| AnnaBridge | 171:3a7713b1edbc | 328 | #define PPI_CHG2_CH10_Excluded PPI_CHG_CH10_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 329 | #define PPI_CHG2_CH10_Included PPI_CHG_CH10_Included |
| AnnaBridge | 171:3a7713b1edbc | 330 | #define PPI_CHG2_CH9_Pos PPI_CHG_CH9_Pos |
| AnnaBridge | 171:3a7713b1edbc | 331 | #define PPI_CHG2_CH9_Msk PPI_CHG_CH9_Msk |
| AnnaBridge | 171:3a7713b1edbc | 332 | #define PPI_CHG2_CH9_Excluded PPI_CHG_CH9_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 333 | #define PPI_CHG2_CH9_Included PPI_CHG_CH9_Included |
| AnnaBridge | 171:3a7713b1edbc | 334 | #define PPI_CHG2_CH8_Pos PPI_CHG_CH8_Pos |
| AnnaBridge | 171:3a7713b1edbc | 335 | #define PPI_CHG2_CH8_Msk PPI_CHG_CH8_Msk |
| AnnaBridge | 171:3a7713b1edbc | 336 | #define PPI_CHG2_CH8_Excluded PPI_CHG_CH8_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 337 | #define PPI_CHG2_CH8_Included PPI_CHG_CH8_Included |
| AnnaBridge | 171:3a7713b1edbc | 338 | #define PPI_CHG2_CH7_Pos PPI_CHG_CH7_Pos |
| AnnaBridge | 171:3a7713b1edbc | 339 | #define PPI_CHG2_CH7_Msk PPI_CHG_CH7_Msk |
| AnnaBridge | 171:3a7713b1edbc | 340 | #define PPI_CHG2_CH7_Excluded PPI_CHG_CH7_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 341 | #define PPI_CHG2_CH7_Included PPI_CHG_CH7_Included |
| AnnaBridge | 171:3a7713b1edbc | 342 | #define PPI_CHG2_CH6_Pos PPI_CHG_CH6_Pos |
| AnnaBridge | 171:3a7713b1edbc | 343 | #define PPI_CHG2_CH6_Msk PPI_CHG_CH6_Msk |
| AnnaBridge | 171:3a7713b1edbc | 344 | #define PPI_CHG2_CH6_Excluded PPI_CHG_CH6_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 345 | #define PPI_CHG2_CH6_Included PPI_CHG_CH6_Included |
| AnnaBridge | 171:3a7713b1edbc | 346 | #define PPI_CHG2_CH5_Pos PPI_CHG_CH5_Pos |
| AnnaBridge | 171:3a7713b1edbc | 347 | #define PPI_CHG2_CH5_Msk PPI_CHG_CH5_Msk |
| AnnaBridge | 171:3a7713b1edbc | 348 | #define PPI_CHG2_CH5_Excluded PPI_CHG_CH5_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 349 | #define PPI_CHG2_CH5_Included PPI_CHG_CH5_Included |
| AnnaBridge | 171:3a7713b1edbc | 350 | #define PPI_CHG2_CH4_Pos PPI_CHG_CH4_Pos |
| AnnaBridge | 171:3a7713b1edbc | 351 | #define PPI_CHG2_CH4_Msk PPI_CHG_CH4_Msk |
| AnnaBridge | 171:3a7713b1edbc | 352 | #define PPI_CHG2_CH4_Excluded PPI_CHG_CH4_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 353 | #define PPI_CHG2_CH4_Included PPI_CHG_CH4_Included |
| AnnaBridge | 171:3a7713b1edbc | 354 | #define PPI_CHG2_CH3_Pos PPI_CHG_CH3_Pos |
| AnnaBridge | 171:3a7713b1edbc | 355 | #define PPI_CHG2_CH3_Msk PPI_CHG_CH3_Msk |
| AnnaBridge | 171:3a7713b1edbc | 356 | #define PPI_CHG2_CH3_Excluded PPI_CHG_CH3_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 357 | #define PPI_CHG2_CH3_Included PPI_CHG_CH3_Included |
| AnnaBridge | 171:3a7713b1edbc | 358 | #define PPI_CHG2_CH2_Pos PPI_CHG_CH2_Pos |
| AnnaBridge | 171:3a7713b1edbc | 359 | #define PPI_CHG2_CH2_Msk PPI_CHG_CH2_Msk |
| AnnaBridge | 171:3a7713b1edbc | 360 | #define PPI_CHG2_CH2_Excluded PPI_CHG_CH2_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 361 | #define PPI_CHG2_CH2_Included PPI_CHG_CH2_Included |
| AnnaBridge | 171:3a7713b1edbc | 362 | #define PPI_CHG2_CH1_Pos PPI_CHG_CH1_Pos |
| AnnaBridge | 171:3a7713b1edbc | 363 | #define PPI_CHG2_CH1_Msk PPI_CHG_CH1_Msk |
| AnnaBridge | 171:3a7713b1edbc | 364 | #define PPI_CHG2_CH1_Excluded PPI_CHG_CH1_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 365 | #define PPI_CHG2_CH1_Included PPI_CHG_CH1_Included |
| AnnaBridge | 171:3a7713b1edbc | 366 | #define PPI_CHG2_CH0_Pos PPI_CHG_CH0_Pos |
| AnnaBridge | 171:3a7713b1edbc | 367 | #define PPI_CHG2_CH0_Msk PPI_CHG_CH0_Msk |
| AnnaBridge | 171:3a7713b1edbc | 368 | #define PPI_CHG2_CH0_Excluded PPI_CHG_CH0_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 369 | #define PPI_CHG2_CH0_Included PPI_CHG_CH0_Included |
| AnnaBridge | 171:3a7713b1edbc | 370 | #define PPI_CHG3_CH15_Pos PPI_CHG_CH15_Pos |
| AnnaBridge | 171:3a7713b1edbc | 371 | #define PPI_CHG3_CH15_Msk PPI_CHG_CH15_Msk |
| AnnaBridge | 171:3a7713b1edbc | 372 | #define PPI_CHG3_CH15_Excluded PPI_CHG_CH15_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 373 | #define PPI_CHG3_CH15_Included PPI_CHG_CH15_Included |
| AnnaBridge | 171:3a7713b1edbc | 374 | #define PPI_CHG3_CH14_Pos PPI_CHG_CH14_Pos |
| AnnaBridge | 171:3a7713b1edbc | 375 | #define PPI_CHG3_CH14_Msk PPI_CHG_CH14_Msk |
| AnnaBridge | 171:3a7713b1edbc | 376 | #define PPI_CHG3_CH14_Excluded PPI_CHG_CH14_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 377 | #define PPI_CHG3_CH14_Included PPI_CHG_CH14_Included |
| AnnaBridge | 171:3a7713b1edbc | 378 | #define PPI_CHG3_CH13_Pos PPI_CHG_CH13_Pos |
| AnnaBridge | 171:3a7713b1edbc | 379 | #define PPI_CHG3_CH13_Msk PPI_CHG_CH13_Msk |
| AnnaBridge | 171:3a7713b1edbc | 380 | #define PPI_CHG3_CH13_Excluded PPI_CHG_CH13_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 381 | #define PPI_CHG3_CH13_Included PPI_CHG_CH13_Included |
| AnnaBridge | 171:3a7713b1edbc | 382 | #define PPI_CHG3_CH12_Pos PPI_CHG_CH12_Pos |
| AnnaBridge | 171:3a7713b1edbc | 383 | #define PPI_CHG3_CH12_Msk PPI_CHG_CH12_Msk |
| AnnaBridge | 171:3a7713b1edbc | 384 | #define PPI_CHG3_CH12_Excluded PPI_CHG_CH12_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 385 | #define PPI_CHG3_CH12_Included PPI_CHG_CH12_Included |
| AnnaBridge | 171:3a7713b1edbc | 386 | #define PPI_CHG3_CH11_Pos PPI_CHG_CH11_Pos |
| AnnaBridge | 171:3a7713b1edbc | 387 | #define PPI_CHG3_CH11_Msk PPI_CHG_CH11_Msk |
| AnnaBridge | 171:3a7713b1edbc | 388 | #define PPI_CHG3_CH11_Excluded PPI_CHG_CH11_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 389 | #define PPI_CHG3_CH11_Included PPI_CHG_CH11_Included |
| AnnaBridge | 171:3a7713b1edbc | 390 | #define PPI_CHG3_CH10_Pos PPI_CHG_CH10_Pos |
| AnnaBridge | 171:3a7713b1edbc | 391 | #define PPI_CHG3_CH10_Msk PPI_CHG_CH10_Msk |
| AnnaBridge | 171:3a7713b1edbc | 392 | #define PPI_CHG3_CH10_Excluded PPI_CHG_CH10_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 393 | #define PPI_CHG3_CH10_Included PPI_CHG_CH10_Included |
| AnnaBridge | 171:3a7713b1edbc | 394 | #define PPI_CHG3_CH9_Pos PPI_CHG_CH9_Pos |
| AnnaBridge | 171:3a7713b1edbc | 395 | #define PPI_CHG3_CH9_Msk PPI_CHG_CH9_Msk |
| AnnaBridge | 171:3a7713b1edbc | 396 | #define PPI_CHG3_CH9_Excluded PPI_CHG_CH9_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 397 | #define PPI_CHG3_CH9_Included PPI_CHG_CH9_Included |
| AnnaBridge | 171:3a7713b1edbc | 398 | #define PPI_CHG3_CH8_Pos PPI_CHG_CH8_Pos |
| AnnaBridge | 171:3a7713b1edbc | 399 | #define PPI_CHG3_CH8_Msk PPI_CHG_CH8_Msk |
| AnnaBridge | 171:3a7713b1edbc | 400 | #define PPI_CHG3_CH8_Excluded PPI_CHG_CH8_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 401 | #define PPI_CHG3_CH8_Included PPI_CHG_CH8_Included |
| AnnaBridge | 171:3a7713b1edbc | 402 | #define PPI_CHG3_CH7_Pos PPI_CHG_CH7_Pos |
| AnnaBridge | 171:3a7713b1edbc | 403 | #define PPI_CHG3_CH7_Msk PPI_CHG_CH7_Msk |
| AnnaBridge | 171:3a7713b1edbc | 404 | #define PPI_CHG3_CH7_Excluded PPI_CHG_CH7_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 405 | #define PPI_CHG3_CH7_Included PPI_CHG_CH7_Included |
| AnnaBridge | 171:3a7713b1edbc | 406 | #define PPI_CHG3_CH6_Pos PPI_CHG_CH6_Pos |
| AnnaBridge | 171:3a7713b1edbc | 407 | #define PPI_CHG3_CH6_Msk PPI_CHG_CH6_Msk |
| AnnaBridge | 171:3a7713b1edbc | 408 | #define PPI_CHG3_CH6_Excluded PPI_CHG_CH6_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 409 | #define PPI_CHG3_CH6_Included PPI_CHG_CH6_Included |
| AnnaBridge | 171:3a7713b1edbc | 410 | #define PPI_CHG3_CH5_Pos PPI_CHG_CH5_Pos |
| AnnaBridge | 171:3a7713b1edbc | 411 | #define PPI_CHG3_CH5_Msk PPI_CHG_CH5_Msk |
| AnnaBridge | 171:3a7713b1edbc | 412 | #define PPI_CHG3_CH5_Excluded PPI_CHG_CH5_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 413 | #define PPI_CHG3_CH5_Included PPI_CHG_CH5_Included |
| AnnaBridge | 171:3a7713b1edbc | 414 | #define PPI_CHG3_CH4_Pos PPI_CHG_CH4_Pos |
| AnnaBridge | 171:3a7713b1edbc | 415 | #define PPI_CHG3_CH4_Msk PPI_CHG_CH4_Msk |
| AnnaBridge | 171:3a7713b1edbc | 416 | #define PPI_CHG3_CH4_Excluded PPI_CHG_CH4_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 417 | #define PPI_CHG3_CH4_Included PPI_CHG_CH4_Included |
| AnnaBridge | 171:3a7713b1edbc | 418 | #define PPI_CHG3_CH3_Pos PPI_CHG_CH3_Pos |
| AnnaBridge | 171:3a7713b1edbc | 419 | #define PPI_CHG3_CH3_Msk PPI_CHG_CH3_Msk |
| AnnaBridge | 171:3a7713b1edbc | 420 | #define PPI_CHG3_CH3_Excluded PPI_CHG_CH3_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 421 | #define PPI_CHG3_CH3_Included PPI_CHG_CH3_Included |
| AnnaBridge | 171:3a7713b1edbc | 422 | #define PPI_CHG3_CH2_Pos PPI_CHG_CH2_Pos |
| AnnaBridge | 171:3a7713b1edbc | 423 | #define PPI_CHG3_CH2_Msk PPI_CHG_CH2_Msk |
| AnnaBridge | 171:3a7713b1edbc | 424 | #define PPI_CHG3_CH2_Excluded PPI_CHG_CH2_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 425 | #define PPI_CHG3_CH2_Included PPI_CHG_CH2_Included |
| AnnaBridge | 171:3a7713b1edbc | 426 | #define PPI_CHG3_CH1_Pos PPI_CHG_CH1_Pos |
| AnnaBridge | 171:3a7713b1edbc | 427 | #define PPI_CHG3_CH1_Msk PPI_CHG_CH1_Msk |
| AnnaBridge | 171:3a7713b1edbc | 428 | #define PPI_CHG3_CH1_Excluded PPI_CHG_CH1_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 429 | #define PPI_CHG3_CH1_Included PPI_CHG_CH1_Included |
| AnnaBridge | 171:3a7713b1edbc | 430 | #define PPI_CHG3_CH0_Pos PPI_CHG_CH0_Pos |
| AnnaBridge | 171:3a7713b1edbc | 431 | #define PPI_CHG3_CH0_Msk PPI_CHG_CH0_Msk |
| AnnaBridge | 171:3a7713b1edbc | 432 | #define PPI_CHG3_CH0_Excluded PPI_CHG_CH0_Excluded |
| AnnaBridge | 171:3a7713b1edbc | 433 | #define PPI_CHG3_CH0_Included PPI_CHG_CH0_Included |
| AnnaBridge | 171:3a7713b1edbc | 434 | |
| AnnaBridge | 171:3a7713b1edbc | 435 | |
| AnnaBridge | 171:3a7713b1edbc | 436 | |
| AnnaBridge | 171:3a7713b1edbc | 437 | /*lint --flb "Leave library region" */ |
| AnnaBridge | 171:3a7713b1edbc | 438 | |
| AnnaBridge | 171:3a7713b1edbc | 439 | #endif /* NRF51_DEPRECATED_H */ |
| AnnaBridge | 171:3a7713b1edbc | 440 |
