mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_NUCLEO_L152RE/TOOLCHAIN_ARM_MICRO/stm32l1xx_hal_pcd.h@172:65be27845400, 2019-02-20 (annotated)

Committer:
AnnaBridge
Date:
Wed Feb 20 20:53:29 2019 +0000
Revision:
172:65be27845400
Parent:
171:3a7713b1edbc 
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 171:3a7713b1edbc 1 /**
AnnaBridge 171:3a7713b1edbc 2 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 3 * @file stm32l1xx_hal_pcd.h
AnnaBridge 171:3a7713b1edbc 4 * @author MCD Application Team
AnnaBridge 171:3a7713b1edbc 5 * @brief Header file of PCD HAL module.
AnnaBridge 171:3a7713b1edbc 6 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 7 * @attention
AnnaBridge 171:3a7713b1edbc 8 *
AnnaBridge 171:3a7713b1edbc 9 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
AnnaBridge 171:3a7713b1edbc 10 *
AnnaBridge 171:3a7713b1edbc 11 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 171:3a7713b1edbc 12 * are permitted provided that the following conditions are met:
AnnaBridge 171:3a7713b1edbc 13 * 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge 171:3a7713b1edbc 14 * this list of conditions and the following disclaimer.
AnnaBridge 171:3a7713b1edbc 15 * 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge 171:3a7713b1edbc 16 * this list of conditions and the following disclaimer in the documentation
AnnaBridge 171:3a7713b1edbc 17 * and/or other materials provided with the distribution.
AnnaBridge 171:3a7713b1edbc 18 * 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge 171:3a7713b1edbc 19 * may be used to endorse or promote products derived from this software
AnnaBridge 171:3a7713b1edbc 20 * without specific prior written permission.
AnnaBridge 171:3a7713b1edbc 21 *
AnnaBridge 171:3a7713b1edbc 22 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge 171:3a7713b1edbc 23 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge 171:3a7713b1edbc 24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 171:3a7713b1edbc 25 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge 171:3a7713b1edbc 26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge 171:3a7713b1edbc 27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge 171:3a7713b1edbc 28 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge 171:3a7713b1edbc 29 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge 171:3a7713b1edbc 30 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge 171:3a7713b1edbc 31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 171:3a7713b1edbc 32 *
AnnaBridge 171:3a7713b1edbc 33 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 34 */
AnnaBridge 171:3a7713b1edbc 35
AnnaBridge 171:3a7713b1edbc 36 /* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge 171:3a7713b1edbc 37 #ifndef __STM32L1xx_HAL_PCD_H
AnnaBridge 171:3a7713b1edbc 38 #define __STM32L1xx_HAL_PCD_H
AnnaBridge 171:3a7713b1edbc 39
AnnaBridge 171:3a7713b1edbc 40 #ifdef __cplusplus
AnnaBridge 171:3a7713b1edbc 41 extern "C" {
AnnaBridge 171:3a7713b1edbc 42 #endif
AnnaBridge 171:3a7713b1edbc 43
AnnaBridge 171:3a7713b1edbc 44 /* Includes ------------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 45 #include "stm32l1xx_hal_def.h"
AnnaBridge 171:3a7713b1edbc 46
AnnaBridge 171:3a7713b1edbc 47 /** @addtogroup STM32L1xx_HAL_Driver
AnnaBridge 171:3a7713b1edbc 48 * @{
AnnaBridge 171:3a7713b1edbc 49 */
AnnaBridge 171:3a7713b1edbc 50
AnnaBridge 171:3a7713b1edbc 51 /** @addtogroup PCD
AnnaBridge 171:3a7713b1edbc 52 * @{
AnnaBridge 171:3a7713b1edbc 53 */
AnnaBridge 171:3a7713b1edbc 54
AnnaBridge 171:3a7713b1edbc 55 /* Exported types ------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 56 /** @defgroup PCD_Exported_Types PCD Exported Types
AnnaBridge 171:3a7713b1edbc 57 * @{
AnnaBridge 171:3a7713b1edbc 58 */
AnnaBridge 171:3a7713b1edbc 59
AnnaBridge 171:3a7713b1edbc 60 /**
AnnaBridge 171:3a7713b1edbc 61 * @brief PCD State structure definition
AnnaBridge 171:3a7713b1edbc 62 */
AnnaBridge 171:3a7713b1edbc 63 typedef enum
AnnaBridge 171:3a7713b1edbc 64 {
AnnaBridge 171:3a7713b1edbc 65 HAL_PCD_STATE_RESET = 0x00,
AnnaBridge 171:3a7713b1edbc 66 HAL_PCD_STATE_READY = 0x01,
AnnaBridge 171:3a7713b1edbc 67 HAL_PCD_STATE_ERROR = 0x02,
AnnaBridge 171:3a7713b1edbc 68 HAL_PCD_STATE_BUSY = 0x03,
AnnaBridge 171:3a7713b1edbc 69 HAL_PCD_STATE_TIMEOUT = 0x04
AnnaBridge 171:3a7713b1edbc 70 } PCD_StateTypeDef;
AnnaBridge 171:3a7713b1edbc 71
AnnaBridge 171:3a7713b1edbc 72 /**
AnnaBridge 171:3a7713b1edbc 73 * @brief PCD double buffered endpoint direction
AnnaBridge 171:3a7713b1edbc 74 */
AnnaBridge 171:3a7713b1edbc 75 typedef enum
AnnaBridge 171:3a7713b1edbc 76 {
AnnaBridge 171:3a7713b1edbc 77 PCD_EP_DBUF_OUT,
AnnaBridge 171:3a7713b1edbc 78 PCD_EP_DBUF_IN,
AnnaBridge 171:3a7713b1edbc 79 PCD_EP_DBUF_ERR,
AnnaBridge 171:3a7713b1edbc 80 }PCD_EP_DBUF_DIR;
AnnaBridge 171:3a7713b1edbc 81
AnnaBridge 171:3a7713b1edbc 82 /**
AnnaBridge 171:3a7713b1edbc 83 * @brief PCD endpoint buffer number
AnnaBridge 171:3a7713b1edbc 84 */
AnnaBridge 171:3a7713b1edbc 85 typedef enum
AnnaBridge 171:3a7713b1edbc 86 {
AnnaBridge 171:3a7713b1edbc 87 PCD_EP_NOBUF,
AnnaBridge 171:3a7713b1edbc 88 PCD_EP_BUF0,
AnnaBridge 171:3a7713b1edbc 89 PCD_EP_BUF1
AnnaBridge 171:3a7713b1edbc 90 }PCD_EP_BUF_NUM;
AnnaBridge 171:3a7713b1edbc 91
AnnaBridge 171:3a7713b1edbc 92 /**
AnnaBridge 171:3a7713b1edbc 93 * @brief PCD Initialization Structure definition
AnnaBridge 171:3a7713b1edbc 94 */
AnnaBridge 171:3a7713b1edbc 95 typedef struct
AnnaBridge 171:3a7713b1edbc 96 {
AnnaBridge 171:3a7713b1edbc 97 uint32_t dev_endpoints; /*!< Device Endpoints number.
AnnaBridge 171:3a7713b1edbc 98 This parameter depends on the used USB core.
AnnaBridge 171:3a7713b1edbc 99 This parameter must be a number between Min_Data = 1 and Max_Data = 15 */
AnnaBridge 171:3a7713b1edbc 100
AnnaBridge 171:3a7713b1edbc 101 uint32_t speed; /*!< USB Core speed.
AnnaBridge 171:3a7713b1edbc 102 This parameter can be any value of @ref PCD_Core_Speed */
AnnaBridge 171:3a7713b1edbc 103
AnnaBridge 171:3a7713b1edbc 104 uint32_t ep0_mps; /*!< Set the Endpoint 0 Max Packet size.
AnnaBridge 171:3a7713b1edbc 105 This parameter can be any value of @ref PCD_EP0_MPS */
AnnaBridge 171:3a7713b1edbc 106
AnnaBridge 171:3a7713b1edbc 107 uint32_t phy_itface; /*!< Select the used PHY interface.
AnnaBridge 171:3a7713b1edbc 108 This parameter can be any value of @ref PCD_Core_PHY */
AnnaBridge 171:3a7713b1edbc 109
AnnaBridge 171:3a7713b1edbc 110 uint32_t Sof_enable; /*!< Enable or disable the output of the SOF signal.
AnnaBridge 171:3a7713b1edbc 111 This parameter can be set to ENABLE or DISABLE */
AnnaBridge 171:3a7713b1edbc 112
AnnaBridge 171:3a7713b1edbc 113 uint32_t low_power_enable; /*!< Enable or disable Low Power mode
AnnaBridge 171:3a7713b1edbc 114 This parameter can be set to ENABLE or DISABLE */
AnnaBridge 171:3a7713b1edbc 115
AnnaBridge 171:3a7713b1edbc 116 uint32_t lpm_enable; /*!< Enable or disable the Link Power Management .
AnnaBridge 171:3a7713b1edbc 117 This parameter can be set to ENABLE or DISABLE */
AnnaBridge 171:3a7713b1edbc 118
AnnaBridge 171:3a7713b1edbc 119 uint32_t battery_charging_enable; /*!< Enable or disable Battery charging.
AnnaBridge 171:3a7713b1edbc 120 This parameter can be set to ENABLE or DISABLE */
AnnaBridge 171:3a7713b1edbc 121
AnnaBridge 171:3a7713b1edbc 122 }PCD_InitTypeDef;
AnnaBridge 171:3a7713b1edbc 123
AnnaBridge 171:3a7713b1edbc 124 typedef struct
AnnaBridge 171:3a7713b1edbc 125 {
AnnaBridge 171:3a7713b1edbc 126 uint8_t num; /*!< Endpoint number
AnnaBridge 171:3a7713b1edbc 127 This parameter must be a number between Min_Data = 1 and Max_Data = 15 */
AnnaBridge 171:3a7713b1edbc 128
AnnaBridge 171:3a7713b1edbc 129 uint8_t is_in; /*!< Endpoint direction
AnnaBridge 171:3a7713b1edbc 130 This parameter must be a number between Min_Data = 0 and Max_Data = 1 */
AnnaBridge 171:3a7713b1edbc 131
AnnaBridge 171:3a7713b1edbc 132 uint8_t is_stall; /*!< Endpoint stall condition
AnnaBridge 171:3a7713b1edbc 133 This parameter must be a number between Min_Data = 0 and Max_Data = 1 */
AnnaBridge 171:3a7713b1edbc 134
AnnaBridge 171:3a7713b1edbc 135 uint8_t type; /*!< Endpoint type
AnnaBridge 171:3a7713b1edbc 136 This parameter can be any value of @ref PCD_EP_Type */
AnnaBridge 171:3a7713b1edbc 137
AnnaBridge 171:3a7713b1edbc 138 uint16_t pmaadress; /*!< PMA Address
AnnaBridge 171:3a7713b1edbc 139 This parameter can be any value between Min_addr = 0 and Max_addr = 1K */
AnnaBridge 171:3a7713b1edbc 140
AnnaBridge 171:3a7713b1edbc 141
AnnaBridge 171:3a7713b1edbc 142 uint16_t pmaaddr0; /*!< PMA Address0
AnnaBridge 171:3a7713b1edbc 143 This parameter can be any value between Min_addr = 0 and Max_addr = 1K */
AnnaBridge 171:3a7713b1edbc 144
AnnaBridge 171:3a7713b1edbc 145
AnnaBridge 171:3a7713b1edbc 146 uint16_t pmaaddr1; /*!< PMA Address1
AnnaBridge 171:3a7713b1edbc 147 This parameter can be any value between Min_addr = 0 and Max_addr = 1K */
AnnaBridge 171:3a7713b1edbc 148
AnnaBridge 171:3a7713b1edbc 149
AnnaBridge 171:3a7713b1edbc 150 uint8_t doublebuffer; /*!< Double buffer enable
AnnaBridge 171:3a7713b1edbc 151 This parameter can be 0 or 1 */
AnnaBridge 171:3a7713b1edbc 152
AnnaBridge 171:3a7713b1edbc 153 uint32_t maxpacket; /*!< Endpoint Max packet size
AnnaBridge 171:3a7713b1edbc 154 This parameter must be a number between Min_Data = 0 and Max_Data = 64KB */
AnnaBridge 171:3a7713b1edbc 155
AnnaBridge 171:3a7713b1edbc 156 uint8_t *xfer_buff; /*!< Pointer to transfer buffer */
AnnaBridge 171:3a7713b1edbc 157
AnnaBridge 171:3a7713b1edbc 158
AnnaBridge 171:3a7713b1edbc 159 uint32_t xfer_len; /*!< Current transfer length */
AnnaBridge 171:3a7713b1edbc 160
AnnaBridge 171:3a7713b1edbc 161 uint32_t xfer_count; /*!< Partial transfer length in case of multi packet transfer */
AnnaBridge 171:3a7713b1edbc 162
AnnaBridge 171:3a7713b1edbc 163 }PCD_EPTypeDef;
AnnaBridge 171:3a7713b1edbc 164
AnnaBridge 171:3a7713b1edbc 165 typedef USB_TypeDef PCD_TypeDef;
AnnaBridge 171:3a7713b1edbc 166
AnnaBridge 171:3a7713b1edbc 167 /**
AnnaBridge 171:3a7713b1edbc 168 * @brief PCD Handle Structure definition
AnnaBridge 171:3a7713b1edbc 169 */
AnnaBridge 171:3a7713b1edbc 170 typedef struct
AnnaBridge 171:3a7713b1edbc 171 {
AnnaBridge 171:3a7713b1edbc 172 PCD_TypeDef *Instance; /*!< Register base address */
AnnaBridge 171:3a7713b1edbc 173 PCD_InitTypeDef Init; /*!< PCD required parameters */
AnnaBridge 171:3a7713b1edbc 174 __IO uint8_t USB_Address; /*!< USB Address */
AnnaBridge 171:3a7713b1edbc 175 PCD_EPTypeDef IN_ep[8]; /*!< IN endpoint parameters */
AnnaBridge 171:3a7713b1edbc 176 PCD_EPTypeDef OUT_ep[8]; /*!< OUT endpoint parameters */
AnnaBridge 171:3a7713b1edbc 177 HAL_LockTypeDef Lock; /*!< PCD peripheral status */
AnnaBridge 171:3a7713b1edbc 178 __IO PCD_StateTypeDef State; /*!< PCD communication state */
AnnaBridge 171:3a7713b1edbc 179 uint32_t Setup[12]; /*!< Setup packet buffer */
AnnaBridge 171:3a7713b1edbc 180 void *pData; /*!< Pointer to upper stack Handler */
AnnaBridge 171:3a7713b1edbc 181
AnnaBridge 171:3a7713b1edbc 182 } PCD_HandleTypeDef;
AnnaBridge 171:3a7713b1edbc 183
AnnaBridge 171:3a7713b1edbc 184 /**
AnnaBridge 171:3a7713b1edbc 185 * @}
AnnaBridge 171:3a7713b1edbc 186 */
AnnaBridge 171:3a7713b1edbc 187
AnnaBridge 171:3a7713b1edbc 188 /* Include PCD HAL Extension module */
AnnaBridge 171:3a7713b1edbc 189 #include "stm32l1xx_hal_pcd_ex.h"
AnnaBridge 171:3a7713b1edbc 190 /* Exported constants --------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 191 /** @defgroup PCD_Exported_Constants PCD Exported Constants
AnnaBridge 171:3a7713b1edbc 192 * @{
AnnaBridge 171:3a7713b1edbc 193 */
AnnaBridge 171:3a7713b1edbc 194
AnnaBridge 171:3a7713b1edbc 195 /** @defgroup PCD_Exti_Line_Wakeup PCD_Exti_Line_Wakeup
AnnaBridge 171:3a7713b1edbc 196 * @{
AnnaBridge 171:3a7713b1edbc 197 */
AnnaBridge 171:3a7713b1edbc 198
AnnaBridge 171:3a7713b1edbc 199 #define USB_WAKEUP_EXTI_LINE (0x00040000U) /*!< External interrupt line 18 Connected to the USB FS EXTI Line */
AnnaBridge 171:3a7713b1edbc 200 /**
AnnaBridge 171:3a7713b1edbc 201 * @}
AnnaBridge 171:3a7713b1edbc 202 */
AnnaBridge 171:3a7713b1edbc 203
AnnaBridge 171:3a7713b1edbc 204
AnnaBridge 171:3a7713b1edbc 205 /** @defgroup PCD_Core_Speed PCD Core Speed
AnnaBridge 171:3a7713b1edbc 206 * @{
AnnaBridge 171:3a7713b1edbc 207 */
AnnaBridge 171:3a7713b1edbc 208 #define PCD_SPEED_HIGH 0 /* Not Supported */
AnnaBridge 171:3a7713b1edbc 209 #define PCD_SPEED_FULL 2
AnnaBridge 171:3a7713b1edbc 210 /**
AnnaBridge 171:3a7713b1edbc 211 * @}
AnnaBridge 171:3a7713b1edbc 212 */
AnnaBridge 171:3a7713b1edbc 213
AnnaBridge 171:3a7713b1edbc 214 /** @defgroup PCD_Core_PHY PCD Core PHY
AnnaBridge 171:3a7713b1edbc 215 * @{
AnnaBridge 171:3a7713b1edbc 216 */
AnnaBridge 171:3a7713b1edbc 217 #define PCD_PHY_EMBEDDED 2
AnnaBridge 171:3a7713b1edbc 218 /**
AnnaBridge 171:3a7713b1edbc 219 * @}
AnnaBridge 171:3a7713b1edbc 220 */
AnnaBridge 171:3a7713b1edbc 221
AnnaBridge 171:3a7713b1edbc 222 /** @defgroup PCD_EP0_MPS PCD EP0 MPS
AnnaBridge 171:3a7713b1edbc 223 * @{
AnnaBridge 171:3a7713b1edbc 224 */
AnnaBridge 171:3a7713b1edbc 225 #define DEP0CTL_MPS_64 0
AnnaBridge 171:3a7713b1edbc 226 #define DEP0CTL_MPS_32 1
AnnaBridge 171:3a7713b1edbc 227 #define DEP0CTL_MPS_16 2
AnnaBridge 171:3a7713b1edbc 228 #define DEP0CTL_MPS_8 3
AnnaBridge 171:3a7713b1edbc 229
AnnaBridge 171:3a7713b1edbc 230 #define PCD_EP0MPS_64 DEP0CTL_MPS_64
AnnaBridge 171:3a7713b1edbc 231 #define PCD_EP0MPS_32 DEP0CTL_MPS_32
AnnaBridge 171:3a7713b1edbc 232 #define PCD_EP0MPS_16 DEP0CTL_MPS_16
AnnaBridge 171:3a7713b1edbc 233 #define PCD_EP0MPS_08 DEP0CTL_MPS_8
AnnaBridge 171:3a7713b1edbc 234 /**
AnnaBridge 171:3a7713b1edbc 235 * @}
AnnaBridge 171:3a7713b1edbc 236 */
AnnaBridge 171:3a7713b1edbc 237
AnnaBridge 171:3a7713b1edbc 238 /** @defgroup PCD_EP_Type PCD EP Type
AnnaBridge 171:3a7713b1edbc 239 * @{
AnnaBridge 171:3a7713b1edbc 240 */
AnnaBridge 171:3a7713b1edbc 241 #define PCD_EP_TYPE_CTRL 0
AnnaBridge 171:3a7713b1edbc 242 #define PCD_EP_TYPE_ISOC 1
AnnaBridge 171:3a7713b1edbc 243 #define PCD_EP_TYPE_BULK 2
AnnaBridge 171:3a7713b1edbc 244 #define PCD_EP_TYPE_INTR 3
AnnaBridge 171:3a7713b1edbc 245 /**
AnnaBridge 171:3a7713b1edbc 246 * @}
AnnaBridge 171:3a7713b1edbc 247 */
AnnaBridge 171:3a7713b1edbc 248
AnnaBridge 171:3a7713b1edbc 249 /** @defgroup PCD_ENDP PCD ENDP
AnnaBridge 171:3a7713b1edbc 250 * @{
AnnaBridge 171:3a7713b1edbc 251 */
AnnaBridge 171:3a7713b1edbc 252
AnnaBridge 171:3a7713b1edbc 253 #define PCD_ENDP0 ((uint8_t)0)
AnnaBridge 171:3a7713b1edbc 254 #define PCD_ENDP1 ((uint8_t)1)
AnnaBridge 171:3a7713b1edbc 255 #define PCD_ENDP2 ((uint8_t)2)
AnnaBridge 171:3a7713b1edbc 256 #define PCD_ENDP3 ((uint8_t)3)
AnnaBridge 171:3a7713b1edbc 257 #define PCD_ENDP4 ((uint8_t)4)
AnnaBridge 171:3a7713b1edbc 258 #define PCD_ENDP5 ((uint8_t)5)
AnnaBridge 171:3a7713b1edbc 259 #define PCD_ENDP6 ((uint8_t)6)
AnnaBridge 171:3a7713b1edbc 260 #define PCD_ENDP7 ((uint8_t)7)
AnnaBridge 171:3a7713b1edbc 261
AnnaBridge 171:3a7713b1edbc 262 #define IS_PCD_ALL_INSTANCE IS_USB_ALL_INSTANCE
AnnaBridge 171:3a7713b1edbc 263
AnnaBridge 171:3a7713b1edbc 264 /**
AnnaBridge 171:3a7713b1edbc 265 * @}
AnnaBridge 171:3a7713b1edbc 266 */
AnnaBridge 171:3a7713b1edbc 267
AnnaBridge 171:3a7713b1edbc 268 /** @defgroup PCD_ENDP_Kind PCD Endpoint Kind
AnnaBridge 171:3a7713b1edbc 269 * @{
AnnaBridge 171:3a7713b1edbc 270 */
AnnaBridge 171:3a7713b1edbc 271 #define PCD_SNG_BUF 0
AnnaBridge 171:3a7713b1edbc 272 #define PCD_DBL_BUF 1
AnnaBridge 171:3a7713b1edbc 273 /**
AnnaBridge 171:3a7713b1edbc 274 * @}
AnnaBridge 171:3a7713b1edbc 275 */
AnnaBridge 171:3a7713b1edbc 276
AnnaBridge 171:3a7713b1edbc 277 /**
AnnaBridge 171:3a7713b1edbc 278 * @}
AnnaBridge 171:3a7713b1edbc 279 */
AnnaBridge 171:3a7713b1edbc 280
AnnaBridge 171:3a7713b1edbc 281 /* Exported macros -----------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 282
AnnaBridge 171:3a7713b1edbc 283 /** @defgroup PCD_Exported_Macros PCD Exported Macros
AnnaBridge 171:3a7713b1edbc 284 * @brief macros to handle interrupts and specific clock configurations
AnnaBridge 171:3a7713b1edbc 285 * @{
AnnaBridge 171:3a7713b1edbc 286 */
AnnaBridge 171:3a7713b1edbc 287 #define __HAL_PCD_GET_FLAG(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->ISTR) & (__INTERRUPT__)) == (__INTERRUPT__))
AnnaBridge 171:3a7713b1edbc 288 #define __HAL_PCD_CLEAR_FLAG(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->ISTR) &= ~(__INTERRUPT__))
AnnaBridge 171:3a7713b1edbc 289
AnnaBridge 171:3a7713b1edbc 290 #define __HAL_USB_WAKEUP_EXTI_ENABLE_IT() EXTI->IMR |= USB_WAKEUP_EXTI_LINE
AnnaBridge 171:3a7713b1edbc 291 #define __HAL_USB_WAKEUP_EXTI_DISABLE_IT() EXTI->IMR &= ~(USB_WAKEUP_EXTI_LINE)
AnnaBridge 171:3a7713b1edbc 292 #define __HAL_USB_WAKEUP_EXTI_GET_FLAG() EXTI->PR & (USB_WAKEUP_EXTI_LINE)
AnnaBridge 171:3a7713b1edbc 293 #define __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG() EXTI->PR = USB_WAKEUP_EXTI_LINE
AnnaBridge 171:3a7713b1edbc 294
AnnaBridge 171:3a7713b1edbc 295 #define __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE() \
AnnaBridge 171:3a7713b1edbc 296 do{ \
AnnaBridge 171:3a7713b1edbc 297 EXTI->FTSR &= ~(USB_WAKEUP_EXTI_LINE); \
AnnaBridge 171:3a7713b1edbc 298 EXTI->RTSR |= USB_WAKEUP_EXTI_LINE; \
AnnaBridge 171:3a7713b1edbc 299 } while(0)
AnnaBridge 171:3a7713b1edbc 300
AnnaBridge 171:3a7713b1edbc 301
AnnaBridge 171:3a7713b1edbc 302 #define __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE() \
AnnaBridge 171:3a7713b1edbc 303 do{ \
AnnaBridge 171:3a7713b1edbc 304 EXTI->FTSR |= (USB_WAKEUP_EXTI_LINE); \
AnnaBridge 171:3a7713b1edbc 305 EXTI->RTSR &= ~(USB_WAKEUP_EXTI_LINE); \
AnnaBridge 171:3a7713b1edbc 306 } while(0)
AnnaBridge 171:3a7713b1edbc 307
AnnaBridge 171:3a7713b1edbc 308
AnnaBridge 171:3a7713b1edbc 309 #define __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE() \
AnnaBridge 171:3a7713b1edbc 310 do{ \
AnnaBridge 171:3a7713b1edbc 311 EXTI->RTSR &= ~(USB_WAKEUP_EXTI_LINE); \
AnnaBridge 171:3a7713b1edbc 312 EXTI->FTSR &= ~(USB_WAKEUP_EXTI_LINE); \
AnnaBridge 171:3a7713b1edbc 313 EXTI->RTSR |= USB_WAKEUP_EXTI_LINE; \
AnnaBridge 171:3a7713b1edbc 314 EXTI->FTSR |= USB_WAKEUP_EXTI_LINE; \
AnnaBridge 171:3a7713b1edbc 315 } while(0)
AnnaBridge 171:3a7713b1edbc 316
AnnaBridge 171:3a7713b1edbc 317 /**
AnnaBridge 171:3a7713b1edbc 318 * @}
AnnaBridge 171:3a7713b1edbc 319 */
AnnaBridge 171:3a7713b1edbc 320
AnnaBridge 171:3a7713b1edbc 321 /* Internal macros -----------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 322
AnnaBridge 171:3a7713b1edbc 323 /** @defgroup PCD_Private_Macros PCD Private Macros
AnnaBridge 171:3a7713b1edbc 324 * @brief macros to handle interrupts and specific clock configurations
AnnaBridge 171:3a7713b1edbc 325 * @{
AnnaBridge 171:3a7713b1edbc 326 */
AnnaBridge 171:3a7713b1edbc 327
AnnaBridge 171:3a7713b1edbc 328 /* SetENDPOINT */
AnnaBridge 171:3a7713b1edbc 329 /* SetENDPOINT */
AnnaBridge 171:3a7713b1edbc 330 #define PCD_SET_ENDPOINT(USBx, bEpNum,wRegValue) (*((uint16_t *)(((uint32_t)(&(USBx)->EP0R + (bEpNum) * 2U))))= (uint16_t)(wRegValue))
AnnaBridge 171:3a7713b1edbc 331
AnnaBridge 171:3a7713b1edbc 332 /* GetENDPOINT */
AnnaBridge 171:3a7713b1edbc 333 #define PCD_GET_ENDPOINT(USBx, bEpNum) (*((uint16_t *)(((uint32_t)(&(USBx)->EP0R + (bEpNum) * 2U)))))
AnnaBridge 171:3a7713b1edbc 334
AnnaBridge 171:3a7713b1edbc 335
AnnaBridge 171:3a7713b1edbc 336
AnnaBridge 171:3a7713b1edbc 337 /**
AnnaBridge 171:3a7713b1edbc 338 * @brief sets the type in the endpoint register(bits EP_TYPE[1:0])
AnnaBridge 171:3a7713b1edbc 339 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 340 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 341 * @param wType: Endpoint Type.
AnnaBridge 171:3a7713b1edbc 342 * @retval None
AnnaBridge 171:3a7713b1edbc 343 */
AnnaBridge 171:3a7713b1edbc 344 #define PCD_SET_EPTYPE(USBx, bEpNum,wType) (PCD_SET_ENDPOINT((USBx), (bEpNum),\
AnnaBridge 171:3a7713b1edbc 345 ((((uint32_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)))) & ((uint32_t)(USB_EP_T_MASK))) | ((uint32_t)(wType)) )))
AnnaBridge 171:3a7713b1edbc 346
AnnaBridge 171:3a7713b1edbc 347 /**
AnnaBridge 171:3a7713b1edbc 348 * @brief gets the type in the endpoint register(bits EP_TYPE[1:0])
AnnaBridge 171:3a7713b1edbc 349 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 350 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 351 * @retval Endpoint Type
AnnaBridge 171:3a7713b1edbc 352 */
AnnaBridge 171:3a7713b1edbc 353 #define PCD_GET_EPTYPE(USBx, bEpNum) (((uint16_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)))) & USB_EP_T_FIELD)
AnnaBridge 171:3a7713b1edbc 354
AnnaBridge 171:3a7713b1edbc 355
AnnaBridge 171:3a7713b1edbc 356 /**
AnnaBridge 171:3a7713b1edbc 357 * @brief free buffer used from the application realizing it to the line
AnnaBridge 171:3a7713b1edbc 358 toggles bit SW_BUF in the double buffered endpoint register
AnnaBridge 171:3a7713b1edbc 359 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 360 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 361 * @param bDir: Direction
AnnaBridge 171:3a7713b1edbc 362 * @retval None
AnnaBridge 171:3a7713b1edbc 363 */
AnnaBridge 171:3a7713b1edbc 364 #define PCD_FreeUserBuffer(USBx, bEpNum, bDir)\
AnnaBridge 171:3a7713b1edbc 365 {\
AnnaBridge 171:3a7713b1edbc 366 if ((bDir) == PCD_EP_DBUF_OUT)\
AnnaBridge 171:3a7713b1edbc 367 { /* OUT double buffered endpoint */\
AnnaBridge 171:3a7713b1edbc 368 PCD_TX_DTOG((USBx), (bEpNum));\
AnnaBridge 171:3a7713b1edbc 369 }\
AnnaBridge 171:3a7713b1edbc 370 else if ((bDir) == PCD_EP_DBUF_IN)\
AnnaBridge 171:3a7713b1edbc 371 { /* IN double buffered endpoint */\
AnnaBridge 171:3a7713b1edbc 372 PCD_RX_DTOG((USBx), (bEpNum));\
AnnaBridge 171:3a7713b1edbc 373 }\
AnnaBridge 171:3a7713b1edbc 374 }
AnnaBridge 171:3a7713b1edbc 375
AnnaBridge 171:3a7713b1edbc 376 /**
AnnaBridge 171:3a7713b1edbc 377 * @brief gets direction of the double buffered endpoint
AnnaBridge 171:3a7713b1edbc 378 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 379 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 380 * @retval EP_DBUF_OUT, EP_DBUF_IN,
AnnaBridge 171:3a7713b1edbc 381 * EP_DBUF_ERR if the endpoint counter not yet programmed.
AnnaBridge 171:3a7713b1edbc 382 */
AnnaBridge 171:3a7713b1edbc 383 #define PCD_GET_DB_DIR(USBx, bEpNum)\
AnnaBridge 171:3a7713b1edbc 384 {\
AnnaBridge 171:3a7713b1edbc 385 if ((uint16_t)(*PCD_EP_RX_CNT((USBx), (bEpNum)) & 0xFC00) != 0)\
AnnaBridge 171:3a7713b1edbc 386 return(PCD_EP_DBUF_OUT);\
AnnaBridge 171:3a7713b1edbc 387 else if (((uint16_t)(*PCD_EP_TX_CNT((USBx), (bEpNum))) & 0x03FF) != 0)\
AnnaBridge 171:3a7713b1edbc 388 return(PCD_EP_DBUF_IN);\
AnnaBridge 171:3a7713b1edbc 389 else\
AnnaBridge 171:3a7713b1edbc 390 return(PCD_EP_DBUF_ERR);\
AnnaBridge 171:3a7713b1edbc 391 }
AnnaBridge 171:3a7713b1edbc 392
AnnaBridge 171:3a7713b1edbc 393 /**
AnnaBridge 171:3a7713b1edbc 394 * @brief sets the status for tx transfer (bits STAT_TX[1:0]).
AnnaBridge 171:3a7713b1edbc 395 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 396 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 397 * @param wState: new state
AnnaBridge 171:3a7713b1edbc 398 * @retval None
AnnaBridge 171:3a7713b1edbc 399 */
AnnaBridge 171:3a7713b1edbc 400 #define PCD_SET_EP_TX_STATUS(USBx, bEpNum, wState) { register uint16_t _wRegVal;\
AnnaBridge 171:3a7713b1edbc 401 \
AnnaBridge 171:3a7713b1edbc 402 _wRegVal = (uint32_t) (((uint32_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)))) & USB_EPTX_DTOGMASK);\
AnnaBridge 171:3a7713b1edbc 403 /* toggle first bit ? */ \
AnnaBridge 171:3a7713b1edbc 404 if((USB_EPTX_DTOG1 & (wState))!= 0) \
AnnaBridge 171:3a7713b1edbc 405 { \
AnnaBridge 171:3a7713b1edbc 406 _wRegVal ^=(uint16_t) USB_EPTX_DTOG1; \
AnnaBridge 171:3a7713b1edbc 407 } \
AnnaBridge 171:3a7713b1edbc 408 /* toggle second bit ? */ \
AnnaBridge 171:3a7713b1edbc 409 if((USB_EPTX_DTOG2 & ((uint32_t)(wState)))!= 0U) \
AnnaBridge 171:3a7713b1edbc 410 { \
AnnaBridge 171:3a7713b1edbc 411 _wRegVal ^=(uint16_t) USB_EPTX_DTOG2; \
AnnaBridge 171:3a7713b1edbc 412 } \
AnnaBridge 171:3a7713b1edbc 413 PCD_SET_ENDPOINT((USBx), (bEpNum), (((uint32_t)(_wRegVal)) | USB_EP_CTR_RX|USB_EP_CTR_TX));\
AnnaBridge 171:3a7713b1edbc 414 } /* PCD_SET_EP_TX_STATUS */
AnnaBridge 171:3a7713b1edbc 415
AnnaBridge 171:3a7713b1edbc 416 /**
AnnaBridge 171:3a7713b1edbc 417 * @brief sets the status for rx transfer (bits STAT_TX[1:0])
AnnaBridge 171:3a7713b1edbc 418 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 419 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 420 * @param wState: new state
AnnaBridge 171:3a7713b1edbc 421 * @retval None
AnnaBridge 171:3a7713b1edbc 422 */
AnnaBridge 171:3a7713b1edbc 423 #define PCD_SET_EP_RX_STATUS(USBx, bEpNum,wState) {\
AnnaBridge 171:3a7713b1edbc 424 register uint16_t _wRegVal; \
AnnaBridge 171:3a7713b1edbc 425 \
AnnaBridge 171:3a7713b1edbc 426 _wRegVal = (uint32_t) (((uint32_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)))) & USB_EPRX_DTOGMASK);\
AnnaBridge 171:3a7713b1edbc 427 /* toggle first bit ? */ \
AnnaBridge 171:3a7713b1edbc 428 if((USB_EPRX_DTOG1 & (wState))!= 0) \
AnnaBridge 171:3a7713b1edbc 429 { \
AnnaBridge 171:3a7713b1edbc 430 _wRegVal ^= (uint16_t) USB_EPRX_DTOG1; \
AnnaBridge 171:3a7713b1edbc 431 } \
AnnaBridge 171:3a7713b1edbc 432 /* toggle second bit ? */ \
AnnaBridge 171:3a7713b1edbc 433 if((USB_EPRX_DTOG2 & ((uint32_t)(wState)))!= 0U) \
AnnaBridge 171:3a7713b1edbc 434 { \
AnnaBridge 171:3a7713b1edbc 435 _wRegVal ^= (uint16_t) USB_EPRX_DTOG2; \
AnnaBridge 171:3a7713b1edbc 436 } \
AnnaBridge 171:3a7713b1edbc 437 PCD_SET_ENDPOINT((USBx), (bEpNum), (((uint32_t)(_wRegVal)) | USB_EP_CTR_RX|USB_EP_CTR_TX)); \
AnnaBridge 171:3a7713b1edbc 438 } /* PCD_SET_EP_RX_STATUS */
AnnaBridge 171:3a7713b1edbc 439
AnnaBridge 171:3a7713b1edbc 440 /**
AnnaBridge 171:3a7713b1edbc 441 * @brief sets the status for rx & tx (bits STAT_TX[1:0] & STAT_RX[1:0])
AnnaBridge 171:3a7713b1edbc 442 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 443 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 444 * @param wStaterx: new state.
AnnaBridge 171:3a7713b1edbc 445 * @param wStatetx: new state.
AnnaBridge 171:3a7713b1edbc 446 * @retval None
AnnaBridge 171:3a7713b1edbc 447 */
AnnaBridge 171:3a7713b1edbc 448 #define PCD_SET_EP_TXRX_STATUS(USBx,bEpNum,wStaterx,wStatetx) {\
AnnaBridge 171:3a7713b1edbc 449 register uint32_t _wRegVal; \
AnnaBridge 171:3a7713b1edbc 450 \
AnnaBridge 171:3a7713b1edbc 451 _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & (USB_EPRX_DTOGMASK |USB_EPTX_STAT) ;\
AnnaBridge 171:3a7713b1edbc 452 /* toggle first bit ? */ \
AnnaBridge 171:3a7713b1edbc 453 if((USB_EPRX_DTOG1 & ((wStaterx)))!= 0) \
AnnaBridge 171:3a7713b1edbc 454 { \
AnnaBridge 171:3a7713b1edbc 455 _wRegVal ^= USB_EPRX_DTOG1; \
AnnaBridge 171:3a7713b1edbc 456 } \
AnnaBridge 171:3a7713b1edbc 457 /* toggle second bit ? */ \
AnnaBridge 171:3a7713b1edbc 458 if((USB_EPRX_DTOG2 & (wStaterx))!= 0) \
AnnaBridge 171:3a7713b1edbc 459 { \
AnnaBridge 171:3a7713b1edbc 460 _wRegVal ^= USB_EPRX_DTOG2; \
AnnaBridge 171:3a7713b1edbc 461 } \
AnnaBridge 171:3a7713b1edbc 462 /* toggle first bit ? */ \
AnnaBridge 171:3a7713b1edbc 463 if((USB_EPTX_DTOG1 & (wStatetx))!= 0) \
AnnaBridge 171:3a7713b1edbc 464 { \
AnnaBridge 171:3a7713b1edbc 465 _wRegVal ^= USB_EPTX_DTOG1; \
AnnaBridge 171:3a7713b1edbc 466 } \
AnnaBridge 171:3a7713b1edbc 467 /* toggle second bit ? */ \
AnnaBridge 171:3a7713b1edbc 468 if((USB_EPTX_DTOG2 & (wStatetx))!= 0) \
AnnaBridge 171:3a7713b1edbc 469 { \
AnnaBridge 171:3a7713b1edbc 470 _wRegVal ^= USB_EPTX_DTOG2; \
AnnaBridge 171:3a7713b1edbc 471 } \
AnnaBridge 171:3a7713b1edbc 472 PCD_SET_ENDPOINT((USBx), (bEpNum), _wRegVal | USB_EP_CTR_RX|USB_EP_CTR_TX); \
AnnaBridge 171:3a7713b1edbc 473 } /* PCD_SET_EP_TXRX_STATUS */
AnnaBridge 171:3a7713b1edbc 474
AnnaBridge 171:3a7713b1edbc 475 /**
AnnaBridge 171:3a7713b1edbc 476 * @brief gets the status for tx/rx transfer (bits STAT_TX[1:0]
AnnaBridge 171:3a7713b1edbc 477 * /STAT_RX[1:0])
AnnaBridge 171:3a7713b1edbc 478 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 479 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 480 * @retval status
AnnaBridge 171:3a7713b1edbc 481 */
AnnaBridge 171:3a7713b1edbc 482 #define PCD_GET_EP_TX_STATUS(USBx, bEpNum) (((uint32_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)))) & USB_EPTX_STAT)
AnnaBridge 171:3a7713b1edbc 483 #define PCD_GET_EP_RX_STATUS(USBx, bEpNum) (((uint32_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)))) & USB_EPRX_STAT)
AnnaBridge 171:3a7713b1edbc 484
AnnaBridge 171:3a7713b1edbc 485 /**
AnnaBridge 171:3a7713b1edbc 486 * @brief sets directly the VALID tx/rx-status into the endpoint register
AnnaBridge 171:3a7713b1edbc 487 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 488 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 489 * @retval None
AnnaBridge 171:3a7713b1edbc 490 */
AnnaBridge 171:3a7713b1edbc 491 #define PCD_SET_EP_TX_VALID(USBx, bEpNum) (PCD_SET_EP_TX_STATUS((USBx), (bEpNum), USB_EP_TX_VALID))
AnnaBridge 171:3a7713b1edbc 492
AnnaBridge 171:3a7713b1edbc 493 #define PCD_SET_EP_RX_VALID(USBx, bEpNum) (PCD_SET_EP_RX_STATUS((USBx), (bEpNum), USB_EP_RX_VALID))
AnnaBridge 171:3a7713b1edbc 494
AnnaBridge 171:3a7713b1edbc 495 /**
AnnaBridge 171:3a7713b1edbc 496 * @brief checks stall condition in an endpoint.
AnnaBridge 171:3a7713b1edbc 497 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 498 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 499 * @retval TRUE = endpoint in stall condition.
AnnaBridge 171:3a7713b1edbc 500 */
AnnaBridge 171:3a7713b1edbc 501 #define PCD_GET_EP_TX_STALL_STATUS(USBx, bEpNum) (PCD_GET_EP_TX_STATUS((USBx), (bEpNum)) \
AnnaBridge 171:3a7713b1edbc 502 == USB_EP_TX_STALL)
AnnaBridge 171:3a7713b1edbc 503 #define PCD_GET_EP_RX_STALL_STATUS(USBx, bEpNum) (PCD_GET_EP_RX_STATUS((USBx), (bEpNum)) \
AnnaBridge 171:3a7713b1edbc 504 == USB_EP_RX_STALL)
AnnaBridge 171:3a7713b1edbc 505
AnnaBridge 171:3a7713b1edbc 506 /**
AnnaBridge 171:3a7713b1edbc 507 * @brief set & clear EP_KIND bit.
AnnaBridge 171:3a7713b1edbc 508 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 509 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 510 * @retval None
AnnaBridge 171:3a7713b1edbc 511 */
AnnaBridge 171:3a7713b1edbc 512 #define PCD_SET_EP_KIND(USBx, bEpNum) (PCD_SET_ENDPOINT((USBx), (bEpNum), \
AnnaBridge 171:3a7713b1edbc 513 (USB_EP_CTR_RX|USB_EP_CTR_TX|((((uint32_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)))) | USB_EP_KIND) & USB_EPREG_MASK))))
AnnaBridge 171:3a7713b1edbc 514 #define PCD_CLEAR_EP_KIND(USBx, bEpNum) (PCD_SET_ENDPOINT((USBx), (bEpNum), \
AnnaBridge 171:3a7713b1edbc 515 (USB_EP_CTR_RX|USB_EP_CTR_TX|((((uint32_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)))) & USB_EPKIND_MASK))))
AnnaBridge 171:3a7713b1edbc 516
AnnaBridge 171:3a7713b1edbc 517 /**
AnnaBridge 171:3a7713b1edbc 518 * @brief Sets/clears directly STATUS_OUT bit in the endpoint register.
AnnaBridge 171:3a7713b1edbc 519 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 520 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 521 * @retval None
AnnaBridge 171:3a7713b1edbc 522 */
AnnaBridge 171:3a7713b1edbc 523 #define PCD_SET_OUT_STATUS(USBx, bEpNum) PCD_SET_EP_KIND((USBx), (bEpNum))
AnnaBridge 171:3a7713b1edbc 524 #define PCD_CLEAR_OUT_STATUS(USBx, bEpNum) PCD_CLEAR_EP_KIND((USBx), (bEpNum))
AnnaBridge 171:3a7713b1edbc 525
AnnaBridge 171:3a7713b1edbc 526 /**
AnnaBridge 171:3a7713b1edbc 527 * @brief Sets/clears directly EP_KIND bit in the endpoint register.
AnnaBridge 171:3a7713b1edbc 528 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 529 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 530 * @retval None
AnnaBridge 171:3a7713b1edbc 531 */
AnnaBridge 171:3a7713b1edbc 532 #define PCD_SET_EP_DBUF(USBx, bEpNum) PCD_SET_EP_KIND((USBx), (bEpNum))
AnnaBridge 171:3a7713b1edbc 533 #define PCD_CLEAR_EP_DBUF(USBx, bEpNum) PCD_CLEAR_EP_KIND((USBx), (bEpNum))
AnnaBridge 171:3a7713b1edbc 534
AnnaBridge 171:3a7713b1edbc 535 /**
AnnaBridge 171:3a7713b1edbc 536 * @brief Clears bit CTR_RX / CTR_TX in the endpoint register.
AnnaBridge 171:3a7713b1edbc 537 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 538 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 539 * @retval None
AnnaBridge 171:3a7713b1edbc 540 */
AnnaBridge 171:3a7713b1edbc 541 #define PCD_CLEAR_RX_EP_CTR(USBx, bEpNum) (PCD_SET_ENDPOINT((USBx), (bEpNum),\
AnnaBridge 171:3a7713b1edbc 542 PCD_GET_ENDPOINT((USBx), (bEpNum)) & 0x7FFFU & USB_EPREG_MASK))
AnnaBridge 171:3a7713b1edbc 543 #define PCD_CLEAR_TX_EP_CTR(USBx, bEpNum) (PCD_SET_ENDPOINT((USBx), (bEpNum),\
AnnaBridge 171:3a7713b1edbc 544 PCD_GET_ENDPOINT((USBx), (bEpNum)) & 0xFF7FU & USB_EPREG_MASK))
AnnaBridge 171:3a7713b1edbc 545
AnnaBridge 171:3a7713b1edbc 546 /**
AnnaBridge 171:3a7713b1edbc 547 * @brief Toggles DTOG_RX / DTOG_TX bit in the endpoint register.
AnnaBridge 171:3a7713b1edbc 548 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 549 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 550 * @retval None
AnnaBridge 171:3a7713b1edbc 551 */
AnnaBridge 171:3a7713b1edbc 552 #define PCD_RX_DTOG(USBx, bEpNum) (PCD_SET_ENDPOINT((USBx), (bEpNum), \
AnnaBridge 171:3a7713b1edbc 553 USB_EP_CTR_RX|USB_EP_CTR_TX|USB_EP_DTOG_RX | (((uint32_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)))) & USB_EPREG_MASK)))
AnnaBridge 171:3a7713b1edbc 554 #define PCD_TX_DTOG(USBx, bEpNum) (PCD_SET_ENDPOINT((USBx), (bEpNum), \
AnnaBridge 171:3a7713b1edbc 555 USB_EP_CTR_RX|USB_EP_CTR_TX|USB_EP_DTOG_TX | (((uint32_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)))) & USB_EPREG_MASK)))
AnnaBridge 171:3a7713b1edbc 556
AnnaBridge 171:3a7713b1edbc 557 /**
AnnaBridge 171:3a7713b1edbc 558 * @brief Clears DTOG_RX / DTOG_TX bit in the endpoint register.
AnnaBridge 171:3a7713b1edbc 559 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 560 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 561 * @retval None
AnnaBridge 171:3a7713b1edbc 562 */
AnnaBridge 171:3a7713b1edbc 563 #define PCD_CLEAR_RX_DTOG(USBx, bEpNum) if((((uint32_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)))) & USB_EP_DTOG_RX) != 0)\
AnnaBridge 171:3a7713b1edbc 564 { \
AnnaBridge 171:3a7713b1edbc 565 PCD_RX_DTOG((USBx),(bEpNum));\
AnnaBridge 171:3a7713b1edbc 566 }
AnnaBridge 171:3a7713b1edbc 567 #define PCD_CLEAR_TX_DTOG(USBx, bEpNum) if((((uint32_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)))) & USB_EP_DTOG_TX) != 0)\
AnnaBridge 171:3a7713b1edbc 568 {\
AnnaBridge 171:3a7713b1edbc 569 PCD_TX_DTOG((USBx),(bEpNum));\
AnnaBridge 171:3a7713b1edbc 570 }
AnnaBridge 171:3a7713b1edbc 571
AnnaBridge 171:3a7713b1edbc 572 /**
AnnaBridge 171:3a7713b1edbc 573 * @brief Sets address in an endpoint register.
AnnaBridge 171:3a7713b1edbc 574 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 575 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 576 * @param bAddr: Address.
AnnaBridge 171:3a7713b1edbc 577 * @retval None
AnnaBridge 171:3a7713b1edbc 578 */
AnnaBridge 171:3a7713b1edbc 579 #define PCD_SET_EP_ADDRESS(USBx, bEpNum,bAddr) PCD_SET_ENDPOINT((USBx), (bEpNum),\
AnnaBridge 171:3a7713b1edbc 580 USB_EP_CTR_RX|USB_EP_CTR_TX|(((uint32_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)))) & USB_EPREG_MASK) | (bAddr))
AnnaBridge 171:3a7713b1edbc 581
AnnaBridge 171:3a7713b1edbc 582 #define PCD_GET_EP_ADDRESS(USBx, bEpNum) ((uint8_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPADDR_FIELD))
AnnaBridge 171:3a7713b1edbc 583
AnnaBridge 171:3a7713b1edbc 584 #define PCD_EP_TX_ADDRESS(USBx, bEpNum) ((uint16_t *)((uint32_t)((((USBx)->BTABLE+(bEpNum)*8)*2+ ((uint32_t)(USBx) + 0x400U)))))
AnnaBridge 171:3a7713b1edbc 585 #define PCD_EP_TX_CNT(USBx, bEpNum) ((uint16_t *)((uint32_t)((((USBx)->BTABLE+(bEpNum)*8+2)*2+ ((uint32_t)(USBx) + 0x400U)))))
AnnaBridge 171:3a7713b1edbc 586 #define PCD_EP_RX_ADDRESS(USBx, bEpNum) ((uint16_t *)((uint32_t)((((USBx)->BTABLE+(bEpNum)*8+4)*2+ ((uint32_t)(USBx) + 0x400U)))))
AnnaBridge 171:3a7713b1edbc 587 #define PCD_EP_RX_CNT(USBx, bEpNum) ((uint16_t *)((uint32_t)((((USBx)->BTABLE+(bEpNum)*8+6)*2+ ((uint32_t)(USBx) + 0x400U)))))
AnnaBridge 171:3a7713b1edbc 588
AnnaBridge 171:3a7713b1edbc 589 #define PCD_SET_EP_RX_CNT(USBx, bEpNum,wCount) {\
AnnaBridge 171:3a7713b1edbc 590 uint16_t *pdwReg =PCD_EP_RX_CNT((USBx),(bEpNum)); \
AnnaBridge 171:3a7713b1edbc 591 PCD_SET_EP_CNT_RX_REG((pdwReg), (wCount))\
AnnaBridge 171:3a7713b1edbc 592 }
AnnaBridge 171:3a7713b1edbc 593
AnnaBridge 171:3a7713b1edbc 594 /**
AnnaBridge 171:3a7713b1edbc 595 * @brief sets address of the tx/rx buffer.
AnnaBridge 171:3a7713b1edbc 596 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 597 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 598 * @param wAddr: address to be set (must be word aligned).
AnnaBridge 171:3a7713b1edbc 599 * @retval None
AnnaBridge 171:3a7713b1edbc 600 */
AnnaBridge 171:3a7713b1edbc 601 #define PCD_SET_EP_TX_ADDRESS(USBx, bEpNum,wAddr) (*PCD_EP_TX_ADDRESS((USBx), (bEpNum)) = (((wAddr) >> 1) << 1))
AnnaBridge 171:3a7713b1edbc 602 #define PCD_SET_EP_RX_ADDRESS(USBx, bEpNum,wAddr) (*PCD_EP_RX_ADDRESS((USBx), (bEpNum)) = (((wAddr) >> 1) << 1))
AnnaBridge 171:3a7713b1edbc 603
AnnaBridge 171:3a7713b1edbc 604 /**
AnnaBridge 171:3a7713b1edbc 605 * @brief Gets address of the tx/rx buffer.
AnnaBridge 171:3a7713b1edbc 606 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 607 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 608 * @retval address of the buffer.
AnnaBridge 171:3a7713b1edbc 609 */
AnnaBridge 171:3a7713b1edbc 610 #define PCD_GET_EP_TX_ADDRESS(USBx, bEpNum) ((uint16_t)*PCD_EP_TX_ADDRESS((USBx), (bEpNum)))
AnnaBridge 171:3a7713b1edbc 611 #define PCD_GET_EP_RX_ADDRESS(USBx, bEpNum) ((uint16_t)*PCD_EP_RX_ADDRESS((USBx), (bEpNum)))
AnnaBridge 171:3a7713b1edbc 612
AnnaBridge 171:3a7713b1edbc 613 /**
AnnaBridge 171:3a7713b1edbc 614 * @brief Sets counter of rx buffer with no. of blocks.
AnnaBridge 171:3a7713b1edbc 615 * @param dwReg: Register
AnnaBridge 171:3a7713b1edbc 616 * @param wCount: Counter.
AnnaBridge 171:3a7713b1edbc 617 * @param wNBlocks: no. of Blocks.
AnnaBridge 171:3a7713b1edbc 618 * @retval None
AnnaBridge 171:3a7713b1edbc 619 */
AnnaBridge 171:3a7713b1edbc 620 #define PCD_CALC_BLK32(dwReg,wCount,wNBlocks) {\
AnnaBridge 171:3a7713b1edbc 621 (wNBlocks) = (wCount) >> 5;\
AnnaBridge 171:3a7713b1edbc 622 if(((wCount) & 0x1f) == 0)\
AnnaBridge 171:3a7713b1edbc 623 { \
AnnaBridge 171:3a7713b1edbc 624 (wNBlocks)--;\
AnnaBridge 171:3a7713b1edbc 625 } \
AnnaBridge 171:3a7713b1edbc 626 *pdwReg = (uint16_t)((uint16_t)((wNBlocks) << 10U) | (uint16_t)0x8000U); \
AnnaBridge 171:3a7713b1edbc 627 }/* PCD_CALC_BLK32 */
AnnaBridge 171:3a7713b1edbc 628
AnnaBridge 171:3a7713b1edbc 629 #define PCD_CALC_BLK2(dwReg,wCount,wNBlocks) {\
AnnaBridge 171:3a7713b1edbc 630 (wNBlocks) = (wCount) >> 1;\
AnnaBridge 171:3a7713b1edbc 631 if(((wCount) & 0x1) != 0)\
AnnaBridge 171:3a7713b1edbc 632 { \
AnnaBridge 171:3a7713b1edbc 633 (wNBlocks)++;\
AnnaBridge 171:3a7713b1edbc 634 } \
AnnaBridge 171:3a7713b1edbc 635 *pdwReg = (uint16_t)((wNBlocks) << 10);\
AnnaBridge 171:3a7713b1edbc 636 }/* PCD_CALC_BLK2 */
AnnaBridge 171:3a7713b1edbc 637
AnnaBridge 171:3a7713b1edbc 638 #define PCD_SET_EP_CNT_RX_REG(dwReg,wCount) {\
AnnaBridge 171:3a7713b1edbc 639 uint16_t wNBlocks;\
AnnaBridge 171:3a7713b1edbc 640 if((wCount) > 62) \
AnnaBridge 171:3a7713b1edbc 641 { \
AnnaBridge 171:3a7713b1edbc 642 PCD_CALC_BLK32((dwReg),(wCount),wNBlocks) \
AnnaBridge 171:3a7713b1edbc 643 } \
AnnaBridge 171:3a7713b1edbc 644 else \
AnnaBridge 171:3a7713b1edbc 645 { \
AnnaBridge 171:3a7713b1edbc 646 PCD_CALC_BLK2((dwReg),(wCount),wNBlocks) \
AnnaBridge 171:3a7713b1edbc 647 } \
AnnaBridge 171:3a7713b1edbc 648 }/* PCD_SET_EP_CNT_RX_REG */
AnnaBridge 171:3a7713b1edbc 649
AnnaBridge 171:3a7713b1edbc 650 #define PCD_SET_EP_RX_DBUF0_CNT(USBx, bEpNum,wCount) {\
AnnaBridge 171:3a7713b1edbc 651 uint16_t *pdwReg = PCD_EP_TX_CNT((USBx), (bEpNum)); \
AnnaBridge 171:3a7713b1edbc 652 PCD_SET_EP_CNT_RX_REG(pdwReg, (wCount))\
AnnaBridge 171:3a7713b1edbc 653 }
AnnaBridge 171:3a7713b1edbc 654 /**
AnnaBridge 171:3a7713b1edbc 655 * @brief sets counter for the tx/rx buffer.
AnnaBridge 171:3a7713b1edbc 656 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 657 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 658 * @param wCount: Counter value.
AnnaBridge 171:3a7713b1edbc 659 * @retval None
AnnaBridge 171:3a7713b1edbc 660 */
AnnaBridge 171:3a7713b1edbc 661 #define PCD_SET_EP_TX_CNT(USBx, bEpNum,wCount) (*PCD_EP_TX_CNT((USBx), (bEpNum)) = (wCount))
AnnaBridge 171:3a7713b1edbc 662
AnnaBridge 171:3a7713b1edbc 663
AnnaBridge 171:3a7713b1edbc 664 /**
AnnaBridge 171:3a7713b1edbc 665 * @brief gets counter of the tx buffer.
AnnaBridge 171:3a7713b1edbc 666 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 667 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 668 * @retval Counter value
AnnaBridge 171:3a7713b1edbc 669 */
AnnaBridge 171:3a7713b1edbc 670 #define PCD_GET_EP_TX_CNT(USBx, bEpNum)((uint16_t)(*PCD_EP_TX_CNT((USBx), (bEpNum))) & 0x3ff)
AnnaBridge 171:3a7713b1edbc 671 #define PCD_GET_EP_RX_CNT(USBx, bEpNum)((uint16_t)(*PCD_EP_RX_CNT((USBx), (bEpNum))) & 0x3ff)
AnnaBridge 171:3a7713b1edbc 672
AnnaBridge 171:3a7713b1edbc 673 /**
AnnaBridge 171:3a7713b1edbc 674 * @brief Sets buffer 0/1 address in a double buffer endpoint.
AnnaBridge 171:3a7713b1edbc 675 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 676 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 677 * @param wBuf0Addr: buffer 0 address.
AnnaBridge 171:3a7713b1edbc 678 * @retval Counter value
AnnaBridge 171:3a7713b1edbc 679 */
AnnaBridge 171:3a7713b1edbc 680 #define PCD_SET_EP_DBUF0_ADDR(USBx, bEpNum,wBuf0Addr) (PCD_SET_EP_TX_ADDRESS((USBx), (bEpNum), (wBuf0Addr)))
AnnaBridge 171:3a7713b1edbc 681 #define PCD_SET_EP_DBUF1_ADDR(USBx, bEpNum,wBuf1Addr) (PCD_SET_EP_RX_ADDRESS((USBx), (bEpNum), (wBuf1Addr)))
AnnaBridge 171:3a7713b1edbc 682
AnnaBridge 171:3a7713b1edbc 683 /**
AnnaBridge 171:3a7713b1edbc 684 * @brief Sets addresses in a double buffer endpoint.
AnnaBridge 171:3a7713b1edbc 685 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 686 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 687 * @param wBuf0Addr: buffer 0 address.
AnnaBridge 171:3a7713b1edbc 688 * @param wBuf1Addr = buffer 1 address.
AnnaBridge 171:3a7713b1edbc 689 * @retval None
AnnaBridge 171:3a7713b1edbc 690 */
AnnaBridge 171:3a7713b1edbc 691 #define PCD_SET_EP_DBUF_ADDR(USBx, bEpNum,wBuf0Addr,wBuf1Addr) { \
AnnaBridge 171:3a7713b1edbc 692 PCD_SET_EP_DBUF0_ADDR((USBx), (bEpNum), (wBuf0Addr));\
AnnaBridge 171:3a7713b1edbc 693 PCD_SET_EP_DBUF1_ADDR((USBx), (bEpNum), (wBuf1Addr));\
AnnaBridge 171:3a7713b1edbc 694 } /* PCD_SET_EP_DBUF_ADDR */
AnnaBridge 171:3a7713b1edbc 695
AnnaBridge 171:3a7713b1edbc 696 /**
AnnaBridge 171:3a7713b1edbc 697 * @brief Gets buffer 0/1 address of a double buffer endpoint.
AnnaBridge 171:3a7713b1edbc 698 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 699 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 700 * @retval None
AnnaBridge 171:3a7713b1edbc 701 */
AnnaBridge 171:3a7713b1edbc 702 #define PCD_GET_EP_DBUF0_ADDR(USBx, bEpNum) (PCD_GET_EP_TX_ADDRESS((USBx), (bEpNum)))
AnnaBridge 171:3a7713b1edbc 703 #define PCD_GET_EP_DBUF1_ADDR(USBx, bEpNum) (PCD_GET_EP_RX_ADDRESS((USBx), (bEpNum)))
AnnaBridge 171:3a7713b1edbc 704
AnnaBridge 171:3a7713b1edbc 705 /**
AnnaBridge 171:3a7713b1edbc 706 * @brief Gets buffer 0/1 address of a double buffer endpoint.
AnnaBridge 171:3a7713b1edbc 707 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 708 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 709 * @param bDir: endpoint dir EP_DBUF_OUT = OUT
AnnaBridge 171:3a7713b1edbc 710 * EP_DBUF_IN = IN
AnnaBridge 171:3a7713b1edbc 711 * @param wCount: Counter value
AnnaBridge 171:3a7713b1edbc 712 * @retval None
AnnaBridge 171:3a7713b1edbc 713 */
AnnaBridge 171:3a7713b1edbc 714 #define PCD_SET_EP_DBUF0_CNT(USBx, bEpNum, bDir, wCount) { \
AnnaBridge 171:3a7713b1edbc 715 if((bDir) == PCD_EP_DBUF_OUT)\
AnnaBridge 171:3a7713b1edbc 716 /* OUT endpoint */ \
AnnaBridge 171:3a7713b1edbc 717 {PCD_SET_EP_RX_DBUF0_CNT((USBx), (bEpNum),(wCount))} \
AnnaBridge 171:3a7713b1edbc 718 else if((bDir) == PCD_EP_DBUF_IN)\
AnnaBridge 171:3a7713b1edbc 719 /* IN endpoint */ \
AnnaBridge 171:3a7713b1edbc 720 *PCD_EP_TX_CNT((USBx), (bEpNum)) = (uint32_t)(wCount); \
AnnaBridge 171:3a7713b1edbc 721 } /* SetEPDblBuf0Count*/
AnnaBridge 171:3a7713b1edbc 722
AnnaBridge 171:3a7713b1edbc 723 #define PCD_SET_EP_DBUF1_CNT(USBx, bEpNum, bDir, wCount) { \
AnnaBridge 171:3a7713b1edbc 724 if((bDir) == PCD_EP_DBUF_OUT)\
AnnaBridge 171:3a7713b1edbc 725 {/* OUT endpoint */ \
AnnaBridge 171:3a7713b1edbc 726 PCD_SET_EP_RX_CNT((USBx), (bEpNum),(wCount)) \
AnnaBridge 171:3a7713b1edbc 727 } \
AnnaBridge 171:3a7713b1edbc 728 else if((bDir) == PCD_EP_DBUF_IN)\
AnnaBridge 171:3a7713b1edbc 729 {/* IN endpoint */ \
AnnaBridge 171:3a7713b1edbc 730 *PCD_EP_RX_CNT((USBx), (bEpNum)) = (uint32_t)(wCount); \
AnnaBridge 171:3a7713b1edbc 731 } \
AnnaBridge 171:3a7713b1edbc 732 } /* SetEPDblBuf1Count */
AnnaBridge 171:3a7713b1edbc 733
AnnaBridge 171:3a7713b1edbc 734 #define PCD_SET_EP_DBUF_CNT(USBx, bEpNum, bDir, wCount) {\
AnnaBridge 171:3a7713b1edbc 735 PCD_SET_EP_DBUF0_CNT((USBx), (bEpNum), (bDir), (wCount)) \
AnnaBridge 171:3a7713b1edbc 736 PCD_SET_EP_DBUF1_CNT((USBx), (bEpNum), (bDir), (wCount)) \
AnnaBridge 171:3a7713b1edbc 737 } /* PCD_SET_EP_DBUF_CNT */
AnnaBridge 171:3a7713b1edbc 738
AnnaBridge 171:3a7713b1edbc 739 /**
AnnaBridge 171:3a7713b1edbc 740 * @brief Gets buffer 0/1 rx/tx counter for double buffering.
AnnaBridge 171:3a7713b1edbc 741 * @param USBx: USB peripheral instance register address.
AnnaBridge 171:3a7713b1edbc 742 * @param bEpNum: Endpoint Number.
AnnaBridge 171:3a7713b1edbc 743 * @retval None
AnnaBridge 171:3a7713b1edbc 744 */
AnnaBridge 171:3a7713b1edbc 745 #define PCD_GET_EP_DBUF0_CNT(USBx, bEpNum) (PCD_GET_EP_TX_CNT((USBx), (bEpNum)))
AnnaBridge 171:3a7713b1edbc 746 #define PCD_GET_EP_DBUF1_CNT(USBx, bEpNum) (PCD_GET_EP_RX_CNT((USBx), (bEpNum)))
AnnaBridge 171:3a7713b1edbc 747
AnnaBridge 171:3a7713b1edbc 748
AnnaBridge 171:3a7713b1edbc 749 /**
AnnaBridge 171:3a7713b1edbc 750 * @}
AnnaBridge 171:3a7713b1edbc 751 */
AnnaBridge 171:3a7713b1edbc 752
AnnaBridge 171:3a7713b1edbc 753 /* Exported functions --------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 754
AnnaBridge 171:3a7713b1edbc 755 /** @addtogroup PCD_Exported_Functions
AnnaBridge 171:3a7713b1edbc 756 * @{
AnnaBridge 171:3a7713b1edbc 757 */
AnnaBridge 171:3a7713b1edbc 758
AnnaBridge 171:3a7713b1edbc 759 /* Initialization/de-initialization functions **********************************/
AnnaBridge 171:3a7713b1edbc 760
AnnaBridge 171:3a7713b1edbc 761
AnnaBridge 171:3a7713b1edbc 762 /** @addtogroup PCD_Exported_Functions_Group1
AnnaBridge 171:3a7713b1edbc 763 * @{
AnnaBridge 171:3a7713b1edbc 764 */
AnnaBridge 171:3a7713b1edbc 765
AnnaBridge 171:3a7713b1edbc 766 HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 767 HAL_StatusTypeDef HAL_PCD_DeInit (PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 768 void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 769 void HAL_PCD_MspDeInit(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 770
AnnaBridge 171:3a7713b1edbc 771 /**
AnnaBridge 171:3a7713b1edbc 772 * @}
AnnaBridge 171:3a7713b1edbc 773 */
AnnaBridge 171:3a7713b1edbc 774
AnnaBridge 171:3a7713b1edbc 775 /* I/O operation functions *****************************************************/
AnnaBridge 171:3a7713b1edbc 776 /* Non-Blocking mode: Interrupt */
AnnaBridge 171:3a7713b1edbc 777 /** @addtogroup PCD_Exported_Functions_Group2
AnnaBridge 171:3a7713b1edbc 778 * @{
AnnaBridge 171:3a7713b1edbc 779 */
AnnaBridge 171:3a7713b1edbc 780
AnnaBridge 171:3a7713b1edbc 781 HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 782 HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 783 void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 784
AnnaBridge 171:3a7713b1edbc 785 void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum);
AnnaBridge 171:3a7713b1edbc 786 void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum);
AnnaBridge 171:3a7713b1edbc 787 void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 788 void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 789 void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 790 void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 791 void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 792 void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum);
AnnaBridge 171:3a7713b1edbc 793 void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum);
AnnaBridge 171:3a7713b1edbc 794 void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 795 void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 796
AnnaBridge 171:3a7713b1edbc 797 /**
AnnaBridge 171:3a7713b1edbc 798 * @}
AnnaBridge 171:3a7713b1edbc 799 */
AnnaBridge 171:3a7713b1edbc 800
AnnaBridge 171:3a7713b1edbc 801 /* Peripheral Control functions ************************************************/
AnnaBridge 171:3a7713b1edbc 802 /** @addtogroup PCD_Exported_Functions_Group3
AnnaBridge 171:3a7713b1edbc 803 * @{
AnnaBridge 171:3a7713b1edbc 804 */
AnnaBridge 171:3a7713b1edbc 805 HAL_StatusTypeDef HAL_PCD_DevConnect(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 806 HAL_StatusTypeDef HAL_PCD_DevDisconnect(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 807 HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address);
AnnaBridge 171:3a7713b1edbc 808 HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type);
AnnaBridge 171:3a7713b1edbc 809 HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
AnnaBridge 171:3a7713b1edbc 810 HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len);
AnnaBridge 171:3a7713b1edbc 811 HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len);
AnnaBridge 171:3a7713b1edbc 812 uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
AnnaBridge 171:3a7713b1edbc 813 HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
AnnaBridge 171:3a7713b1edbc 814 HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
AnnaBridge 171:3a7713b1edbc 815 HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
AnnaBridge 171:3a7713b1edbc 816 HAL_StatusTypeDef HAL_PCD_ActivateRemoteWakeup(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 817 HAL_StatusTypeDef HAL_PCD_DeActivateRemoteWakeup(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 818 /**
AnnaBridge 171:3a7713b1edbc 819 * @}
AnnaBridge 171:3a7713b1edbc 820 */
AnnaBridge 171:3a7713b1edbc 821
AnnaBridge 171:3a7713b1edbc 822
AnnaBridge 171:3a7713b1edbc 823 /* Peripheral State functions **************************************************/
AnnaBridge 171:3a7713b1edbc 824 /** @addtogroup PCD_Exported_Functions_Group4
AnnaBridge 171:3a7713b1edbc 825 * @{
AnnaBridge 171:3a7713b1edbc 826 */
AnnaBridge 171:3a7713b1edbc 827 PCD_StateTypeDef HAL_PCD_GetState(PCD_HandleTypeDef *hpcd);
AnnaBridge 171:3a7713b1edbc 828 void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state);
AnnaBridge 171:3a7713b1edbc 829 /**
AnnaBridge 171:3a7713b1edbc 830 * @}
AnnaBridge 171:3a7713b1edbc 831 */
AnnaBridge 171:3a7713b1edbc 832
AnnaBridge 171:3a7713b1edbc 833
AnnaBridge 171:3a7713b1edbc 834 /**
AnnaBridge 171:3a7713b1edbc 835 * @}
AnnaBridge 171:3a7713b1edbc 836 */
AnnaBridge 171:3a7713b1edbc 837
AnnaBridge 171:3a7713b1edbc 838
AnnaBridge 171:3a7713b1edbc 839 /**
AnnaBridge 171:3a7713b1edbc 840 * @}
AnnaBridge 171:3a7713b1edbc 841 */
AnnaBridge 171:3a7713b1edbc 842
AnnaBridge 171:3a7713b1edbc 843 /**
AnnaBridge 171:3a7713b1edbc 844 * @}
AnnaBridge 171:3a7713b1edbc 845 */
AnnaBridge 171:3a7713b1edbc 846
AnnaBridge 171:3a7713b1edbc 847 #ifdef __cplusplus
AnnaBridge 171:3a7713b1edbc 848 }
AnnaBridge 171:3a7713b1edbc 849 #endif
AnnaBridge 171:3a7713b1edbc 850
AnnaBridge 171:3a7713b1edbc 851
AnnaBridge 171:3a7713b1edbc 852 #endif /* __STM32L1xx_HAL_PCD_H */
AnnaBridge 171:3a7713b1edbc 853
AnnaBridge 171:3a7713b1edbc 854 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/