mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_NUCLEO_F746ZG/TOOLCHAIN_GCC_ARM/stm32f7xx_hal_dcmi.h@172:65be27845400, 2019-02-20 (annotated)

Committer:
AnnaBridge
Date:
Wed Feb 20 20:53:29 2019 +0000
Revision:
172:65be27845400
Parent:
171:3a7713b1edbc 
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 171:3a7713b1edbc 1 /**
AnnaBridge 171:3a7713b1edbc 2 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 3 * @file stm32f7xx_hal_dcmi.h
AnnaBridge 171:3a7713b1edbc 4 * @author MCD Application Team
AnnaBridge 171:3a7713b1edbc 5 * @brief Header file of DCMI HAL module.
AnnaBridge 171:3a7713b1edbc 6 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 7 * @attention
AnnaBridge 171:3a7713b1edbc 8 *
AnnaBridge 171:3a7713b1edbc 9 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
AnnaBridge 171:3a7713b1edbc 10 *
AnnaBridge 171:3a7713b1edbc 11 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 171:3a7713b1edbc 12 * are permitted provided that the following conditions are met:
AnnaBridge 171:3a7713b1edbc 13 * 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge 171:3a7713b1edbc 14 * this list of conditions and the following disclaimer.
AnnaBridge 171:3a7713b1edbc 15 * 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge 171:3a7713b1edbc 16 * this list of conditions and the following disclaimer in the documentation
AnnaBridge 171:3a7713b1edbc 17 * and/or other materials provided with the distribution.
AnnaBridge 171:3a7713b1edbc 18 * 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge 171:3a7713b1edbc 19 * may be used to endorse or promote products derived from this software
AnnaBridge 171:3a7713b1edbc 20 * without specific prior written permission.
AnnaBridge 171:3a7713b1edbc 21 *
AnnaBridge 171:3a7713b1edbc 22 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge 171:3a7713b1edbc 23 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge 171:3a7713b1edbc 24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 171:3a7713b1edbc 25 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge 171:3a7713b1edbc 26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge 171:3a7713b1edbc 27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge 171:3a7713b1edbc 28 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge 171:3a7713b1edbc 29 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge 171:3a7713b1edbc 30 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge 171:3a7713b1edbc 31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 171:3a7713b1edbc 32 *
AnnaBridge 171:3a7713b1edbc 33 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 34 */
AnnaBridge 171:3a7713b1edbc 35
AnnaBridge 171:3a7713b1edbc 36 /* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge 171:3a7713b1edbc 37 #ifndef __STM32F7xx_HAL_DCMI_H
AnnaBridge 171:3a7713b1edbc 38 #define __STM32F7xx_HAL_DCMI_H
AnnaBridge 171:3a7713b1edbc 39
AnnaBridge 171:3a7713b1edbc 40 #ifdef __cplusplus
AnnaBridge 171:3a7713b1edbc 41 extern "C" {
AnnaBridge 171:3a7713b1edbc 42 #endif
AnnaBridge 171:3a7713b1edbc 43
AnnaBridge 171:3a7713b1edbc 44 /* Includes ------------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 45 #include "stm32f7xx_hal_def.h"
AnnaBridge 171:3a7713b1edbc 46
AnnaBridge 171:3a7713b1edbc 47 #if defined (DCMI)
AnnaBridge 171:3a7713b1edbc 48
AnnaBridge 171:3a7713b1edbc 49 /** @addtogroup STM32F7xx_HAL_Driver
AnnaBridge 171:3a7713b1edbc 50 * @{
AnnaBridge 171:3a7713b1edbc 51 */
AnnaBridge 171:3a7713b1edbc 52
AnnaBridge 171:3a7713b1edbc 53 /** @addtogroup DCMI DCMI
AnnaBridge 171:3a7713b1edbc 54 * @brief DCMI HAL module driver
AnnaBridge 171:3a7713b1edbc 55 * @{
AnnaBridge 171:3a7713b1edbc 56 */
AnnaBridge 171:3a7713b1edbc 57
AnnaBridge 171:3a7713b1edbc 58 /* Exported types ------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 59 /** @defgroup DCMI_Exported_Types DCMI Exported Types
AnnaBridge 171:3a7713b1edbc 60 * @{
AnnaBridge 171:3a7713b1edbc 61 */
AnnaBridge 171:3a7713b1edbc 62 /**
AnnaBridge 171:3a7713b1edbc 63 * @brief HAL DCMI State structures definition
AnnaBridge 171:3a7713b1edbc 64 */
AnnaBridge 171:3a7713b1edbc 65 typedef enum
AnnaBridge 171:3a7713b1edbc 66 {
AnnaBridge 171:3a7713b1edbc 67 HAL_DCMI_STATE_RESET = 0x00U, /*!< DCMI not yet initialized or disabled */
AnnaBridge 171:3a7713b1edbc 68 HAL_DCMI_STATE_READY = 0x01U, /*!< DCMI initialized and ready for use */
AnnaBridge 171:3a7713b1edbc 69 HAL_DCMI_STATE_BUSY = 0x02U, /*!< DCMI internal processing is ongoing */
AnnaBridge 171:3a7713b1edbc 70 HAL_DCMI_STATE_TIMEOUT = 0x03U, /*!< DCMI timeout state */
AnnaBridge 171:3a7713b1edbc 71 HAL_DCMI_STATE_ERROR = 0x04U, /*!< DCMI error state */
AnnaBridge 171:3a7713b1edbc 72 HAL_DCMI_STATE_SUSPENDED = 0x05U /*!< DCMI suspend state */
AnnaBridge 171:3a7713b1edbc 73 }HAL_DCMI_StateTypeDef;
AnnaBridge 171:3a7713b1edbc 74
AnnaBridge 171:3a7713b1edbc 75 /**
AnnaBridge 171:3a7713b1edbc 76 * @brief DCMIEx Embedded Synchronisation CODE Init structure definition
AnnaBridge 171:3a7713b1edbc 77 */
AnnaBridge 171:3a7713b1edbc 78 typedef struct
AnnaBridge 171:3a7713b1edbc 79 {
AnnaBridge 171:3a7713b1edbc 80 uint8_t FrameStartCode; /*!< Specifies the code of the frame start delimiter. */
AnnaBridge 171:3a7713b1edbc 81 uint8_t LineStartCode; /*!< Specifies the code of the line start delimiter. */
AnnaBridge 171:3a7713b1edbc 82 uint8_t LineEndCode; /*!< Specifies the code of the line end delimiter. */
AnnaBridge 171:3a7713b1edbc 83 uint8_t FrameEndCode; /*!< Specifies the code of the frame end delimiter. */
AnnaBridge 171:3a7713b1edbc 84 }DCMI_CodesInitTypeDef;
AnnaBridge 171:3a7713b1edbc 85
AnnaBridge 171:3a7713b1edbc 86 /**
AnnaBridge 171:3a7713b1edbc 87 * @brief DCMI Init structure definition
AnnaBridge 171:3a7713b1edbc 88 */
AnnaBridge 171:3a7713b1edbc 89 typedef struct
AnnaBridge 171:3a7713b1edbc 90 {
AnnaBridge 171:3a7713b1edbc 91 uint32_t SynchroMode; /*!< Specifies the Synchronization Mode: Hardware or Embedded.
AnnaBridge 171:3a7713b1edbc 92 This parameter can be a value of @ref DCMI_Synchronization_Mode */
AnnaBridge 171:3a7713b1edbc 93
AnnaBridge 171:3a7713b1edbc 94 uint32_t PCKPolarity; /*!< Specifies the Pixel clock polarity: Falling or Rising.
AnnaBridge 171:3a7713b1edbc 95 This parameter can be a value of @ref DCMI_PIXCK_Polarity */
AnnaBridge 171:3a7713b1edbc 96
AnnaBridge 171:3a7713b1edbc 97 uint32_t VSPolarity; /*!< Specifies the Vertical synchronization polarity: High or Low.
AnnaBridge 171:3a7713b1edbc 98 This parameter can be a value of @ref DCMI_VSYNC_Polarity */
AnnaBridge 171:3a7713b1edbc 99
AnnaBridge 171:3a7713b1edbc 100 uint32_t HSPolarity; /*!< Specifies the Horizontal synchronization polarity: High or Low.
AnnaBridge 171:3a7713b1edbc 101 This parameter can be a value of @ref DCMI_HSYNC_Polarity */
AnnaBridge 171:3a7713b1edbc 102
AnnaBridge 171:3a7713b1edbc 103 uint32_t CaptureRate; /*!< Specifies the frequency of frame capture: All, 1/2 or 1/4.
AnnaBridge 171:3a7713b1edbc 104 This parameter can be a value of @ref DCMI_Capture_Rate */
AnnaBridge 171:3a7713b1edbc 105
AnnaBridge 171:3a7713b1edbc 106 uint32_t ExtendedDataMode; /*!< Specifies the data width: 8-bit, 10-bit, 12-bit or 14-bit.
AnnaBridge 171:3a7713b1edbc 107 This parameter can be a value of @ref DCMI_Extended_Data_Mode */
AnnaBridge 171:3a7713b1edbc 108
AnnaBridge 171:3a7713b1edbc 109 DCMI_CodesInitTypeDef SyncroCode; /*!< Specifies the code of the line/frame start delimiter and the
AnnaBridge 171:3a7713b1edbc 110 line/frame end delimiter */
AnnaBridge 171:3a7713b1edbc 111
AnnaBridge 171:3a7713b1edbc 112 uint32_t JPEGMode; /*!< Enable or Disable the JPEG mode.
AnnaBridge 171:3a7713b1edbc 113 This parameter can be a value of @ref DCMI_MODE_JPEG */
AnnaBridge 171:3a7713b1edbc 114
AnnaBridge 171:3a7713b1edbc 115 uint32_t ByteSelectMode; /*!< Specifies the data to be captured by the interface
AnnaBridge 171:3a7713b1edbc 116 This parameter can be a value of @ref DCMI_Byte_Select_Mode */
AnnaBridge 171:3a7713b1edbc 117
AnnaBridge 171:3a7713b1edbc 118 uint32_t ByteSelectStart; /*!< Specifies if the data to be captured by the interface is even or odd
AnnaBridge 171:3a7713b1edbc 119 This parameter can be a value of @ref DCMI_Byte_Select_Start */
AnnaBridge 171:3a7713b1edbc 120
AnnaBridge 171:3a7713b1edbc 121 uint32_t LineSelectMode; /*!< Specifies the line of data to be captured by the interface
AnnaBridge 171:3a7713b1edbc 122 This parameter can be a value of @ref DCMI_Line_Select_Mode */
AnnaBridge 171:3a7713b1edbc 123
AnnaBridge 171:3a7713b1edbc 124 uint32_t LineSelectStart; /*!< Specifies if the line of data to be captured by the interface is even or odd
AnnaBridge 171:3a7713b1edbc 125 This parameter can be a value of @ref DCMI_Line_Select_Start */
AnnaBridge 171:3a7713b1edbc 126 }DCMI_InitTypeDef;
AnnaBridge 171:3a7713b1edbc 127
AnnaBridge 171:3a7713b1edbc 128 /**
AnnaBridge 171:3a7713b1edbc 129 * @brief DCMI handle Structure definition
AnnaBridge 171:3a7713b1edbc 130 */
AnnaBridge 171:3a7713b1edbc 131 typedef struct
AnnaBridge 171:3a7713b1edbc 132 {
AnnaBridge 171:3a7713b1edbc 133 DCMI_TypeDef *Instance; /*!< DCMI Register base address */
AnnaBridge 171:3a7713b1edbc 134
AnnaBridge 171:3a7713b1edbc 135 DCMI_InitTypeDef Init; /*!< DCMI parameters */
AnnaBridge 171:3a7713b1edbc 136
AnnaBridge 171:3a7713b1edbc 137 HAL_LockTypeDef Lock; /*!< DCMI locking object */
AnnaBridge 171:3a7713b1edbc 138
AnnaBridge 171:3a7713b1edbc 139 __IO HAL_DCMI_StateTypeDef State; /*!< DCMI state */
AnnaBridge 171:3a7713b1edbc 140
AnnaBridge 171:3a7713b1edbc 141 __IO uint32_t XferCount; /*!< DMA transfer counter */
AnnaBridge 171:3a7713b1edbc 142
AnnaBridge 171:3a7713b1edbc 143 __IO uint32_t XferSize; /*!< DMA transfer size */
AnnaBridge 171:3a7713b1edbc 144
AnnaBridge 171:3a7713b1edbc 145 uint32_t XferTransferNumber; /*!< DMA transfer number */
AnnaBridge 171:3a7713b1edbc 146
AnnaBridge 171:3a7713b1edbc 147 uint32_t pBuffPtr; /*!< Pointer to DMA output buffer */
AnnaBridge 171:3a7713b1edbc 148
AnnaBridge 171:3a7713b1edbc 149 DMA_HandleTypeDef *DMA_Handle; /*!< Pointer to the DMA handler */
AnnaBridge 171:3a7713b1edbc 150
AnnaBridge 171:3a7713b1edbc 151 __IO uint32_t ErrorCode; /*!< DCMI Error code */
AnnaBridge 171:3a7713b1edbc 152
AnnaBridge 171:3a7713b1edbc 153 }DCMI_HandleTypeDef;
AnnaBridge 171:3a7713b1edbc 154 /**
AnnaBridge 171:3a7713b1edbc 155 * @}
AnnaBridge 171:3a7713b1edbc 156 */
AnnaBridge 171:3a7713b1edbc 157 /* Exported constants --------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 158
AnnaBridge 171:3a7713b1edbc 159 /** @defgroup DCMI_Exported_Constants DCMI Exported Constants
AnnaBridge 171:3a7713b1edbc 160 * @{
AnnaBridge 171:3a7713b1edbc 161 */
AnnaBridge 171:3a7713b1edbc 162
AnnaBridge 171:3a7713b1edbc 163 /** @defgroup DCMI_Error_Code DCMI Error Code
AnnaBridge 171:3a7713b1edbc 164 * @{
AnnaBridge 171:3a7713b1edbc 165 */
AnnaBridge 171:3a7713b1edbc 166 #define HAL_DCMI_ERROR_NONE ((uint32_t)0x00000000U) /*!< No error */
AnnaBridge 171:3a7713b1edbc 167 #define HAL_DCMI_ERROR_OVR ((uint32_t)0x00000001U) /*!< Overrun error */
AnnaBridge 171:3a7713b1edbc 168 #define HAL_DCMI_ERROR_SYNC ((uint32_t)0x00000002U) /*!< Synchronization error */
AnnaBridge 171:3a7713b1edbc 169 #define HAL_DCMI_ERROR_TIMEOUT ((uint32_t)0x00000020U) /*!< Timeout error */
AnnaBridge 171:3a7713b1edbc 170 #define HAL_DCMI_ERROR_DMA ((uint32_t)0x00000040U) /*!< DMA error */
AnnaBridge 171:3a7713b1edbc 171 /**
AnnaBridge 171:3a7713b1edbc 172 * @}
AnnaBridge 171:3a7713b1edbc 173 */
AnnaBridge 171:3a7713b1edbc 174
AnnaBridge 171:3a7713b1edbc 175 /** @defgroup DCMI_Capture_Mode DCMI Capture Mode
AnnaBridge 171:3a7713b1edbc 176 * @{
AnnaBridge 171:3a7713b1edbc 177 */
AnnaBridge 171:3a7713b1edbc 178 #define DCMI_MODE_CONTINUOUS ((uint32_t)0x00000000U) /*!< The received data are transferred continuously
AnnaBridge 171:3a7713b1edbc 179 into the destination memory through the DMA */
AnnaBridge 171:3a7713b1edbc 180 #define DCMI_MODE_SNAPSHOT ((uint32_t)DCMI_CR_CM) /*!< Once activated, the interface waits for the start of
AnnaBridge 171:3a7713b1edbc 181 frame and then transfers a single frame through the DMA */
AnnaBridge 171:3a7713b1edbc 182 /**
AnnaBridge 171:3a7713b1edbc 183 * @}
AnnaBridge 171:3a7713b1edbc 184 */
AnnaBridge 171:3a7713b1edbc 185
AnnaBridge 171:3a7713b1edbc 186 /** @defgroup DCMI_Synchronization_Mode DCMI Synchronization Mode
AnnaBridge 171:3a7713b1edbc 187 * @{
AnnaBridge 171:3a7713b1edbc 188 */
AnnaBridge 171:3a7713b1edbc 189 #define DCMI_SYNCHRO_HARDWARE ((uint32_t)0x00000000U) /*!< Hardware synchronization data capture (frame/line start/stop)
AnnaBridge 171:3a7713b1edbc 190 is synchronized with the HSYNC/VSYNC signals */
AnnaBridge 171:3a7713b1edbc 191 #define DCMI_SYNCHRO_EMBEDDED ((uint32_t)DCMI_CR_ESS) /*!< Embedded synchronization data capture is synchronized with
AnnaBridge 171:3a7713b1edbc 192 synchronization codes embedded in the data flow */
AnnaBridge 171:3a7713b1edbc 193
AnnaBridge 171:3a7713b1edbc 194 /**
AnnaBridge 171:3a7713b1edbc 195 * @}
AnnaBridge 171:3a7713b1edbc 196 */
AnnaBridge 171:3a7713b1edbc 197
AnnaBridge 171:3a7713b1edbc 198 /** @defgroup DCMI_PIXCK_Polarity DCMI PIXCK Polarity
AnnaBridge 171:3a7713b1edbc 199 * @{
AnnaBridge 171:3a7713b1edbc 200 */
AnnaBridge 171:3a7713b1edbc 201 #define DCMI_PCKPOLARITY_FALLING ((uint32_t)0x00000000U) /*!< Pixel clock active on Falling edge */
AnnaBridge 171:3a7713b1edbc 202 #define DCMI_PCKPOLARITY_RISING ((uint32_t)DCMI_CR_PCKPOL) /*!< Pixel clock active on Rising edge */
AnnaBridge 171:3a7713b1edbc 203
AnnaBridge 171:3a7713b1edbc 204 /**
AnnaBridge 171:3a7713b1edbc 205 * @}
AnnaBridge 171:3a7713b1edbc 206 */
AnnaBridge 171:3a7713b1edbc 207
AnnaBridge 171:3a7713b1edbc 208 /** @defgroup DCMI_VSYNC_Polarity DCMI VSYNC Polarity
AnnaBridge 171:3a7713b1edbc 209 * @{
AnnaBridge 171:3a7713b1edbc 210 */
AnnaBridge 171:3a7713b1edbc 211 #define DCMI_VSPOLARITY_LOW ((uint32_t)0x00000000U) /*!< Vertical synchronization active Low */
AnnaBridge 171:3a7713b1edbc 212 #define DCMI_VSPOLARITY_HIGH ((uint32_t)DCMI_CR_VSPOL) /*!< Vertical synchronization active High */
AnnaBridge 171:3a7713b1edbc 213
AnnaBridge 171:3a7713b1edbc 214 /**
AnnaBridge 171:3a7713b1edbc 215 * @}
AnnaBridge 171:3a7713b1edbc 216 */
AnnaBridge 171:3a7713b1edbc 217
AnnaBridge 171:3a7713b1edbc 218 /** @defgroup DCMI_HSYNC_Polarity DCMI HSYNC Polarity
AnnaBridge 171:3a7713b1edbc 219 * @{
AnnaBridge 171:3a7713b1edbc 220 */
AnnaBridge 171:3a7713b1edbc 221 #define DCMI_HSPOLARITY_LOW ((uint32_t)0x00000000U) /*!< Horizontal synchronization active Low */
AnnaBridge 171:3a7713b1edbc 222 #define DCMI_HSPOLARITY_HIGH ((uint32_t)DCMI_CR_HSPOL) /*!< Horizontal synchronization active High */
AnnaBridge 171:3a7713b1edbc 223
AnnaBridge 171:3a7713b1edbc 224 /**
AnnaBridge 171:3a7713b1edbc 225 * @}
AnnaBridge 171:3a7713b1edbc 226 */
AnnaBridge 171:3a7713b1edbc 227
AnnaBridge 171:3a7713b1edbc 228 /** @defgroup DCMI_MODE_JPEG DCMI MODE JPEG
AnnaBridge 171:3a7713b1edbc 229 * @{
AnnaBridge 171:3a7713b1edbc 230 */
AnnaBridge 171:3a7713b1edbc 231 #define DCMI_JPEG_DISABLE ((uint32_t)0x00000000U) /*!< Mode JPEG Disabled */
AnnaBridge 171:3a7713b1edbc 232 #define DCMI_JPEG_ENABLE ((uint32_t)DCMI_CR_JPEG) /*!< Mode JPEG Enabled */
AnnaBridge 171:3a7713b1edbc 233
AnnaBridge 171:3a7713b1edbc 234 /**
AnnaBridge 171:3a7713b1edbc 235 * @}
AnnaBridge 171:3a7713b1edbc 236 */
AnnaBridge 171:3a7713b1edbc 237
AnnaBridge 171:3a7713b1edbc 238 /** @defgroup DCMI_Capture_Rate DCMI Capture Rate
AnnaBridge 171:3a7713b1edbc 239 * @{
AnnaBridge 171:3a7713b1edbc 240 */
AnnaBridge 171:3a7713b1edbc 241 #define DCMI_CR_ALL_FRAME ((uint32_t)0x00000000U) /*!< All frames are captured */
AnnaBridge 171:3a7713b1edbc 242 #define DCMI_CR_ALTERNATE_2_FRAME ((uint32_t)DCMI_CR_FCRC_0) /*!< Every alternate frame captured */
AnnaBridge 171:3a7713b1edbc 243 #define DCMI_CR_ALTERNATE_4_FRAME ((uint32_t)DCMI_CR_FCRC_1) /*!< One frame in 4 frames captured */
AnnaBridge 171:3a7713b1edbc 244
AnnaBridge 171:3a7713b1edbc 245 /**
AnnaBridge 171:3a7713b1edbc 246 * @}
AnnaBridge 171:3a7713b1edbc 247 */
AnnaBridge 171:3a7713b1edbc 248
AnnaBridge 171:3a7713b1edbc 249 /** @defgroup DCMI_Extended_Data_Mode DCMI Extended Data Mode
AnnaBridge 171:3a7713b1edbc 250 * @{
AnnaBridge 171:3a7713b1edbc 251 */
AnnaBridge 171:3a7713b1edbc 252 #define DCMI_EXTEND_DATA_8B ((uint32_t)0x00000000U) /*!< Interface captures 8-bit data on every pixel clock */
AnnaBridge 171:3a7713b1edbc 253 #define DCMI_EXTEND_DATA_10B ((uint32_t)DCMI_CR_EDM_0) /*!< Interface captures 10-bit data on every pixel clock */
AnnaBridge 171:3a7713b1edbc 254 #define DCMI_EXTEND_DATA_12B ((uint32_t)DCMI_CR_EDM_1) /*!< Interface captures 12-bit data on every pixel clock */
AnnaBridge 171:3a7713b1edbc 255 #define DCMI_EXTEND_DATA_14B ((uint32_t)(DCMI_CR_EDM_0 | DCMI_CR_EDM_1)) /*!< Interface captures 14-bit data on every pixel clock */
AnnaBridge 171:3a7713b1edbc 256
AnnaBridge 171:3a7713b1edbc 257 /**
AnnaBridge 171:3a7713b1edbc 258 * @}
AnnaBridge 171:3a7713b1edbc 259 */
AnnaBridge 171:3a7713b1edbc 260
AnnaBridge 171:3a7713b1edbc 261 /** @defgroup DCMI_Window_Coordinate DCMI Window Coordinate
AnnaBridge 171:3a7713b1edbc 262 * @{
AnnaBridge 171:3a7713b1edbc 263 */
AnnaBridge 171:3a7713b1edbc 264 #define DCMI_WINDOW_COORDINATE ((uint32_t)0x3FFFU) /*!< Window coordinate */
AnnaBridge 171:3a7713b1edbc 265
AnnaBridge 171:3a7713b1edbc 266 /**
AnnaBridge 171:3a7713b1edbc 267 * @}
AnnaBridge 171:3a7713b1edbc 268 */
AnnaBridge 171:3a7713b1edbc 269
AnnaBridge 171:3a7713b1edbc 270 /** @defgroup DCMI_Window_Height DCMI Window Height
AnnaBridge 171:3a7713b1edbc 271 * @{
AnnaBridge 171:3a7713b1edbc 272 */
AnnaBridge 171:3a7713b1edbc 273 #define DCMI_WINDOW_HEIGHT ((uint32_t)0x1FFFU) /*!< Window Height */
AnnaBridge 171:3a7713b1edbc 274
AnnaBridge 171:3a7713b1edbc 275 /**
AnnaBridge 171:3a7713b1edbc 276 * @}
AnnaBridge 171:3a7713b1edbc 277 */
AnnaBridge 171:3a7713b1edbc 278
AnnaBridge 171:3a7713b1edbc 279 /** @defgroup DCMI_interrupt_sources DCMI interrupt sources
AnnaBridge 171:3a7713b1edbc 280 * @{
AnnaBridge 171:3a7713b1edbc 281 */
AnnaBridge 171:3a7713b1edbc 282 #define DCMI_IT_FRAME ((uint32_t)DCMI_IER_FRAME_IE) /*!< Capture complete interrupt */
AnnaBridge 171:3a7713b1edbc 283 #define DCMI_IT_OVR ((uint32_t)DCMI_IER_OVR_IE) /*!< Overrun interrupt */
AnnaBridge 171:3a7713b1edbc 284 #define DCMI_IT_ERR ((uint32_t)DCMI_IER_ERR_IE) /*!< Synchronization error interrupt */
AnnaBridge 171:3a7713b1edbc 285 #define DCMI_IT_VSYNC ((uint32_t)DCMI_IER_VSYNC_IE) /*!< VSYNC interrupt */
AnnaBridge 171:3a7713b1edbc 286 #define DCMI_IT_LINE ((uint32_t)DCMI_IER_LINE_IE) /*!< Line interrupt */
AnnaBridge 171:3a7713b1edbc 287 /**
AnnaBridge 171:3a7713b1edbc 288 * @}
AnnaBridge 171:3a7713b1edbc 289 */
AnnaBridge 171:3a7713b1edbc 290
AnnaBridge 171:3a7713b1edbc 291 /** @defgroup DCMI_Flags DCMI Flags
AnnaBridge 171:3a7713b1edbc 292 * @{
AnnaBridge 171:3a7713b1edbc 293 */
AnnaBridge 171:3a7713b1edbc 294
AnnaBridge 171:3a7713b1edbc 295 /**
AnnaBridge 171:3a7713b1edbc 296 * @brief DCMI SR register
AnnaBridge 171:3a7713b1edbc 297 */
AnnaBridge 171:3a7713b1edbc 298 #define DCMI_FLAG_HSYNC ((uint32_t)DCMI_SR_INDEX|DCMI_SR_HSYNC) /*!< HSYNC pin state (active line / synchronization between lines) */
AnnaBridge 171:3a7713b1edbc 299 #define DCMI_FLAG_VSYNC ((uint32_t)DCMI_SR_INDEX|DCMI_SR_VSYNC) /*!< VSYNC pin state (active frame / synchronization between frames) */
AnnaBridge 171:3a7713b1edbc 300 #define DCMI_FLAG_FNE ((uint32_t)DCMI_SR_INDEX|DCMI_SR_FNE) /*!< FIFO not empty flag */
AnnaBridge 171:3a7713b1edbc 301 /**
AnnaBridge 171:3a7713b1edbc 302 * @brief DCMI RIS register
AnnaBridge 171:3a7713b1edbc 303 */
AnnaBridge 171:3a7713b1edbc 304 #define DCMI_FLAG_FRAMERI ((uint32_t)DCMI_RIS_FRAME_RIS) /*!< Frame capture complete interrupt flag */
AnnaBridge 171:3a7713b1edbc 305 #define DCMI_FLAG_OVRRI ((uint32_t)DCMI_RIS_OVR_RIS) /*!< Overrun interrupt flag */
AnnaBridge 171:3a7713b1edbc 306 #define DCMI_FLAG_ERRRI ((uint32_t)DCMI_RIS_ERR_RIS) /*!< Synchronization error interrupt flag */
AnnaBridge 171:3a7713b1edbc 307 #define DCMI_FLAG_VSYNCRI ((uint32_t)DCMI_RIS_VSYNC_RIS) /*!< VSYNC interrupt flag */
AnnaBridge 171:3a7713b1edbc 308 #define DCMI_FLAG_LINERI ((uint32_t)DCMI_RIS_LINE_RIS) /*!< Line interrupt flag */
AnnaBridge 171:3a7713b1edbc 309 /**
AnnaBridge 171:3a7713b1edbc 310 * @brief DCMI MIS register
AnnaBridge 171:3a7713b1edbc 311 */
AnnaBridge 171:3a7713b1edbc 312 #define DCMI_FLAG_FRAMEMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_FRAME_MIS) /*!< DCMI Frame capture complete masked interrupt status */
AnnaBridge 171:3a7713b1edbc 313 #define DCMI_FLAG_OVRMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_OVR_MIS ) /*!< DCMI Overrun masked interrupt status */
AnnaBridge 171:3a7713b1edbc 314 #define DCMI_FLAG_ERRMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_ERR_MIS ) /*!< DCMI Synchronization error masked interrupt status */
AnnaBridge 171:3a7713b1edbc 315 #define DCMI_FLAG_VSYNCMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_VSYNC_MIS) /*!< DCMI VSYNC masked interrupt status */
AnnaBridge 171:3a7713b1edbc 316 #define DCMI_FLAG_LINEMI ((uint32_t)DCMI_MIS_INDEX|DCMI_MIS_LINE_MIS ) /*!< DCMI Line masked interrupt status */
AnnaBridge 171:3a7713b1edbc 317 /**
AnnaBridge 171:3a7713b1edbc 318 * @}
AnnaBridge 171:3a7713b1edbc 319 */
AnnaBridge 171:3a7713b1edbc 320
AnnaBridge 171:3a7713b1edbc 321 /** @defgroup DCMI_Byte_Select_Mode DCMI Byte Select Mode
AnnaBridge 171:3a7713b1edbc 322 * @{
AnnaBridge 171:3a7713b1edbc 323 */
AnnaBridge 171:3a7713b1edbc 324 #define DCMI_BSM_ALL ((uint32_t)0x00000000U) /*!< Interface captures all received data */
AnnaBridge 171:3a7713b1edbc 325 #define DCMI_BSM_OTHER ((uint32_t)DCMI_CR_BSM_0) /*!< Interface captures every other byte from the received data */
AnnaBridge 171:3a7713b1edbc 326 #define DCMI_BSM_ALTERNATE_4 ((uint32_t)DCMI_CR_BSM_1) /*!< Interface captures one byte out of four */
AnnaBridge 171:3a7713b1edbc 327 #define DCMI_BSM_ALTERNATE_2 ((uint32_t)(DCMI_CR_BSM_0 | DCMI_CR_BSM_1)) /*!< Interface captures two bytes out of four */
AnnaBridge 171:3a7713b1edbc 328
AnnaBridge 171:3a7713b1edbc 329 /**
AnnaBridge 171:3a7713b1edbc 330 * @}
AnnaBridge 171:3a7713b1edbc 331 */
AnnaBridge 171:3a7713b1edbc 332
AnnaBridge 171:3a7713b1edbc 333 /** @defgroup DCMI_Byte_Select_Start DCMI Byte Select Start
AnnaBridge 171:3a7713b1edbc 334 * @{
AnnaBridge 171:3a7713b1edbc 335 */
AnnaBridge 171:3a7713b1edbc 336 #define DCMI_OEBS_ODD ((uint32_t)0x00000000U) /*!< Interface captures first data from the frame/line start, second one being dropped */
AnnaBridge 171:3a7713b1edbc 337 #define DCMI_OEBS_EVEN ((uint32_t)DCMI_CR_OEBS) /*!< Interface captures second data from the frame/line start, first one being dropped */
AnnaBridge 171:3a7713b1edbc 338
AnnaBridge 171:3a7713b1edbc 339 /**
AnnaBridge 171:3a7713b1edbc 340 * @}
AnnaBridge 171:3a7713b1edbc 341 */
AnnaBridge 171:3a7713b1edbc 342
AnnaBridge 171:3a7713b1edbc 343 /** @defgroup DCMI_Line_Select_Mode DCMI Line Select Mode
AnnaBridge 171:3a7713b1edbc 344 * @{
AnnaBridge 171:3a7713b1edbc 345 */
AnnaBridge 171:3a7713b1edbc 346 #define DCMI_LSM_ALL ((uint32_t)0x00000000U) /*!< Interface captures all received lines */
AnnaBridge 171:3a7713b1edbc 347 #define DCMI_LSM_ALTERNATE_2 ((uint32_t)DCMI_CR_LSM) /*!< Interface captures one line out of two */
AnnaBridge 171:3a7713b1edbc 348
AnnaBridge 171:3a7713b1edbc 349 /**
AnnaBridge 171:3a7713b1edbc 350 * @}
AnnaBridge 171:3a7713b1edbc 351 */
AnnaBridge 171:3a7713b1edbc 352
AnnaBridge 171:3a7713b1edbc 353 /** @defgroup DCMI_Line_Select_Start DCMI Line Select Start
AnnaBridge 171:3a7713b1edbc 354 * @{
AnnaBridge 171:3a7713b1edbc 355 */
AnnaBridge 171:3a7713b1edbc 356 #define DCMI_OELS_ODD ((uint32_t)0x00000000U) /*!< Interface captures first line from the frame start, second one being dropped */
AnnaBridge 171:3a7713b1edbc 357 #define DCMI_OELS_EVEN ((uint32_t)DCMI_CR_OELS) /*!< Interface captures second line from the frame start, first one being dropped */
AnnaBridge 171:3a7713b1edbc 358
AnnaBridge 171:3a7713b1edbc 359 /**
AnnaBridge 171:3a7713b1edbc 360 * @}
AnnaBridge 171:3a7713b1edbc 361 */
AnnaBridge 171:3a7713b1edbc 362
AnnaBridge 171:3a7713b1edbc 363 /**
AnnaBridge 171:3a7713b1edbc 364 * @}
AnnaBridge 171:3a7713b1edbc 365 */
AnnaBridge 171:3a7713b1edbc 366
AnnaBridge 171:3a7713b1edbc 367 /* Exported macro ------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 368 /** @defgroup DCMI_Exported_Macros DCMI Exported Macros
AnnaBridge 171:3a7713b1edbc 369 * @{
AnnaBridge 171:3a7713b1edbc 370 */
AnnaBridge 171:3a7713b1edbc 371
AnnaBridge 171:3a7713b1edbc 372 /** @brief Reset DCMI handle state
AnnaBridge 171:3a7713b1edbc 373 * @param __HANDLE__ specifies the DCMI handle.
AnnaBridge 171:3a7713b1edbc 374 * @retval None
AnnaBridge 171:3a7713b1edbc 375 */
AnnaBridge 171:3a7713b1edbc 376 #define __HAL_DCMI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DCMI_STATE_RESET)
AnnaBridge 171:3a7713b1edbc 377
AnnaBridge 171:3a7713b1edbc 378 /**
AnnaBridge 171:3a7713b1edbc 379 * @brief Enable the DCMI.
AnnaBridge 171:3a7713b1edbc 380 * @param __HANDLE__ DCMI handle
AnnaBridge 171:3a7713b1edbc 381 * @retval None
AnnaBridge 171:3a7713b1edbc 382 */
AnnaBridge 171:3a7713b1edbc 383 #define __HAL_DCMI_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DCMI_CR_ENABLE)
AnnaBridge 171:3a7713b1edbc 384
AnnaBridge 171:3a7713b1edbc 385 /**
AnnaBridge 171:3a7713b1edbc 386 * @brief Disable the DCMI.
AnnaBridge 171:3a7713b1edbc 387 * @param __HANDLE__ DCMI handle
AnnaBridge 171:3a7713b1edbc 388 * @retval None
AnnaBridge 171:3a7713b1edbc 389 */
AnnaBridge 171:3a7713b1edbc 390 #define __HAL_DCMI_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(DCMI_CR_ENABLE))
AnnaBridge 171:3a7713b1edbc 391
AnnaBridge 171:3a7713b1edbc 392 /* Interrupt & Flag management */
AnnaBridge 171:3a7713b1edbc 393 /**
AnnaBridge 171:3a7713b1edbc 394 * @brief Get the DCMI pending flag.
AnnaBridge 171:3a7713b1edbc 395 * @param __HANDLE__ DCMI handle
AnnaBridge 171:3a7713b1edbc 396 * @param __FLAG__ Get the specified flag.
AnnaBridge 171:3a7713b1edbc 397 * This parameter can be one of the following values (no combination allowed)
AnnaBridge 171:3a7713b1edbc 398 * @arg DCMI_FLAG_HSYNC: HSYNC pin state (active line / synchronization between lines)
AnnaBridge 171:3a7713b1edbc 399 * @arg DCMI_FLAG_VSYNC: VSYNC pin state (active frame / synchronization between frames)
AnnaBridge 171:3a7713b1edbc 400 * @arg DCMI_FLAG_FNE: FIFO empty flag
AnnaBridge 171:3a7713b1edbc 401 * @arg DCMI_FLAG_FRAMERI: Frame capture complete flag mask
AnnaBridge 171:3a7713b1edbc 402 * @arg DCMI_FLAG_OVRRI: Overrun flag mask
AnnaBridge 171:3a7713b1edbc 403 * @arg DCMI_FLAG_ERRRI: Synchronization error flag mask
AnnaBridge 171:3a7713b1edbc 404 * @arg DCMI_FLAG_VSYNCRI: VSYNC flag mask
AnnaBridge 171:3a7713b1edbc 405 * @arg DCMI_FLAG_LINERI: Line flag mask
AnnaBridge 171:3a7713b1edbc 406 * @arg DCMI_FLAG_FRAMEMI: DCMI Capture complete masked interrupt status
AnnaBridge 171:3a7713b1edbc 407 * @arg DCMI_FLAG_OVRMI: DCMI Overrun masked interrupt status
AnnaBridge 171:3a7713b1edbc 408 * @arg DCMI_FLAG_ERRMI: DCMI Synchronization error masked interrupt status
AnnaBridge 171:3a7713b1edbc 409 * @arg DCMI_FLAG_VSYNCMI: DCMI VSYNC masked interrupt status
AnnaBridge 171:3a7713b1edbc 410 * @arg DCMI_FLAG_LINEMI: DCMI Line masked interrupt status
AnnaBridge 171:3a7713b1edbc 411 * @retval The state of FLAG.
AnnaBridge 171:3a7713b1edbc 412 */
AnnaBridge 171:3a7713b1edbc 413 #define __HAL_DCMI_GET_FLAG(__HANDLE__, __FLAG__)\
AnnaBridge 171:3a7713b1edbc 414 ((((__FLAG__) & (DCMI_SR_INDEX|DCMI_MIS_INDEX)) == 0x0)? ((__HANDLE__)->Instance->RIS & (__FLAG__)) :\
AnnaBridge 171:3a7713b1edbc 415 (((__FLAG__) & DCMI_SR_INDEX) == 0x0)? ((__HANDLE__)->Instance->MIS & (__FLAG__)) : ((__HANDLE__)->Instance->SR & (__FLAG__)))
AnnaBridge 171:3a7713b1edbc 416
AnnaBridge 171:3a7713b1edbc 417 /**
AnnaBridge 171:3a7713b1edbc 418 * @brief Clear the DCMI pending flags.
AnnaBridge 171:3a7713b1edbc 419 * @param __HANDLE__ DCMI handle
AnnaBridge 171:3a7713b1edbc 420 * @param __FLAG__ specifies the flag to clear.
AnnaBridge 171:3a7713b1edbc 421 * This parameter can be any combination of the following values:
AnnaBridge 171:3a7713b1edbc 422 * @arg DCMI_FLAG_FRAMERI: Frame capture complete flag mask
AnnaBridge 171:3a7713b1edbc 423 * @arg DCMI_FLAG_OVFRI: Overflow flag mask
AnnaBridge 171:3a7713b1edbc 424 * @arg DCMI_FLAG_ERRRI: Synchronization error flag mask
AnnaBridge 171:3a7713b1edbc 425 * @arg DCMI_FLAG_VSYNCRI: VSYNC flag mask
AnnaBridge 171:3a7713b1edbc 426 * @arg DCMI_FLAG_LINERI: Line flag mask
AnnaBridge 171:3a7713b1edbc 427 * @retval None
AnnaBridge 171:3a7713b1edbc 428 */
AnnaBridge 171:3a7713b1edbc 429 #define __HAL_DCMI_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))
AnnaBridge 171:3a7713b1edbc 430
AnnaBridge 171:3a7713b1edbc 431 /**
AnnaBridge 171:3a7713b1edbc 432 * @brief Enable the specified DCMI interrupts.
AnnaBridge 171:3a7713b1edbc 433 * @param __HANDLE__ DCMI handle
AnnaBridge 171:3a7713b1edbc 434 * @param __INTERRUPT__ specifies the DCMI interrupt sources to be enabled.
AnnaBridge 171:3a7713b1edbc 435 * This parameter can be any combination of the following values:
AnnaBridge 171:3a7713b1edbc 436 * @arg DCMI_IT_FRAME: Frame capture complete interrupt mask
AnnaBridge 171:3a7713b1edbc 437 * @arg DCMI_IT_OVF: Overflow interrupt mask
AnnaBridge 171:3a7713b1edbc 438 * @arg DCMI_IT_ERR: Synchronization error interrupt mask
AnnaBridge 171:3a7713b1edbc 439 * @arg DCMI_IT_VSYNC: VSYNC interrupt mask
AnnaBridge 171:3a7713b1edbc 440 * @arg DCMI_IT_LINE: Line interrupt mask
AnnaBridge 171:3a7713b1edbc 441 * @retval None
AnnaBridge 171:3a7713b1edbc 442 */
AnnaBridge 171:3a7713b1edbc 443 #define __HAL_DCMI_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__))
AnnaBridge 171:3a7713b1edbc 444
AnnaBridge 171:3a7713b1edbc 445 /**
AnnaBridge 171:3a7713b1edbc 446 * @brief Disable the specified DCMI interrupts.
AnnaBridge 171:3a7713b1edbc 447 * @param __HANDLE__ DCMI handle
AnnaBridge 171:3a7713b1edbc 448 * @param __INTERRUPT__ specifies the DCMI interrupt sources to be enabled.
AnnaBridge 171:3a7713b1edbc 449 * This parameter can be any combination of the following values:
AnnaBridge 171:3a7713b1edbc 450 * @arg DCMI_IT_FRAME: Frame capture complete interrupt mask
AnnaBridge 171:3a7713b1edbc 451 * @arg DCMI_IT_OVF: Overflow interrupt mask
AnnaBridge 171:3a7713b1edbc 452 * @arg DCMI_IT_ERR: Synchronization error interrupt mask
AnnaBridge 171:3a7713b1edbc 453 * @arg DCMI_IT_VSYNC: VSYNC interrupt mask
AnnaBridge 171:3a7713b1edbc 454 * @arg DCMI_IT_LINE: Line interrupt mask
AnnaBridge 171:3a7713b1edbc 455 * @retval None
AnnaBridge 171:3a7713b1edbc 456 */
AnnaBridge 171:3a7713b1edbc 457 #define __HAL_DCMI_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER &= ~(__INTERRUPT__))
AnnaBridge 171:3a7713b1edbc 458
AnnaBridge 171:3a7713b1edbc 459 /**
AnnaBridge 171:3a7713b1edbc 460 * @brief Check whether the specified DCMI interrupt has occurred or not.
AnnaBridge 171:3a7713b1edbc 461 * @param __HANDLE__ DCMI handle
AnnaBridge 171:3a7713b1edbc 462 * @param __INTERRUPT__ specifies the DCMI interrupt source to check.
AnnaBridge 171:3a7713b1edbc 463 * This parameter can be one of the following values:
AnnaBridge 171:3a7713b1edbc 464 * @arg DCMI_IT_FRAME: Frame capture complete interrupt mask
AnnaBridge 171:3a7713b1edbc 465 * @arg DCMI_IT_OVF: Overflow interrupt mask
AnnaBridge 171:3a7713b1edbc 466 * @arg DCMI_IT_ERR: Synchronization error interrupt mask
AnnaBridge 171:3a7713b1edbc 467 * @arg DCMI_IT_VSYNC: VSYNC interrupt mask
AnnaBridge 171:3a7713b1edbc 468 * @arg DCMI_IT_LINE: Line interrupt mask
AnnaBridge 171:3a7713b1edbc 469 * @retval The state of INTERRUPT.
AnnaBridge 171:3a7713b1edbc 470 */
AnnaBridge 171:3a7713b1edbc 471 #define __HAL_DCMI_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->MISR & (__INTERRUPT__))
AnnaBridge 171:3a7713b1edbc 472
AnnaBridge 171:3a7713b1edbc 473 /**
AnnaBridge 171:3a7713b1edbc 474 * @}
AnnaBridge 171:3a7713b1edbc 475 */
AnnaBridge 171:3a7713b1edbc 476
AnnaBridge 171:3a7713b1edbc 477 /* Exported functions --------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 478 /** @addtogroup DCMI_Exported_Functions DCMI Exported Functions
AnnaBridge 171:3a7713b1edbc 479 * @{
AnnaBridge 171:3a7713b1edbc 480 */
AnnaBridge 171:3a7713b1edbc 481
AnnaBridge 171:3a7713b1edbc 482 /** @addtogroup DCMI_Exported_Functions_Group1 Initialization and Configuration functions
AnnaBridge 171:3a7713b1edbc 483 * @{
AnnaBridge 171:3a7713b1edbc 484 */
AnnaBridge 171:3a7713b1edbc 485 /* Initialization and de-initialization functions *****************************/
AnnaBridge 171:3a7713b1edbc 486 HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi);
AnnaBridge 171:3a7713b1edbc 487 HAL_StatusTypeDef HAL_DCMI_DeInit(DCMI_HandleTypeDef *hdcmi);
AnnaBridge 171:3a7713b1edbc 488 void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi);
AnnaBridge 171:3a7713b1edbc 489 void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef* hdcmi);
AnnaBridge 171:3a7713b1edbc 490 /**
AnnaBridge 171:3a7713b1edbc 491 * @}
AnnaBridge 171:3a7713b1edbc 492 */
AnnaBridge 171:3a7713b1edbc 493
AnnaBridge 171:3a7713b1edbc 494 /** @addtogroup DCMI_Exported_Functions_Group2 IO operation functions
AnnaBridge 171:3a7713b1edbc 495 * @{
AnnaBridge 171:3a7713b1edbc 496 */
AnnaBridge 171:3a7713b1edbc 497 /* IO operation functions *****************************************************/
AnnaBridge 171:3a7713b1edbc 498 HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length);
AnnaBridge 171:3a7713b1edbc 499 HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef* hdcmi);
AnnaBridge 171:3a7713b1edbc 500 HAL_StatusTypeDef HAL_DCMI_Suspend(DCMI_HandleTypeDef* hdcmi);
AnnaBridge 171:3a7713b1edbc 501 HAL_StatusTypeDef HAL_DCMI_Resume(DCMI_HandleTypeDef* hdcmi);
AnnaBridge 171:3a7713b1edbc 502 void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi);
AnnaBridge 171:3a7713b1edbc 503 void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi);
AnnaBridge 171:3a7713b1edbc 504 void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi);
AnnaBridge 171:3a7713b1edbc 505 void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi);
AnnaBridge 171:3a7713b1edbc 506 void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi);
AnnaBridge 171:3a7713b1edbc 507 /**
AnnaBridge 171:3a7713b1edbc 508 * @}
AnnaBridge 171:3a7713b1edbc 509 */
AnnaBridge 171:3a7713b1edbc 510
AnnaBridge 171:3a7713b1edbc 511 /** @addtogroup DCMI_Exported_Functions_Group3 Peripheral Control functions
AnnaBridge 171:3a7713b1edbc 512 * @{
AnnaBridge 171:3a7713b1edbc 513 */
AnnaBridge 171:3a7713b1edbc 514 /* Peripheral Control functions ***********************************************/
AnnaBridge 171:3a7713b1edbc 515 HAL_StatusTypeDef HAL_DCMI_ConfigCrop(DCMI_HandleTypeDef *hdcmi, uint32_t X0, uint32_t Y0, uint32_t XSize, uint32_t YSize);
AnnaBridge 171:3a7713b1edbc 516 HAL_StatusTypeDef HAL_DCMI_EnableCrop(DCMI_HandleTypeDef *hdcmi);
AnnaBridge 171:3a7713b1edbc 517 HAL_StatusTypeDef HAL_DCMI_DisableCrop(DCMI_HandleTypeDef *hdcmi);
AnnaBridge 171:3a7713b1edbc 518
AnnaBridge 171:3a7713b1edbc 519 /**
AnnaBridge 171:3a7713b1edbc 520 * @}
AnnaBridge 171:3a7713b1edbc 521 */
AnnaBridge 171:3a7713b1edbc 522
AnnaBridge 171:3a7713b1edbc 523 /** @addtogroup DCMI_Exported_Functions_Group4 Peripheral State functions
AnnaBridge 171:3a7713b1edbc 524 * @{
AnnaBridge 171:3a7713b1edbc 525 */
AnnaBridge 171:3a7713b1edbc 526 /* Peripheral State functions *************************************************/
AnnaBridge 171:3a7713b1edbc 527 HAL_DCMI_StateTypeDef HAL_DCMI_GetState(DCMI_HandleTypeDef *hdcmi);
AnnaBridge 171:3a7713b1edbc 528 uint32_t HAL_DCMI_GetError(DCMI_HandleTypeDef *hdcmi);
AnnaBridge 171:3a7713b1edbc 529 /**
AnnaBridge 171:3a7713b1edbc 530 * @}
AnnaBridge 171:3a7713b1edbc 531 */
AnnaBridge 171:3a7713b1edbc 532
AnnaBridge 171:3a7713b1edbc 533 /**
AnnaBridge 171:3a7713b1edbc 534 * @}
AnnaBridge 171:3a7713b1edbc 535 */
AnnaBridge 171:3a7713b1edbc 536
AnnaBridge 171:3a7713b1edbc 537 /* Private types -------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 538 /* Private variables ---------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 539 /* Private constants ---------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 540 /** @defgroup DCMI_Private_Constants DCMI Private Constants
AnnaBridge 171:3a7713b1edbc 541 * @{
AnnaBridge 171:3a7713b1edbc 542 */
AnnaBridge 171:3a7713b1edbc 543 #define DCMI_MIS_INDEX ((uint32_t)0x1000) /*!< DCMI MIS register index */
AnnaBridge 171:3a7713b1edbc 544 #define DCMI_SR_INDEX ((uint32_t)0x2000) /*!< DCMI SR register index */
AnnaBridge 171:3a7713b1edbc 545 /**
AnnaBridge 171:3a7713b1edbc 546 * @}
AnnaBridge 171:3a7713b1edbc 547 */
AnnaBridge 171:3a7713b1edbc 548 /* Private macro -------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 549 /** @defgroup DCMI_Private_Macros DCMI Private Macros
AnnaBridge 171:3a7713b1edbc 550 * @{
AnnaBridge 171:3a7713b1edbc 551 */
AnnaBridge 171:3a7713b1edbc 552 #define IS_DCMI_CAPTURE_MODE(MODE)(((MODE) == DCMI_MODE_CONTINUOUS) || \
AnnaBridge 171:3a7713b1edbc 553 ((MODE) == DCMI_MODE_SNAPSHOT))
AnnaBridge 171:3a7713b1edbc 554
AnnaBridge 171:3a7713b1edbc 555 #define IS_DCMI_SYNCHRO(MODE)(((MODE) == DCMI_SYNCHRO_HARDWARE) || \
AnnaBridge 171:3a7713b1edbc 556 ((MODE) == DCMI_SYNCHRO_EMBEDDED))
AnnaBridge 171:3a7713b1edbc 557
AnnaBridge 171:3a7713b1edbc 558 #define IS_DCMI_PCKPOLARITY(POLARITY)(((POLARITY) == DCMI_PCKPOLARITY_FALLING) || \
AnnaBridge 171:3a7713b1edbc 559 ((POLARITY) == DCMI_PCKPOLARITY_RISING))
AnnaBridge 171:3a7713b1edbc 560
AnnaBridge 171:3a7713b1edbc 561 #define IS_DCMI_VSPOLARITY(POLARITY)(((POLARITY) == DCMI_VSPOLARITY_LOW) || \
AnnaBridge 171:3a7713b1edbc 562 ((POLARITY) == DCMI_VSPOLARITY_HIGH))
AnnaBridge 171:3a7713b1edbc 563
AnnaBridge 171:3a7713b1edbc 564 #define IS_DCMI_HSPOLARITY(POLARITY)(((POLARITY) == DCMI_HSPOLARITY_LOW) || \
AnnaBridge 171:3a7713b1edbc 565 ((POLARITY) == DCMI_HSPOLARITY_HIGH))
AnnaBridge 171:3a7713b1edbc 566
AnnaBridge 171:3a7713b1edbc 567 #define IS_DCMI_MODE_JPEG(JPEG_MODE)(((JPEG_MODE) == DCMI_JPEG_DISABLE) || \
AnnaBridge 171:3a7713b1edbc 568 ((JPEG_MODE) == DCMI_JPEG_ENABLE))
AnnaBridge 171:3a7713b1edbc 569
AnnaBridge 171:3a7713b1edbc 570 #define IS_DCMI_CAPTURE_RATE(RATE) (((RATE) == DCMI_CR_ALL_FRAME) || \
AnnaBridge 171:3a7713b1edbc 571 ((RATE) == DCMI_CR_ALTERNATE_2_FRAME) || \
AnnaBridge 171:3a7713b1edbc 572 ((RATE) == DCMI_CR_ALTERNATE_4_FRAME))
AnnaBridge 171:3a7713b1edbc 573
AnnaBridge 171:3a7713b1edbc 574 #define IS_DCMI_EXTENDED_DATA(DATA)(((DATA) == DCMI_EXTEND_DATA_8B) || \
AnnaBridge 171:3a7713b1edbc 575 ((DATA) == DCMI_EXTEND_DATA_10B) || \
AnnaBridge 171:3a7713b1edbc 576 ((DATA) == DCMI_EXTEND_DATA_12B) || \
AnnaBridge 171:3a7713b1edbc 577 ((DATA) == DCMI_EXTEND_DATA_14B))
AnnaBridge 171:3a7713b1edbc 578
AnnaBridge 171:3a7713b1edbc 579 #define IS_DCMI_WINDOW_COORDINATE(COORDINATE) ((COORDINATE) <= DCMI_WINDOW_COORDINATE)
AnnaBridge 171:3a7713b1edbc 580
AnnaBridge 171:3a7713b1edbc 581 #define IS_DCMI_WINDOW_HEIGHT(HEIGHT) ((HEIGHT) <= DCMI_WINDOW_HEIGHT)
AnnaBridge 171:3a7713b1edbc 582
AnnaBridge 171:3a7713b1edbc 583 #define IS_DCMI_BYTE_SELECT_MODE(MODE)(((MODE) == DCMI_BSM_ALL) || \
AnnaBridge 171:3a7713b1edbc 584 ((MODE) == DCMI_BSM_OTHER) || \
AnnaBridge 171:3a7713b1edbc 585 ((MODE) == DCMI_BSM_ALTERNATE_4) || \
AnnaBridge 171:3a7713b1edbc 586 ((MODE) == DCMI_BSM_ALTERNATE_2))
AnnaBridge 171:3a7713b1edbc 587
AnnaBridge 171:3a7713b1edbc 588 #define IS_DCMI_BYTE_SELECT_START(POLARITY)(((POLARITY) == DCMI_OEBS_ODD) || \
AnnaBridge 171:3a7713b1edbc 589 ((POLARITY) == DCMI_OEBS_EVEN))
AnnaBridge 171:3a7713b1edbc 590
AnnaBridge 171:3a7713b1edbc 591 #define IS_DCMI_LINE_SELECT_MODE(MODE)(((MODE) == DCMI_LSM_ALL) || \
AnnaBridge 171:3a7713b1edbc 592 ((MODE) == DCMI_LSM_ALTERNATE_2))
AnnaBridge 171:3a7713b1edbc 593
AnnaBridge 171:3a7713b1edbc 594 #define IS_DCMI_LINE_SELECT_START(POLARITY)(((POLARITY) == DCMI_OELS_ODD) || \
AnnaBridge 171:3a7713b1edbc 595 ((POLARITY) == DCMI_OELS_EVEN))
AnnaBridge 171:3a7713b1edbc 596
AnnaBridge 171:3a7713b1edbc 597 /**
AnnaBridge 171:3a7713b1edbc 598 * @}
AnnaBridge 171:3a7713b1edbc 599 */
AnnaBridge 171:3a7713b1edbc 600
AnnaBridge 171:3a7713b1edbc 601 /* Private functions ---------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 602 /** @addtogroup DCMI_Private_Functions DCMI Private Functions
AnnaBridge 171:3a7713b1edbc 603 * @{
AnnaBridge 171:3a7713b1edbc 604 */
AnnaBridge 171:3a7713b1edbc 605
AnnaBridge 171:3a7713b1edbc 606 /**
AnnaBridge 171:3a7713b1edbc 607 * @}
AnnaBridge 171:3a7713b1edbc 608 */
AnnaBridge 171:3a7713b1edbc 609
AnnaBridge 171:3a7713b1edbc 610 /**
AnnaBridge 171:3a7713b1edbc 611 * @}
AnnaBridge 171:3a7713b1edbc 612 */
AnnaBridge 171:3a7713b1edbc 613 /**
AnnaBridge 171:3a7713b1edbc 614 * @}
AnnaBridge 171:3a7713b1edbc 615 */
AnnaBridge 171:3a7713b1edbc 616 #endif /* DCMI */
AnnaBridge 171:3a7713b1edbc 617
AnnaBridge 171:3a7713b1edbc 618 #ifdef __cplusplus
AnnaBridge 171:3a7713b1edbc 619 }
AnnaBridge 171:3a7713b1edbc 620 #endif
AnnaBridge 171:3a7713b1edbc 621
AnnaBridge 171:3a7713b1edbc 622 #endif /* __STM32F7xx_HAL_DCMI_H */
AnnaBridge 171:3a7713b1edbc 623
AnnaBridge 171:3a7713b1edbc 624 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/