mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_NUCLEO_F103RB/TOOLCHAIN_GCC_ARM/stm32_hal_legacy.h@172:65be27845400, 2019-02-20 (annotated)

Committer:
AnnaBridge
Date:
Wed Feb 20 20:53:29 2019 +0000
Revision:
172:65be27845400
Parent:
171:3a7713b1edbc 
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 171:3a7713b1edbc 1 /**
AnnaBridge 171:3a7713b1edbc 2 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 3 * @file stm32_hal_legacy.h
AnnaBridge 171:3a7713b1edbc 4 * @author MCD Application Team
AnnaBridge 171:3a7713b1edbc 5 * @version V1.1.1
AnnaBridge 171:3a7713b1edbc 6 * @date 12-May-2017
AnnaBridge 171:3a7713b1edbc 7 * @brief This file contains aliases definition for the STM32Cube HAL constants
AnnaBridge 171:3a7713b1edbc 8 * macros and functions maintained for legacy purpose.
AnnaBridge 171:3a7713b1edbc 9 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 10 * @attention
AnnaBridge 171:3a7713b1edbc 11 *
AnnaBridge 171:3a7713b1edbc 12 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
AnnaBridge 171:3a7713b1edbc 13 *
AnnaBridge 171:3a7713b1edbc 14 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 171:3a7713b1edbc 15 * are permitted provided that the following conditions are met:
AnnaBridge 171:3a7713b1edbc 16 * 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge 171:3a7713b1edbc 17 * this list of conditions and the following disclaimer.
AnnaBridge 171:3a7713b1edbc 18 * 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge 171:3a7713b1edbc 19 * this list of conditions and the following disclaimer in the documentation
AnnaBridge 171:3a7713b1edbc 20 * and/or other materials provided with the distribution.
AnnaBridge 171:3a7713b1edbc 21 * 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge 171:3a7713b1edbc 22 * may be used to endorse or promote products derived from this software
AnnaBridge 171:3a7713b1edbc 23 * without specific prior written permission.
AnnaBridge 171:3a7713b1edbc 24 *
AnnaBridge 171:3a7713b1edbc 25 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge 171:3a7713b1edbc 26 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge 171:3a7713b1edbc 27 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 171:3a7713b1edbc 28 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge 171:3a7713b1edbc 29 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge 171:3a7713b1edbc 30 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge 171:3a7713b1edbc 31 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge 171:3a7713b1edbc 32 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge 171:3a7713b1edbc 33 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge 171:3a7713b1edbc 34 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 171:3a7713b1edbc 35 *
AnnaBridge 171:3a7713b1edbc 36 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 37 */
AnnaBridge 171:3a7713b1edbc 38
AnnaBridge 171:3a7713b1edbc 39 /* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge 171:3a7713b1edbc 40 #ifndef __STM32_HAL_LEGACY
AnnaBridge 171:3a7713b1edbc 41 #define __STM32_HAL_LEGACY
AnnaBridge 171:3a7713b1edbc 42
AnnaBridge 171:3a7713b1edbc 43 #ifdef __cplusplus
AnnaBridge 171:3a7713b1edbc 44 extern "C" {
AnnaBridge 171:3a7713b1edbc 45 #endif
AnnaBridge 171:3a7713b1edbc 46
AnnaBridge 171:3a7713b1edbc 47 /* Includes ------------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 48 /* Exported types ------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 49 /* Exported constants --------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 50
AnnaBridge 171:3a7713b1edbc 51 /** @defgroup HAL_AES_Aliased_Defines HAL CRYP Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 52 * @{
AnnaBridge 171:3a7713b1edbc 53 */
AnnaBridge 171:3a7713b1edbc 54 #define AES_FLAG_RDERR CRYP_FLAG_RDERR
AnnaBridge 171:3a7713b1edbc 55 #define AES_FLAG_WRERR CRYP_FLAG_WRERR
AnnaBridge 171:3a7713b1edbc 56 #define AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF
AnnaBridge 171:3a7713b1edbc 57 #define AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR
AnnaBridge 171:3a7713b1edbc 58 #define AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR
AnnaBridge 171:3a7713b1edbc 59
AnnaBridge 171:3a7713b1edbc 60 /**
AnnaBridge 171:3a7713b1edbc 61 * @}
AnnaBridge 171:3a7713b1edbc 62 */
AnnaBridge 171:3a7713b1edbc 63
AnnaBridge 171:3a7713b1edbc 64 /** @defgroup HAL_ADC_Aliased_Defines HAL ADC Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 65 * @{
AnnaBridge 171:3a7713b1edbc 66 */
AnnaBridge 171:3a7713b1edbc 67 #define ADC_RESOLUTION12b ADC_RESOLUTION_12B
AnnaBridge 171:3a7713b1edbc 68 #define ADC_RESOLUTION10b ADC_RESOLUTION_10B
AnnaBridge 171:3a7713b1edbc 69 #define ADC_RESOLUTION8b ADC_RESOLUTION_8B
AnnaBridge 171:3a7713b1edbc 70 #define ADC_RESOLUTION6b ADC_RESOLUTION_6B
AnnaBridge 171:3a7713b1edbc 71 #define OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN
AnnaBridge 171:3a7713b1edbc 72 #define OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED
AnnaBridge 171:3a7713b1edbc 73 #define EOC_SINGLE_CONV ADC_EOC_SINGLE_CONV
AnnaBridge 171:3a7713b1edbc 74 #define EOC_SEQ_CONV ADC_EOC_SEQ_CONV
AnnaBridge 171:3a7713b1edbc 75 #define EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV
AnnaBridge 171:3a7713b1edbc 76 #define REGULAR_GROUP ADC_REGULAR_GROUP
AnnaBridge 171:3a7713b1edbc 77 #define INJECTED_GROUP ADC_INJECTED_GROUP
AnnaBridge 171:3a7713b1edbc 78 #define REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP
AnnaBridge 171:3a7713b1edbc 79 #define AWD_EVENT ADC_AWD_EVENT
AnnaBridge 171:3a7713b1edbc 80 #define AWD1_EVENT ADC_AWD1_EVENT
AnnaBridge 171:3a7713b1edbc 81 #define AWD2_EVENT ADC_AWD2_EVENT
AnnaBridge 171:3a7713b1edbc 82 #define AWD3_EVENT ADC_AWD3_EVENT
AnnaBridge 171:3a7713b1edbc 83 #define OVR_EVENT ADC_OVR_EVENT
AnnaBridge 171:3a7713b1edbc 84 #define JQOVF_EVENT ADC_JQOVF_EVENT
AnnaBridge 171:3a7713b1edbc 85 #define ALL_CHANNELS ADC_ALL_CHANNELS
AnnaBridge 171:3a7713b1edbc 86 #define REGULAR_CHANNELS ADC_REGULAR_CHANNELS
AnnaBridge 171:3a7713b1edbc 87 #define INJECTED_CHANNELS ADC_INJECTED_CHANNELS
AnnaBridge 171:3a7713b1edbc 88 #define SYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSOR
AnnaBridge 171:3a7713b1edbc 89 #define SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT
AnnaBridge 171:3a7713b1edbc 90 #define ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1
AnnaBridge 171:3a7713b1edbc 91 #define ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2
AnnaBridge 171:3a7713b1edbc 92 #define ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4
AnnaBridge 171:3a7713b1edbc 93 #define ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6
AnnaBridge 171:3a7713b1edbc 94 #define ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8
AnnaBridge 171:3a7713b1edbc 95 #define ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO
AnnaBridge 171:3a7713b1edbc 96 #define ADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2
AnnaBridge 171:3a7713b1edbc 97 #define ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO
AnnaBridge 171:3a7713b1edbc 98 #define ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4
AnnaBridge 171:3a7713b1edbc 99 #define ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO
AnnaBridge 171:3a7713b1edbc 100 #define ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11
AnnaBridge 171:3a7713b1edbc 101 #define ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1
AnnaBridge 171:3a7713b1edbc 102 #define ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE
AnnaBridge 171:3a7713b1edbc 103 #define ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING
AnnaBridge 171:3a7713b1edbc 104 #define ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING
AnnaBridge 171:3a7713b1edbc 105 #define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING
AnnaBridge 171:3a7713b1edbc 106 #define ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5
AnnaBridge 171:3a7713b1edbc 107
AnnaBridge 171:3a7713b1edbc 108 #define HAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSY
AnnaBridge 171:3a7713b1edbc 109 #define HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY
AnnaBridge 171:3a7713b1edbc 110 #define HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC
AnnaBridge 171:3a7713b1edbc 111 #define HAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOC
AnnaBridge 171:3a7713b1edbc 112 #define HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL
AnnaBridge 171:3a7713b1edbc 113 #define HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL
AnnaBridge 171:3a7713b1edbc 114 #define HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1
AnnaBridge 171:3a7713b1edbc 115 /**
AnnaBridge 171:3a7713b1edbc 116 * @}
AnnaBridge 171:3a7713b1edbc 117 */
AnnaBridge 171:3a7713b1edbc 118
AnnaBridge 171:3a7713b1edbc 119 /** @defgroup HAL_CEC_Aliased_Defines HAL CEC Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 120 * @{
AnnaBridge 171:3a7713b1edbc 121 */
AnnaBridge 171:3a7713b1edbc 122
AnnaBridge 171:3a7713b1edbc 123 #define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG
AnnaBridge 171:3a7713b1edbc 124
AnnaBridge 171:3a7713b1edbc 125 /**
AnnaBridge 171:3a7713b1edbc 126 * @}
AnnaBridge 171:3a7713b1edbc 127 */
AnnaBridge 171:3a7713b1edbc 128
AnnaBridge 171:3a7713b1edbc 129 /** @defgroup HAL_COMP_Aliased_Defines HAL COMP Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 130 * @{
AnnaBridge 171:3a7713b1edbc 131 */
AnnaBridge 171:3a7713b1edbc 132 #define COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLE
AnnaBridge 171:3a7713b1edbc 133 #define COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE
AnnaBridge 171:3a7713b1edbc 134 #define COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1
AnnaBridge 171:3a7713b1edbc 135 #define COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2
AnnaBridge 171:3a7713b1edbc 136 #define COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3
AnnaBridge 171:3a7713b1edbc 137 #define COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4
AnnaBridge 171:3a7713b1edbc 138 #define COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5
AnnaBridge 171:3a7713b1edbc 139 #define COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6
AnnaBridge 171:3a7713b1edbc 140 #define COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7
AnnaBridge 171:3a7713b1edbc 141 #define COMP_LPTIMCONNECTION_ENABLED COMP_LPTIMCONNECTION_IN1_ENABLED /*!< COMPX output is connected to LPTIM input 1 */
AnnaBridge 171:3a7713b1edbc 142 #define COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR
AnnaBridge 171:3a7713b1edbc 143 #if defined(STM32F373xC) || defined(STM32F378xx)
AnnaBridge 171:3a7713b1edbc 144 #define COMP_OUTPUT_TIM3IC1 COMP_OUTPUT_COMP1_TIM3IC1
AnnaBridge 171:3a7713b1edbc 145 #define COMP_OUTPUT_TIM3OCREFCLR COMP_OUTPUT_COMP1_TIM3OCREFCLR
AnnaBridge 171:3a7713b1edbc 146 #endif /* STM32F373xC || STM32F378xx */
AnnaBridge 171:3a7713b1edbc 147
AnnaBridge 171:3a7713b1edbc 148 #if defined(STM32L0) || defined(STM32L4)
AnnaBridge 171:3a7713b1edbc 149 #define COMP_WINDOWMODE_ENABLE COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON
AnnaBridge 171:3a7713b1edbc 150
AnnaBridge 171:3a7713b1edbc 151 #define COMP_NONINVERTINGINPUT_IO1 COMP_INPUT_PLUS_IO1
AnnaBridge 171:3a7713b1edbc 152 #define COMP_NONINVERTINGINPUT_IO2 COMP_INPUT_PLUS_IO2
AnnaBridge 171:3a7713b1edbc 153 #define COMP_NONINVERTINGINPUT_IO3 COMP_INPUT_PLUS_IO3
AnnaBridge 171:3a7713b1edbc 154 #define COMP_NONINVERTINGINPUT_IO4 COMP_INPUT_PLUS_IO4
AnnaBridge 171:3a7713b1edbc 155 #define COMP_NONINVERTINGINPUT_IO5 COMP_INPUT_PLUS_IO5
AnnaBridge 171:3a7713b1edbc 156 #define COMP_NONINVERTINGINPUT_IO6 COMP_INPUT_PLUS_IO6
AnnaBridge 171:3a7713b1edbc 157
AnnaBridge 171:3a7713b1edbc 158 #define COMP_INVERTINGINPUT_1_4VREFINT COMP_INPUT_MINUS_1_4VREFINT
AnnaBridge 171:3a7713b1edbc 159 #define COMP_INVERTINGINPUT_1_2VREFINT COMP_INPUT_MINUS_1_2VREFINT
AnnaBridge 171:3a7713b1edbc 160 #define COMP_INVERTINGINPUT_3_4VREFINT COMP_INPUT_MINUS_3_4VREFINT
AnnaBridge 171:3a7713b1edbc 161 #define COMP_INVERTINGINPUT_VREFINT COMP_INPUT_MINUS_VREFINT
AnnaBridge 171:3a7713b1edbc 162 #define COMP_INVERTINGINPUT_DAC1_CH1 COMP_INPUT_MINUS_DAC1_CH1
AnnaBridge 171:3a7713b1edbc 163 #define COMP_INVERTINGINPUT_DAC1_CH2 COMP_INPUT_MINUS_DAC1_CH2
AnnaBridge 171:3a7713b1edbc 164 #define COMP_INVERTINGINPUT_DAC1 COMP_INPUT_MINUS_DAC1_CH1
AnnaBridge 171:3a7713b1edbc 165 #define COMP_INVERTINGINPUT_DAC2 COMP_INPUT_MINUS_DAC1_CH2
AnnaBridge 171:3a7713b1edbc 166 #define COMP_INVERTINGINPUT_IO1 COMP_INPUT_MINUS_IO1
AnnaBridge 171:3a7713b1edbc 167 #if defined(STM32L0)
AnnaBridge 171:3a7713b1edbc 168 /* Issue fixed on STM32L0 COMP driver: only 2 dedicated IO (IO1 and IO2), */
AnnaBridge 171:3a7713b1edbc 169 /* IO2 was wrongly assigned to IO shared with DAC and IO3 was corresponding */
AnnaBridge 171:3a7713b1edbc 170 /* to the second dedicated IO (only for COMP2). */
AnnaBridge 171:3a7713b1edbc 171 #define COMP_INVERTINGINPUT_IO2 COMP_INPUT_MINUS_DAC1_CH2
AnnaBridge 171:3a7713b1edbc 172 #define COMP_INVERTINGINPUT_IO3 COMP_INPUT_MINUS_IO2
AnnaBridge 171:3a7713b1edbc 173 #else
AnnaBridge 171:3a7713b1edbc 174 #define COMP_INVERTINGINPUT_IO2 COMP_INPUT_MINUS_IO2
AnnaBridge 171:3a7713b1edbc 175 #define COMP_INVERTINGINPUT_IO3 COMP_INPUT_MINUS_IO3
AnnaBridge 171:3a7713b1edbc 176 #endif
AnnaBridge 171:3a7713b1edbc 177 #define COMP_INVERTINGINPUT_IO4 COMP_INPUT_MINUS_IO4
AnnaBridge 171:3a7713b1edbc 178 #define COMP_INVERTINGINPUT_IO5 COMP_INPUT_MINUS_IO5
AnnaBridge 171:3a7713b1edbc 179
AnnaBridge 171:3a7713b1edbc 180 #define COMP_OUTPUTLEVEL_LOW COMP_OUTPUT_LEVEL_LOW
AnnaBridge 171:3a7713b1edbc 181 #define COMP_OUTPUTLEVEL_HIGH COMP_OUTPUT_LEVEL_HIGH
AnnaBridge 171:3a7713b1edbc 182
AnnaBridge 171:3a7713b1edbc 183 /* Note: Literal "COMP_FLAG_LOCK" kept for legacy purpose. */
AnnaBridge 171:3a7713b1edbc 184 /* To check COMP lock state, use macro "__HAL_COMP_IS_LOCKED()". */
AnnaBridge 171:3a7713b1edbc 185 #if defined(COMP_CSR_LOCK)
AnnaBridge 171:3a7713b1edbc 186 #define COMP_FLAG_LOCK COMP_CSR_LOCK
AnnaBridge 171:3a7713b1edbc 187 #elif defined(COMP_CSR_COMP1LOCK)
AnnaBridge 171:3a7713b1edbc 188 #define COMP_FLAG_LOCK COMP_CSR_COMP1LOCK
AnnaBridge 171:3a7713b1edbc 189 #elif defined(COMP_CSR_COMPxLOCK)
AnnaBridge 171:3a7713b1edbc 190 #define COMP_FLAG_LOCK COMP_CSR_COMPxLOCK
AnnaBridge 171:3a7713b1edbc 191 #endif
AnnaBridge 171:3a7713b1edbc 192
AnnaBridge 171:3a7713b1edbc 193 #if defined(STM32L4)
AnnaBridge 171:3a7713b1edbc 194 #define COMP_BLANKINGSRCE_TIM1OC5 COMP_BLANKINGSRC_TIM1_OC5_COMP1
AnnaBridge 171:3a7713b1edbc 195 #define COMP_BLANKINGSRCE_TIM2OC3 COMP_BLANKINGSRC_TIM2_OC3_COMP1
AnnaBridge 171:3a7713b1edbc 196 #define COMP_BLANKINGSRCE_TIM3OC3 COMP_BLANKINGSRC_TIM3_OC3_COMP1
AnnaBridge 171:3a7713b1edbc 197 #define COMP_BLANKINGSRCE_TIM3OC4 COMP_BLANKINGSRC_TIM3_OC4_COMP2
AnnaBridge 171:3a7713b1edbc 198 #define COMP_BLANKINGSRCE_TIM8OC5 COMP_BLANKINGSRC_TIM8_OC5_COMP2
AnnaBridge 171:3a7713b1edbc 199 #define COMP_BLANKINGSRCE_TIM15OC1 COMP_BLANKINGSRC_TIM15_OC1_COMP2
AnnaBridge 171:3a7713b1edbc 200 #define COMP_BLANKINGSRCE_NONE COMP_BLANKINGSRC_NONE
AnnaBridge 171:3a7713b1edbc 201 #endif
AnnaBridge 171:3a7713b1edbc 202
AnnaBridge 171:3a7713b1edbc 203 #if defined(STM32L0)
AnnaBridge 171:3a7713b1edbc 204 #define COMP_MODE_HIGHSPEED COMP_POWERMODE_MEDIUMSPEED
AnnaBridge 171:3a7713b1edbc 205 #define COMP_MODE_LOWSPEED COMP_POWERMODE_ULTRALOWPOWER
AnnaBridge 171:3a7713b1edbc 206 #else
AnnaBridge 171:3a7713b1edbc 207 #define COMP_MODE_HIGHSPEED COMP_POWERMODE_HIGHSPEED
AnnaBridge 171:3a7713b1edbc 208 #define COMP_MODE_MEDIUMSPEED COMP_POWERMODE_MEDIUMSPEED
AnnaBridge 171:3a7713b1edbc 209 #define COMP_MODE_LOWPOWER COMP_POWERMODE_LOWPOWER
AnnaBridge 171:3a7713b1edbc 210 #define COMP_MODE_ULTRALOWPOWER COMP_POWERMODE_ULTRALOWPOWER
AnnaBridge 171:3a7713b1edbc 211 #endif
AnnaBridge 171:3a7713b1edbc 212
AnnaBridge 171:3a7713b1edbc 213 #endif
AnnaBridge 171:3a7713b1edbc 214 /**
AnnaBridge 171:3a7713b1edbc 215 * @}
AnnaBridge 171:3a7713b1edbc 216 */
AnnaBridge 171:3a7713b1edbc 217
AnnaBridge 171:3a7713b1edbc 218 /** @defgroup HAL_CORTEX_Aliased_Defines HAL CORTEX Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 219 * @{
AnnaBridge 171:3a7713b1edbc 220 */
AnnaBridge 171:3a7713b1edbc 221 #define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig
AnnaBridge 171:3a7713b1edbc 222 /**
AnnaBridge 171:3a7713b1edbc 223 * @}
AnnaBridge 171:3a7713b1edbc 224 */
AnnaBridge 171:3a7713b1edbc 225
AnnaBridge 171:3a7713b1edbc 226 /** @defgroup HAL_CRC_Aliased_Defines HAL CRC Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 227 * @{
AnnaBridge 171:3a7713b1edbc 228 */
AnnaBridge 171:3a7713b1edbc 229
AnnaBridge 171:3a7713b1edbc 230 #define CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE
AnnaBridge 171:3a7713b1edbc 231 #define CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE
AnnaBridge 171:3a7713b1edbc 232
AnnaBridge 171:3a7713b1edbc 233 /**
AnnaBridge 171:3a7713b1edbc 234 * @}
AnnaBridge 171:3a7713b1edbc 235 */
AnnaBridge 171:3a7713b1edbc 236
AnnaBridge 171:3a7713b1edbc 237 /** @defgroup HAL_DAC_Aliased_Defines HAL DAC Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 238 * @{
AnnaBridge 171:3a7713b1edbc 239 */
AnnaBridge 171:3a7713b1edbc 240
AnnaBridge 171:3a7713b1edbc 241 #define DAC1_CHANNEL_1 DAC_CHANNEL_1
AnnaBridge 171:3a7713b1edbc 242 #define DAC1_CHANNEL_2 DAC_CHANNEL_2
AnnaBridge 171:3a7713b1edbc 243 #define DAC2_CHANNEL_1 DAC_CHANNEL_1
AnnaBridge 171:3a7713b1edbc 244 #define DAC_WAVE_NONE 0x00000000U
AnnaBridge 171:3a7713b1edbc 245 #define DAC_WAVE_NOISE DAC_CR_WAVE1_0
AnnaBridge 171:3a7713b1edbc 246 #define DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1
AnnaBridge 171:3a7713b1edbc 247 #define DAC_WAVEGENERATION_NONE DAC_WAVE_NONE
AnnaBridge 171:3a7713b1edbc 248 #define DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE
AnnaBridge 171:3a7713b1edbc 249 #define DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE
AnnaBridge 171:3a7713b1edbc 250
AnnaBridge 171:3a7713b1edbc 251 /**
AnnaBridge 171:3a7713b1edbc 252 * @}
AnnaBridge 171:3a7713b1edbc 253 */
AnnaBridge 171:3a7713b1edbc 254
AnnaBridge 171:3a7713b1edbc 255 /** @defgroup HAL_DMA_Aliased_Defines HAL DMA Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 256 * @{
AnnaBridge 171:3a7713b1edbc 257 */
AnnaBridge 171:3a7713b1edbc 258 #define HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2
AnnaBridge 171:3a7713b1edbc 259 #define HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4
AnnaBridge 171:3a7713b1edbc 260 #define HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5
AnnaBridge 171:3a7713b1edbc 261 #define HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4
AnnaBridge 171:3a7713b1edbc 262 #define HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2
AnnaBridge 171:3a7713b1edbc 263 #define HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32
AnnaBridge 171:3a7713b1edbc 264 #define HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6
AnnaBridge 171:3a7713b1edbc 265 #define HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7
AnnaBridge 171:3a7713b1edbc 266 #define HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67
AnnaBridge 171:3a7713b1edbc 267 #define HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67
AnnaBridge 171:3a7713b1edbc 268 #define HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32
AnnaBridge 171:3a7713b1edbc 269 #define HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76
AnnaBridge 171:3a7713b1edbc 270 #define HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6
AnnaBridge 171:3a7713b1edbc 271 #define HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7
AnnaBridge 171:3a7713b1edbc 272 #define HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6
AnnaBridge 171:3a7713b1edbc 273
AnnaBridge 171:3a7713b1edbc 274 #define IS_HAL_REMAPDMA IS_DMA_REMAP
AnnaBridge 171:3a7713b1edbc 275 #define __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE
AnnaBridge 171:3a7713b1edbc 276 #define __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE
AnnaBridge 171:3a7713b1edbc 277
AnnaBridge 171:3a7713b1edbc 278
AnnaBridge 171:3a7713b1edbc 279
AnnaBridge 171:3a7713b1edbc 280 /**
AnnaBridge 171:3a7713b1edbc 281 * @}
AnnaBridge 171:3a7713b1edbc 282 */
AnnaBridge 171:3a7713b1edbc 283
AnnaBridge 171:3a7713b1edbc 284 /** @defgroup HAL_FLASH_Aliased_Defines HAL FLASH Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 285 * @{
AnnaBridge 171:3a7713b1edbc 286 */
AnnaBridge 171:3a7713b1edbc 287
AnnaBridge 171:3a7713b1edbc 288 #define TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE
AnnaBridge 171:3a7713b1edbc 289 #define TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD
AnnaBridge 171:3a7713b1edbc 290 #define TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD
AnnaBridge 171:3a7713b1edbc 291 #define TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD
AnnaBridge 171:3a7713b1edbc 292 #define TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS
AnnaBridge 171:3a7713b1edbc 293 #define TYPEERASE_PAGES FLASH_TYPEERASE_PAGES
AnnaBridge 171:3a7713b1edbc 294 #define TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES
AnnaBridge 171:3a7713b1edbc 295 #define TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE
AnnaBridge 171:3a7713b1edbc 296 #define WRPSTATE_DISABLE OB_WRPSTATE_DISABLE
AnnaBridge 171:3a7713b1edbc 297 #define WRPSTATE_ENABLE OB_WRPSTATE_ENABLE
AnnaBridge 171:3a7713b1edbc 298 #define HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE
AnnaBridge 171:3a7713b1edbc 299 #define OBEX_PCROP OPTIONBYTE_PCROP
AnnaBridge 171:3a7713b1edbc 300 #define OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG
AnnaBridge 171:3a7713b1edbc 301 #define PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE
AnnaBridge 171:3a7713b1edbc 302 #define PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE
AnnaBridge 171:3a7713b1edbc 303 #define TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE
AnnaBridge 171:3a7713b1edbc 304 #define TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD
AnnaBridge 171:3a7713b1edbc 305 #define TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD
AnnaBridge 171:3a7713b1edbc 306 #define TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE
AnnaBridge 171:3a7713b1edbc 307 #define TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD
AnnaBridge 171:3a7713b1edbc 308 #define TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORD
AnnaBridge 171:3a7713b1edbc 309 #define TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE
AnnaBridge 171:3a7713b1edbc 310 #define TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORD
AnnaBridge 171:3a7713b1edbc 311 #define TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD
AnnaBridge 171:3a7713b1edbc 312 #define PAGESIZE FLASH_PAGE_SIZE
AnnaBridge 171:3a7713b1edbc 313 #define TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE
AnnaBridge 171:3a7713b1edbc 314 #define TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD
AnnaBridge 171:3a7713b1edbc 315 #define TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORD
AnnaBridge 171:3a7713b1edbc 316 #define VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1
AnnaBridge 171:3a7713b1edbc 317 #define VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2
AnnaBridge 171:3a7713b1edbc 318 #define VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3
AnnaBridge 171:3a7713b1edbc 319 #define VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4
AnnaBridge 171:3a7713b1edbc 320 #define TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST
AnnaBridge 171:3a7713b1edbc 321 #define TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST
AnnaBridge 171:3a7713b1edbc 322 #define WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA
AnnaBridge 171:3a7713b1edbc 323 #define WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB
AnnaBridge 171:3a7713b1edbc 324 #define WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA
AnnaBridge 171:3a7713b1edbc 325 #define WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB
AnnaBridge 171:3a7713b1edbc 326 #define IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE
AnnaBridge 171:3a7713b1edbc 327 #define IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUN
AnnaBridge 171:3a7713b1edbc 328 #define IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE
AnnaBridge 171:3a7713b1edbc 329 #define IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN
AnnaBridge 171:3a7713b1edbc 330 #define FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE
AnnaBridge 171:3a7713b1edbc 331 #define FLASH_ERROR_RD HAL_FLASH_ERROR_RD
AnnaBridge 171:3a7713b1edbc 332 #define FLASH_ERROR_PG HAL_FLASH_ERROR_PROG
AnnaBridge 171:3a7713b1edbc 333 #define FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS
AnnaBridge 171:3a7713b1edbc 334 #define FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP
AnnaBridge 171:3a7713b1edbc 335 #define FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV
AnnaBridge 171:3a7713b1edbc 336 #define FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR
AnnaBridge 171:3a7713b1edbc 337 #define FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG
AnnaBridge 171:3a7713b1edbc 338 #define FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION
AnnaBridge 171:3a7713b1edbc 339 #define FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA
AnnaBridge 171:3a7713b1edbc 340 #define FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE
AnnaBridge 171:3a7713b1edbc 341 #define FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE
AnnaBridge 171:3a7713b1edbc 342 #define FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS
AnnaBridge 171:3a7713b1edbc 343 #define FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS
AnnaBridge 171:3a7713b1edbc 344 #define FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST
AnnaBridge 171:3a7713b1edbc 345 #define FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR
AnnaBridge 171:3a7713b1edbc 346 #define FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO
AnnaBridge 171:3a7713b1edbc 347 #define FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION
AnnaBridge 171:3a7713b1edbc 348 #define FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS
AnnaBridge 171:3a7713b1edbc 349 #define OB_WDG_SW OB_IWDG_SW
AnnaBridge 171:3a7713b1edbc 350 #define OB_WDG_HW OB_IWDG_HW
AnnaBridge 171:3a7713b1edbc 351 #define OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SET
AnnaBridge 171:3a7713b1edbc 352 #define OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET
AnnaBridge 171:3a7713b1edbc 353 #define OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SET
AnnaBridge 171:3a7713b1edbc 354 #define OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET
AnnaBridge 171:3a7713b1edbc 355 #define IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR
AnnaBridge 171:3a7713b1edbc 356 #define OB_RDP_LEVEL0 OB_RDP_LEVEL_0
AnnaBridge 171:3a7713b1edbc 357 #define OB_RDP_LEVEL1 OB_RDP_LEVEL_1
AnnaBridge 171:3a7713b1edbc 358 #define OB_RDP_LEVEL2 OB_RDP_LEVEL_2
AnnaBridge 171:3a7713b1edbc 359
AnnaBridge 171:3a7713b1edbc 360 /**
AnnaBridge 171:3a7713b1edbc 361 * @}
AnnaBridge 171:3a7713b1edbc 362 */
AnnaBridge 171:3a7713b1edbc 363
AnnaBridge 171:3a7713b1edbc 364 /** @defgroup HAL_SYSCFG_Aliased_Defines HAL SYSCFG Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 365 * @{
AnnaBridge 171:3a7713b1edbc 366 */
AnnaBridge 171:3a7713b1edbc 367
AnnaBridge 171:3a7713b1edbc 368 #define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9
AnnaBridge 171:3a7713b1edbc 369 #define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10
AnnaBridge 171:3a7713b1edbc 370 #define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6
AnnaBridge 171:3a7713b1edbc 371 #define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7
AnnaBridge 171:3a7713b1edbc 372 #define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8
AnnaBridge 171:3a7713b1edbc 373 #define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9
AnnaBridge 171:3a7713b1edbc 374 #define HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1
AnnaBridge 171:3a7713b1edbc 375 #define HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2
AnnaBridge 171:3a7713b1edbc 376 #define HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3
AnnaBridge 171:3a7713b1edbc 377 /**
AnnaBridge 171:3a7713b1edbc 378 * @}
AnnaBridge 171:3a7713b1edbc 379 */
AnnaBridge 171:3a7713b1edbc 380
AnnaBridge 171:3a7713b1edbc 381
AnnaBridge 171:3a7713b1edbc 382 /** @defgroup LL_FMC_Aliased_Defines LL FMC Aliased Defines maintained for compatibility purpose
AnnaBridge 171:3a7713b1edbc 383 * @{
AnnaBridge 171:3a7713b1edbc 384 */
AnnaBridge 171:3a7713b1edbc 385 #if defined(STM32L4) || defined(STM32F7) || defined(STM32H7)
AnnaBridge 171:3a7713b1edbc 386 #define FMC_NAND_PCC_WAIT_FEATURE_DISABLE FMC_NAND_WAIT_FEATURE_DISABLE
AnnaBridge 171:3a7713b1edbc 387 #define FMC_NAND_PCC_WAIT_FEATURE_ENABLE FMC_NAND_WAIT_FEATURE_ENABLE
AnnaBridge 171:3a7713b1edbc 388 #define FMC_NAND_PCC_MEM_BUS_WIDTH_8 FMC_NAND_MEM_BUS_WIDTH_8
AnnaBridge 171:3a7713b1edbc 389 #define FMC_NAND_PCC_MEM_BUS_WIDTH_16 FMC_NAND_MEM_BUS_WIDTH_16
AnnaBridge 171:3a7713b1edbc 390 #else
AnnaBridge 171:3a7713b1edbc 391 #define FMC_NAND_WAIT_FEATURE_DISABLE FMC_NAND_PCC_WAIT_FEATURE_DISABLE
AnnaBridge 171:3a7713b1edbc 392 #define FMC_NAND_WAIT_FEATURE_ENABLE FMC_NAND_PCC_WAIT_FEATURE_ENABLE
AnnaBridge 171:3a7713b1edbc 393 #define FMC_NAND_MEM_BUS_WIDTH_8 FMC_NAND_PCC_MEM_BUS_WIDTH_8
AnnaBridge 171:3a7713b1edbc 394 #define FMC_NAND_MEM_BUS_WIDTH_16 FMC_NAND_PCC_MEM_BUS_WIDTH_16
AnnaBridge 171:3a7713b1edbc 395 #endif
AnnaBridge 171:3a7713b1edbc 396 /**
AnnaBridge 171:3a7713b1edbc 397 * @}
AnnaBridge 171:3a7713b1edbc 398 */
AnnaBridge 171:3a7713b1edbc 399
AnnaBridge 171:3a7713b1edbc 400 /** @defgroup LL_FSMC_Aliased_Defines LL FSMC Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 401 * @{
AnnaBridge 171:3a7713b1edbc 402 */
AnnaBridge 171:3a7713b1edbc 403
AnnaBridge 171:3a7713b1edbc 404 #define FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef
AnnaBridge 171:3a7713b1edbc 405 #define FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef
AnnaBridge 171:3a7713b1edbc 406 /**
AnnaBridge 171:3a7713b1edbc 407 * @}
AnnaBridge 171:3a7713b1edbc 408 */
AnnaBridge 171:3a7713b1edbc 409
AnnaBridge 171:3a7713b1edbc 410 /** @defgroup HAL_GPIO_Aliased_Macros HAL GPIO Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 411 * @{
AnnaBridge 171:3a7713b1edbc 412 */
AnnaBridge 171:3a7713b1edbc 413 #define GET_GPIO_SOURCE GPIO_GET_INDEX
AnnaBridge 171:3a7713b1edbc 414 #define GET_GPIO_INDEX GPIO_GET_INDEX
AnnaBridge 171:3a7713b1edbc 415
AnnaBridge 171:3a7713b1edbc 416 #if defined(STM32F4)
AnnaBridge 171:3a7713b1edbc 417 #define GPIO_AF12_SDMMC GPIO_AF12_SDIO
AnnaBridge 171:3a7713b1edbc 418 #define GPIO_AF12_SDMMC1 GPIO_AF12_SDIO
AnnaBridge 171:3a7713b1edbc 419 #endif
AnnaBridge 171:3a7713b1edbc 420
AnnaBridge 171:3a7713b1edbc 421 #if defined(STM32F7)
AnnaBridge 171:3a7713b1edbc 422 #define GPIO_AF12_SDIO GPIO_AF12_SDMMC1
AnnaBridge 171:3a7713b1edbc 423 #define GPIO_AF12_SDMMC GPIO_AF12_SDMMC1
AnnaBridge 171:3a7713b1edbc 424 #endif
AnnaBridge 171:3a7713b1edbc 425
AnnaBridge 171:3a7713b1edbc 426 #if defined(STM32L4)
AnnaBridge 171:3a7713b1edbc 427 #define GPIO_AF12_SDIO GPIO_AF12_SDMMC1
AnnaBridge 171:3a7713b1edbc 428 #define GPIO_AF12_SDMMC GPIO_AF12_SDMMC1
AnnaBridge 171:3a7713b1edbc 429 #endif
AnnaBridge 171:3a7713b1edbc 430
AnnaBridge 171:3a7713b1edbc 431 #define GPIO_AF0_LPTIM GPIO_AF0_LPTIM1
AnnaBridge 171:3a7713b1edbc 432 #define GPIO_AF1_LPTIM GPIO_AF1_LPTIM1
AnnaBridge 171:3a7713b1edbc 433 #define GPIO_AF2_LPTIM GPIO_AF2_LPTIM1
AnnaBridge 171:3a7713b1edbc 434
AnnaBridge 171:3a7713b1edbc 435 #if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7)
AnnaBridge 171:3a7713b1edbc 436 #define GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW
AnnaBridge 171:3a7713b1edbc 437 #define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM
AnnaBridge 171:3a7713b1edbc 438 #define GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH
AnnaBridge 171:3a7713b1edbc 439 #define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH
AnnaBridge 171:3a7713b1edbc 440 #endif /* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 */
AnnaBridge 171:3a7713b1edbc 441
AnnaBridge 171:3a7713b1edbc 442 #if defined(STM32L1)
AnnaBridge 171:3a7713b1edbc 443 #define GPIO_SPEED_VERY_LOW GPIO_SPEED_FREQ_LOW
AnnaBridge 171:3a7713b1edbc 444 #define GPIO_SPEED_LOW GPIO_SPEED_FREQ_MEDIUM
AnnaBridge 171:3a7713b1edbc 445 #define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_HIGH
AnnaBridge 171:3a7713b1edbc 446 #define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH
AnnaBridge 171:3a7713b1edbc 447 #endif /* STM32L1 */
AnnaBridge 171:3a7713b1edbc 448
AnnaBridge 171:3a7713b1edbc 449 #if defined(STM32F0) || defined(STM32F3) || defined(STM32F1)
AnnaBridge 171:3a7713b1edbc 450 #define GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW
AnnaBridge 171:3a7713b1edbc 451 #define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM
AnnaBridge 171:3a7713b1edbc 452 #define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_HIGH
AnnaBridge 171:3a7713b1edbc 453 #endif /* STM32F0 || STM32F3 || STM32F1 */
AnnaBridge 171:3a7713b1edbc 454
AnnaBridge 171:3a7713b1edbc 455 #define GPIO_AF6_DFSDM GPIO_AF6_DFSDM1
AnnaBridge 171:3a7713b1edbc 456 /**
AnnaBridge 171:3a7713b1edbc 457 * @}
AnnaBridge 171:3a7713b1edbc 458 */
AnnaBridge 171:3a7713b1edbc 459
AnnaBridge 171:3a7713b1edbc 460 /** @defgroup HAL_JPEG_Aliased_Macros HAL JPEG Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 461 * @{
AnnaBridge 171:3a7713b1edbc 462 */
AnnaBridge 171:3a7713b1edbc 463
AnnaBridge 171:3a7713b1edbc 464 #if defined(STM32H7)
AnnaBridge 171:3a7713b1edbc 465 #define __HAL_RCC_JPEG_CLK_ENABLE __HAL_RCC_JPGDECEN_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 466 #define __HAL_RCC_JPEG_CLK_DISABLE __HAL_RCC_JPGDECEN_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 467 #define __HAL_RCC_JPEG_FORCE_RESET __HAL_RCC_JPGDECRST_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 468 #define __HAL_RCC_JPEG_RELEASE_RESET __HAL_RCC_JPGDECRST_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 469 #define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 470 #define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 471 #endif /* STM32H7 */
AnnaBridge 171:3a7713b1edbc 472
AnnaBridge 171:3a7713b1edbc 473
AnnaBridge 171:3a7713b1edbc 474 /**
AnnaBridge 171:3a7713b1edbc 475 * @}
AnnaBridge 171:3a7713b1edbc 476 */
AnnaBridge 171:3a7713b1edbc 477
AnnaBridge 171:3a7713b1edbc 478
AnnaBridge 171:3a7713b1edbc 479 /** @defgroup HAL_HRTIM_Aliased_Macros HAL HRTIM Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 480 * @{
AnnaBridge 171:3a7713b1edbc 481 */
AnnaBridge 171:3a7713b1edbc 482 #define HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED
AnnaBridge 171:3a7713b1edbc 483 #define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6
AnnaBridge 171:3a7713b1edbc 484 #define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6
AnnaBridge 171:3a7713b1edbc 485 #define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6
AnnaBridge 171:3a7713b1edbc 486 #define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6
AnnaBridge 171:3a7713b1edbc 487 #define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7
AnnaBridge 171:3a7713b1edbc 488 #define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7
AnnaBridge 171:3a7713b1edbc 489 #define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7
AnnaBridge 171:3a7713b1edbc 490 #define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7
AnnaBridge 171:3a7713b1edbc 491
AnnaBridge 171:3a7713b1edbc 492 #define __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER
AnnaBridge 171:3a7713b1edbc 493 #define __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER
AnnaBridge 171:3a7713b1edbc 494 #define __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD
AnnaBridge 171:3a7713b1edbc 495 #define __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD
AnnaBridge 171:3a7713b1edbc 496 #define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER
AnnaBridge 171:3a7713b1edbc 497 #define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER
AnnaBridge 171:3a7713b1edbc 498 #define __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE
AnnaBridge 171:3a7713b1edbc 499 #define __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE
AnnaBridge 171:3a7713b1edbc 500 /**
AnnaBridge 171:3a7713b1edbc 501 * @}
AnnaBridge 171:3a7713b1edbc 502 */
AnnaBridge 171:3a7713b1edbc 503
AnnaBridge 171:3a7713b1edbc 504 /** @defgroup HAL_I2C_Aliased_Defines HAL I2C Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 505 * @{
AnnaBridge 171:3a7713b1edbc 506 */
AnnaBridge 171:3a7713b1edbc 507 #define I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLE
AnnaBridge 171:3a7713b1edbc 508 #define I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLE
AnnaBridge 171:3a7713b1edbc 509 #define I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLE
AnnaBridge 171:3a7713b1edbc 510 #define I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE
AnnaBridge 171:3a7713b1edbc 511 #define I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE
AnnaBridge 171:3a7713b1edbc 512 #define I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE
AnnaBridge 171:3a7713b1edbc 513 #define I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE
AnnaBridge 171:3a7713b1edbc 514 #define I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE
AnnaBridge 171:3a7713b1edbc 515 #if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1) || defined(STM32F7)
AnnaBridge 171:3a7713b1edbc 516 #define HAL_I2C_STATE_MEM_BUSY_TX HAL_I2C_STATE_BUSY_TX
AnnaBridge 171:3a7713b1edbc 517 #define HAL_I2C_STATE_MEM_BUSY_RX HAL_I2C_STATE_BUSY_RX
AnnaBridge 171:3a7713b1edbc 518 #define HAL_I2C_STATE_MASTER_BUSY_TX HAL_I2C_STATE_BUSY_TX
AnnaBridge 171:3a7713b1edbc 519 #define HAL_I2C_STATE_MASTER_BUSY_RX HAL_I2C_STATE_BUSY_RX
AnnaBridge 171:3a7713b1edbc 520 #define HAL_I2C_STATE_SLAVE_BUSY_TX HAL_I2C_STATE_BUSY_TX
AnnaBridge 171:3a7713b1edbc 521 #define HAL_I2C_STATE_SLAVE_BUSY_RX HAL_I2C_STATE_BUSY_RX
AnnaBridge 171:3a7713b1edbc 522 #endif
AnnaBridge 171:3a7713b1edbc 523 /**
AnnaBridge 171:3a7713b1edbc 524 * @}
AnnaBridge 171:3a7713b1edbc 525 */
AnnaBridge 171:3a7713b1edbc 526
AnnaBridge 171:3a7713b1edbc 527 /** @defgroup HAL_IRDA_Aliased_Defines HAL IRDA Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 528 * @{
AnnaBridge 171:3a7713b1edbc 529 */
AnnaBridge 171:3a7713b1edbc 530 #define IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLE
AnnaBridge 171:3a7713b1edbc 531 #define IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE
AnnaBridge 171:3a7713b1edbc 532
AnnaBridge 171:3a7713b1edbc 533 /**
AnnaBridge 171:3a7713b1edbc 534 * @}
AnnaBridge 171:3a7713b1edbc 535 */
AnnaBridge 171:3a7713b1edbc 536
AnnaBridge 171:3a7713b1edbc 537 /** @defgroup HAL_IWDG_Aliased_Defines HAL IWDG Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 538 * @{
AnnaBridge 171:3a7713b1edbc 539 */
AnnaBridge 171:3a7713b1edbc 540 #define KR_KEY_RELOAD IWDG_KEY_RELOAD
AnnaBridge 171:3a7713b1edbc 541 #define KR_KEY_ENABLE IWDG_KEY_ENABLE
AnnaBridge 171:3a7713b1edbc 542 #define KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE
AnnaBridge 171:3a7713b1edbc 543 #define KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE
AnnaBridge 171:3a7713b1edbc 544 /**
AnnaBridge 171:3a7713b1edbc 545 * @}
AnnaBridge 171:3a7713b1edbc 546 */
AnnaBridge 171:3a7713b1edbc 547
AnnaBridge 171:3a7713b1edbc 548 /** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 549 * @{
AnnaBridge 171:3a7713b1edbc 550 */
AnnaBridge 171:3a7713b1edbc 551
AnnaBridge 171:3a7713b1edbc 552 #define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION
AnnaBridge 171:3a7713b1edbc 553 #define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS
AnnaBridge 171:3a7713b1edbc 554 #define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS
AnnaBridge 171:3a7713b1edbc 555 #define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS
AnnaBridge 171:3a7713b1edbc 556
AnnaBridge 171:3a7713b1edbc 557 #define LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING
AnnaBridge 171:3a7713b1edbc 558 #define LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING
AnnaBridge 171:3a7713b1edbc 559 #define LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING
AnnaBridge 171:3a7713b1edbc 560
AnnaBridge 171:3a7713b1edbc 561 #define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION
AnnaBridge 171:3a7713b1edbc 562 #define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS
AnnaBridge 171:3a7713b1edbc 563 #define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONS
AnnaBridge 171:3a7713b1edbc 564 #define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS
AnnaBridge 171:3a7713b1edbc 565
AnnaBridge 171:3a7713b1edbc 566 /* The following 3 definition have also been present in a temporary version of lptim.h */
AnnaBridge 171:3a7713b1edbc 567 /* They need to be renamed also to the right name, just in case */
AnnaBridge 171:3a7713b1edbc 568 #define LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS
AnnaBridge 171:3a7713b1edbc 569 #define LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS
AnnaBridge 171:3a7713b1edbc 570 #define LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS
AnnaBridge 171:3a7713b1edbc 571
AnnaBridge 171:3a7713b1edbc 572 /**
AnnaBridge 171:3a7713b1edbc 573 * @}
AnnaBridge 171:3a7713b1edbc 574 */
AnnaBridge 171:3a7713b1edbc 575
AnnaBridge 171:3a7713b1edbc 576 /** @defgroup HAL_NAND_Aliased_Defines HAL NAND Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 577 * @{
AnnaBridge 171:3a7713b1edbc 578 */
AnnaBridge 171:3a7713b1edbc 579 #define HAL_NAND_Read_Page HAL_NAND_Read_Page_8b
AnnaBridge 171:3a7713b1edbc 580 #define HAL_NAND_Write_Page HAL_NAND_Write_Page_8b
AnnaBridge 171:3a7713b1edbc 581 #define HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8b
AnnaBridge 171:3a7713b1edbc 582 #define HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b
AnnaBridge 171:3a7713b1edbc 583
AnnaBridge 171:3a7713b1edbc 584 #define NAND_AddressTypedef NAND_AddressTypeDef
AnnaBridge 171:3a7713b1edbc 585
AnnaBridge 171:3a7713b1edbc 586 #define __ARRAY_ADDRESS ARRAY_ADDRESS
AnnaBridge 171:3a7713b1edbc 587 #define __ADDR_1st_CYCLE ADDR_1ST_CYCLE
AnnaBridge 171:3a7713b1edbc 588 #define __ADDR_2nd_CYCLE ADDR_2ND_CYCLE
AnnaBridge 171:3a7713b1edbc 589 #define __ADDR_3rd_CYCLE ADDR_3RD_CYCLE
AnnaBridge 171:3a7713b1edbc 590 #define __ADDR_4th_CYCLE ADDR_4TH_CYCLE
AnnaBridge 171:3a7713b1edbc 591 /**
AnnaBridge 171:3a7713b1edbc 592 * @}
AnnaBridge 171:3a7713b1edbc 593 */
AnnaBridge 171:3a7713b1edbc 594
AnnaBridge 171:3a7713b1edbc 595 /** @defgroup HAL_NOR_Aliased_Defines HAL NOR Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 596 * @{
AnnaBridge 171:3a7713b1edbc 597 */
AnnaBridge 171:3a7713b1edbc 598 #define NOR_StatusTypedef HAL_NOR_StatusTypeDef
AnnaBridge 171:3a7713b1edbc 599 #define NOR_SUCCESS HAL_NOR_STATUS_SUCCESS
AnnaBridge 171:3a7713b1edbc 600 #define NOR_ONGOING HAL_NOR_STATUS_ONGOING
AnnaBridge 171:3a7713b1edbc 601 #define NOR_ERROR HAL_NOR_STATUS_ERROR
AnnaBridge 171:3a7713b1edbc 602 #define NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT
AnnaBridge 171:3a7713b1edbc 603
AnnaBridge 171:3a7713b1edbc 604 #define __NOR_WRITE NOR_WRITE
AnnaBridge 171:3a7713b1edbc 605 #define __NOR_ADDR_SHIFT NOR_ADDR_SHIFT
AnnaBridge 171:3a7713b1edbc 606 /**
AnnaBridge 171:3a7713b1edbc 607 * @}
AnnaBridge 171:3a7713b1edbc 608 */
AnnaBridge 171:3a7713b1edbc 609
AnnaBridge 171:3a7713b1edbc 610 /** @defgroup HAL_OPAMP_Aliased_Defines HAL OPAMP Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 611 * @{
AnnaBridge 171:3a7713b1edbc 612 */
AnnaBridge 171:3a7713b1edbc 613
AnnaBridge 171:3a7713b1edbc 614 #define OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0
AnnaBridge 171:3a7713b1edbc 615 #define OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1
AnnaBridge 171:3a7713b1edbc 616 #define OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2
AnnaBridge 171:3a7713b1edbc 617 #define OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3
AnnaBridge 171:3a7713b1edbc 618
AnnaBridge 171:3a7713b1edbc 619 #define OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0
AnnaBridge 171:3a7713b1edbc 620 #define OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1
AnnaBridge 171:3a7713b1edbc 621 #define OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2
AnnaBridge 171:3a7713b1edbc 622 #define OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3
AnnaBridge 171:3a7713b1edbc 623
AnnaBridge 171:3a7713b1edbc 624 #define OPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0
AnnaBridge 171:3a7713b1edbc 625 #define OPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1
AnnaBridge 171:3a7713b1edbc 626
AnnaBridge 171:3a7713b1edbc 627 #define IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0
AnnaBridge 171:3a7713b1edbc 628 #define IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1
AnnaBridge 171:3a7713b1edbc 629
AnnaBridge 171:3a7713b1edbc 630 #define OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0
AnnaBridge 171:3a7713b1edbc 631 #define OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1
AnnaBridge 171:3a7713b1edbc 632
AnnaBridge 171:3a7713b1edbc 633 #define OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1
AnnaBridge 171:3a7713b1edbc 634
AnnaBridge 171:3a7713b1edbc 635 #define OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO
AnnaBridge 171:3a7713b1edbc 636 #define OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0
AnnaBridge 171:3a7713b1edbc 637 #define OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1
AnnaBridge 171:3a7713b1edbc 638
AnnaBridge 171:3a7713b1edbc 639 /**
AnnaBridge 171:3a7713b1edbc 640 * @}
AnnaBridge 171:3a7713b1edbc 641 */
AnnaBridge 171:3a7713b1edbc 642
AnnaBridge 171:3a7713b1edbc 643 /** @defgroup HAL_I2S_Aliased_Defines HAL I2S Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 644 * @{
AnnaBridge 171:3a7713b1edbc 645 */
AnnaBridge 171:3a7713b1edbc 646 #define I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS
AnnaBridge 171:3a7713b1edbc 647 #if defined(STM32F7)
AnnaBridge 171:3a7713b1edbc 648 #define I2S_CLOCK_SYSCLK I2S_CLOCK_PLL
AnnaBridge 171:3a7713b1edbc 649 #endif
AnnaBridge 171:3a7713b1edbc 650 /**
AnnaBridge 171:3a7713b1edbc 651 * @}
AnnaBridge 171:3a7713b1edbc 652 */
AnnaBridge 171:3a7713b1edbc 653
AnnaBridge 171:3a7713b1edbc 654 /** @defgroup HAL_PCCARD_Aliased_Defines HAL PCCARD Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 655 * @{
AnnaBridge 171:3a7713b1edbc 656 */
AnnaBridge 171:3a7713b1edbc 657
AnnaBridge 171:3a7713b1edbc 658 /* Compact Flash-ATA registers description */
AnnaBridge 171:3a7713b1edbc 659 #define CF_DATA ATA_DATA
AnnaBridge 171:3a7713b1edbc 660 #define CF_SECTOR_COUNT ATA_SECTOR_COUNT
AnnaBridge 171:3a7713b1edbc 661 #define CF_SECTOR_NUMBER ATA_SECTOR_NUMBER
AnnaBridge 171:3a7713b1edbc 662 #define CF_CYLINDER_LOW ATA_CYLINDER_LOW
AnnaBridge 171:3a7713b1edbc 663 #define CF_CYLINDER_HIGH ATA_CYLINDER_HIGH
AnnaBridge 171:3a7713b1edbc 664 #define CF_CARD_HEAD ATA_CARD_HEAD
AnnaBridge 171:3a7713b1edbc 665 #define CF_STATUS_CMD ATA_STATUS_CMD
AnnaBridge 171:3a7713b1edbc 666 #define CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE
AnnaBridge 171:3a7713b1edbc 667 #define CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA
AnnaBridge 171:3a7713b1edbc 668
AnnaBridge 171:3a7713b1edbc 669 /* Compact Flash-ATA commands */
AnnaBridge 171:3a7713b1edbc 670 #define CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD
AnnaBridge 171:3a7713b1edbc 671 #define CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD
AnnaBridge 171:3a7713b1edbc 672 #define CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD
AnnaBridge 171:3a7713b1edbc 673 #define CF_IDENTIFY_CMD ATA_IDENTIFY_CMD
AnnaBridge 171:3a7713b1edbc 674
AnnaBridge 171:3a7713b1edbc 675 #define PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef
AnnaBridge 171:3a7713b1edbc 676 #define PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESS
AnnaBridge 171:3a7713b1edbc 677 #define PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING
AnnaBridge 171:3a7713b1edbc 678 #define PCCARD_ERROR HAL_PCCARD_STATUS_ERROR
AnnaBridge 171:3a7713b1edbc 679 #define PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT
AnnaBridge 171:3a7713b1edbc 680 /**
AnnaBridge 171:3a7713b1edbc 681 * @}
AnnaBridge 171:3a7713b1edbc 682 */
AnnaBridge 171:3a7713b1edbc 683
AnnaBridge 171:3a7713b1edbc 684 /** @defgroup HAL_RTC_Aliased_Defines HAL RTC Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 685 * @{
AnnaBridge 171:3a7713b1edbc 686 */
AnnaBridge 171:3a7713b1edbc 687
AnnaBridge 171:3a7713b1edbc 688 #define FORMAT_BIN RTC_FORMAT_BIN
AnnaBridge 171:3a7713b1edbc 689 #define FORMAT_BCD RTC_FORMAT_BCD
AnnaBridge 171:3a7713b1edbc 690
AnnaBridge 171:3a7713b1edbc 691 #define RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE
AnnaBridge 171:3a7713b1edbc 692 #define RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE
AnnaBridge 171:3a7713b1edbc 693 #define RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE
AnnaBridge 171:3a7713b1edbc 694 #define RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE
AnnaBridge 171:3a7713b1edbc 695 #define RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE
AnnaBridge 171:3a7713b1edbc 696
AnnaBridge 171:3a7713b1edbc 697 #define RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE
AnnaBridge 171:3a7713b1edbc 698 #define RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE
AnnaBridge 171:3a7713b1edbc 699 #define RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE
AnnaBridge 171:3a7713b1edbc 700 #define RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE
AnnaBridge 171:3a7713b1edbc 701 #define RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE
AnnaBridge 171:3a7713b1edbc 702 #define RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE
AnnaBridge 171:3a7713b1edbc 703 #define RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT
AnnaBridge 171:3a7713b1edbc 704 #define RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT
AnnaBridge 171:3a7713b1edbc 705
AnnaBridge 171:3a7713b1edbc 706 #define RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT
AnnaBridge 171:3a7713b1edbc 707 #define RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1
AnnaBridge 171:3a7713b1edbc 708 #define RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1
AnnaBridge 171:3a7713b1edbc 709 #define RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2
AnnaBridge 171:3a7713b1edbc 710
AnnaBridge 171:3a7713b1edbc 711 #define RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONE
AnnaBridge 171:3a7713b1edbc 712 #define RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1
AnnaBridge 171:3a7713b1edbc 713 #define RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1
AnnaBridge 171:3a7713b1edbc 714
AnnaBridge 171:3a7713b1edbc 715 #define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT
AnnaBridge 171:3a7713b1edbc 716 #define RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1
AnnaBridge 171:3a7713b1edbc 717 #define RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1
AnnaBridge 171:3a7713b1edbc 718
AnnaBridge 171:3a7713b1edbc 719 /**
AnnaBridge 171:3a7713b1edbc 720 * @}
AnnaBridge 171:3a7713b1edbc 721 */
AnnaBridge 171:3a7713b1edbc 722
AnnaBridge 171:3a7713b1edbc 723
AnnaBridge 171:3a7713b1edbc 724 /** @defgroup HAL_SMARTCARD_Aliased_Defines HAL SMARTCARD Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 725 * @{
AnnaBridge 171:3a7713b1edbc 726 */
AnnaBridge 171:3a7713b1edbc 727 #define SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE
AnnaBridge 171:3a7713b1edbc 728 #define SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE
AnnaBridge 171:3a7713b1edbc 729
AnnaBridge 171:3a7713b1edbc 730 #define SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE
AnnaBridge 171:3a7713b1edbc 731 #define SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE
AnnaBridge 171:3a7713b1edbc 732 #define SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLE
AnnaBridge 171:3a7713b1edbc 733 #define SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE
AnnaBridge 171:3a7713b1edbc 734
AnnaBridge 171:3a7713b1edbc 735 #define SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE
AnnaBridge 171:3a7713b1edbc 736 #define SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE
AnnaBridge 171:3a7713b1edbc 737
AnnaBridge 171:3a7713b1edbc 738 #define SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE
AnnaBridge 171:3a7713b1edbc 739 #define SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE
AnnaBridge 171:3a7713b1edbc 740 /**
AnnaBridge 171:3a7713b1edbc 741 * @}
AnnaBridge 171:3a7713b1edbc 742 */
AnnaBridge 171:3a7713b1edbc 743
AnnaBridge 171:3a7713b1edbc 744
AnnaBridge 171:3a7713b1edbc 745 /** @defgroup HAL_SMBUS_Aliased_Defines HAL SMBUS Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 746 * @{
AnnaBridge 171:3a7713b1edbc 747 */
AnnaBridge 171:3a7713b1edbc 748 #define SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE
AnnaBridge 171:3a7713b1edbc 749 #define SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE
AnnaBridge 171:3a7713b1edbc 750 #define SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE
AnnaBridge 171:3a7713b1edbc 751 #define SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLE
AnnaBridge 171:3a7713b1edbc 752 #define SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE
AnnaBridge 171:3a7713b1edbc 753 #define SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLE
AnnaBridge 171:3a7713b1edbc 754 #define SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLE
AnnaBridge 171:3a7713b1edbc 755 #define SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE
AnnaBridge 171:3a7713b1edbc 756 #define SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE
AnnaBridge 171:3a7713b1edbc 757 #define SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE
AnnaBridge 171:3a7713b1edbc 758 #define HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN
AnnaBridge 171:3a7713b1edbc 759 /**
AnnaBridge 171:3a7713b1edbc 760 * @}
AnnaBridge 171:3a7713b1edbc 761 */
AnnaBridge 171:3a7713b1edbc 762
AnnaBridge 171:3a7713b1edbc 763 /** @defgroup HAL_SPI_Aliased_Defines HAL SPI Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 764 * @{
AnnaBridge 171:3a7713b1edbc 765 */
AnnaBridge 171:3a7713b1edbc 766 #define SPI_TIMODE_DISABLED SPI_TIMODE_DISABLE
AnnaBridge 171:3a7713b1edbc 767 #define SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE
AnnaBridge 171:3a7713b1edbc 768
AnnaBridge 171:3a7713b1edbc 769 #define SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE
AnnaBridge 171:3a7713b1edbc 770 #define SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE
AnnaBridge 171:3a7713b1edbc 771
AnnaBridge 171:3a7713b1edbc 772 #define SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE
AnnaBridge 171:3a7713b1edbc 773 #define SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLE
AnnaBridge 171:3a7713b1edbc 774
AnnaBridge 171:3a7713b1edbc 775 /**
AnnaBridge 171:3a7713b1edbc 776 * @}
AnnaBridge 171:3a7713b1edbc 777 */
AnnaBridge 171:3a7713b1edbc 778
AnnaBridge 171:3a7713b1edbc 779 /** @defgroup HAL_TIM_Aliased_Defines HAL TIM Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 780 * @{
AnnaBridge 171:3a7713b1edbc 781 */
AnnaBridge 171:3a7713b1edbc 782 #define CCER_CCxE_MASK TIM_CCER_CCxE_MASK
AnnaBridge 171:3a7713b1edbc 783 #define CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK
AnnaBridge 171:3a7713b1edbc 784
AnnaBridge 171:3a7713b1edbc 785 #define TIM_DMABase_CR1 TIM_DMABASE_CR1
AnnaBridge 171:3a7713b1edbc 786 #define TIM_DMABase_CR2 TIM_DMABASE_CR2
AnnaBridge 171:3a7713b1edbc 787 #define TIM_DMABase_SMCR TIM_DMABASE_SMCR
AnnaBridge 171:3a7713b1edbc 788 #define TIM_DMABase_DIER TIM_DMABASE_DIER
AnnaBridge 171:3a7713b1edbc 789 #define TIM_DMABase_SR TIM_DMABASE_SR
AnnaBridge 171:3a7713b1edbc 790 #define TIM_DMABase_EGR TIM_DMABASE_EGR
AnnaBridge 171:3a7713b1edbc 791 #define TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1
AnnaBridge 171:3a7713b1edbc 792 #define TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2
AnnaBridge 171:3a7713b1edbc 793 #define TIM_DMABase_CCER TIM_DMABASE_CCER
AnnaBridge 171:3a7713b1edbc 794 #define TIM_DMABase_CNT TIM_DMABASE_CNT
AnnaBridge 171:3a7713b1edbc 795 #define TIM_DMABase_PSC TIM_DMABASE_PSC
AnnaBridge 171:3a7713b1edbc 796 #define TIM_DMABase_ARR TIM_DMABASE_ARR
AnnaBridge 171:3a7713b1edbc 797 #define TIM_DMABase_RCR TIM_DMABASE_RCR
AnnaBridge 171:3a7713b1edbc 798 #define TIM_DMABase_CCR1 TIM_DMABASE_CCR1
AnnaBridge 171:3a7713b1edbc 799 #define TIM_DMABase_CCR2 TIM_DMABASE_CCR2
AnnaBridge 171:3a7713b1edbc 800 #define TIM_DMABase_CCR3 TIM_DMABASE_CCR3
AnnaBridge 171:3a7713b1edbc 801 #define TIM_DMABase_CCR4 TIM_DMABASE_CCR4
AnnaBridge 171:3a7713b1edbc 802 #define TIM_DMABase_BDTR TIM_DMABASE_BDTR
AnnaBridge 171:3a7713b1edbc 803 #define TIM_DMABase_DCR TIM_DMABASE_DCR
AnnaBridge 171:3a7713b1edbc 804 #define TIM_DMABase_DMAR TIM_DMABASE_DMAR
AnnaBridge 171:3a7713b1edbc 805 #define TIM_DMABase_OR1 TIM_DMABASE_OR1
AnnaBridge 171:3a7713b1edbc 806 #define TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3
AnnaBridge 171:3a7713b1edbc 807 #define TIM_DMABase_CCR5 TIM_DMABASE_CCR5
AnnaBridge 171:3a7713b1edbc 808 #define TIM_DMABase_CCR6 TIM_DMABASE_CCR6
AnnaBridge 171:3a7713b1edbc 809 #define TIM_DMABase_OR2 TIM_DMABASE_OR2
AnnaBridge 171:3a7713b1edbc 810 #define TIM_DMABase_OR3 TIM_DMABASE_OR3
AnnaBridge 171:3a7713b1edbc 811 #define TIM_DMABase_OR TIM_DMABASE_OR
AnnaBridge 171:3a7713b1edbc 812
AnnaBridge 171:3a7713b1edbc 813 #define TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE
AnnaBridge 171:3a7713b1edbc 814 #define TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1
AnnaBridge 171:3a7713b1edbc 815 #define TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2
AnnaBridge 171:3a7713b1edbc 816 #define TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3
AnnaBridge 171:3a7713b1edbc 817 #define TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4
AnnaBridge 171:3a7713b1edbc 818 #define TIM_EventSource_COM TIM_EVENTSOURCE_COM
AnnaBridge 171:3a7713b1edbc 819 #define TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGER
AnnaBridge 171:3a7713b1edbc 820 #define TIM_EventSource_Break TIM_EVENTSOURCE_BREAK
AnnaBridge 171:3a7713b1edbc 821 #define TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2
AnnaBridge 171:3a7713b1edbc 822
AnnaBridge 171:3a7713b1edbc 823 #define TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFER
AnnaBridge 171:3a7713b1edbc 824 #define TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS
AnnaBridge 171:3a7713b1edbc 825 #define TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERS
AnnaBridge 171:3a7713b1edbc 826 #define TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERS
AnnaBridge 171:3a7713b1edbc 827 #define TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS
AnnaBridge 171:3a7713b1edbc 828 #define TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS
AnnaBridge 171:3a7713b1edbc 829 #define TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERS
AnnaBridge 171:3a7713b1edbc 830 #define TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS
AnnaBridge 171:3a7713b1edbc 831 #define TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS
AnnaBridge 171:3a7713b1edbc 832 #define TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS
AnnaBridge 171:3a7713b1edbc 833 #define TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS
AnnaBridge 171:3a7713b1edbc 834 #define TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERS
AnnaBridge 171:3a7713b1edbc 835 #define TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS
AnnaBridge 171:3a7713b1edbc 836 #define TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERS
AnnaBridge 171:3a7713b1edbc 837 #define TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS
AnnaBridge 171:3a7713b1edbc 838 #define TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS
AnnaBridge 171:3a7713b1edbc 839 #define TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS
AnnaBridge 171:3a7713b1edbc 840 #define TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERS
AnnaBridge 171:3a7713b1edbc 841
AnnaBridge 171:3a7713b1edbc 842 /**
AnnaBridge 171:3a7713b1edbc 843 * @}
AnnaBridge 171:3a7713b1edbc 844 */
AnnaBridge 171:3a7713b1edbc 845
AnnaBridge 171:3a7713b1edbc 846 /** @defgroup HAL_TSC_Aliased_Defines HAL TSC Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 847 * @{
AnnaBridge 171:3a7713b1edbc 848 */
AnnaBridge 171:3a7713b1edbc 849 #define TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING
AnnaBridge 171:3a7713b1edbc 850 #define TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING
AnnaBridge 171:3a7713b1edbc 851 /**
AnnaBridge 171:3a7713b1edbc 852 * @}
AnnaBridge 171:3a7713b1edbc 853 */
AnnaBridge 171:3a7713b1edbc 854
AnnaBridge 171:3a7713b1edbc 855 /** @defgroup HAL_UART_Aliased_Defines HAL UART Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 856 * @{
AnnaBridge 171:3a7713b1edbc 857 */
AnnaBridge 171:3a7713b1edbc 858 #define UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLE
AnnaBridge 171:3a7713b1edbc 859 #define UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE
AnnaBridge 171:3a7713b1edbc 860 #define UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE
AnnaBridge 171:3a7713b1edbc 861 #define UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE
AnnaBridge 171:3a7713b1edbc 862
AnnaBridge 171:3a7713b1edbc 863 #define __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE
AnnaBridge 171:3a7713b1edbc 864 #define __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE
AnnaBridge 171:3a7713b1edbc 865
AnnaBridge 171:3a7713b1edbc 866 #define __DIV_SAMPLING16 UART_DIV_SAMPLING16
AnnaBridge 171:3a7713b1edbc 867 #define __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16
AnnaBridge 171:3a7713b1edbc 868 #define __DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16
AnnaBridge 171:3a7713b1edbc 869 #define __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16
AnnaBridge 171:3a7713b1edbc 870
AnnaBridge 171:3a7713b1edbc 871 #define __DIV_SAMPLING8 UART_DIV_SAMPLING8
AnnaBridge 171:3a7713b1edbc 872 #define __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8
AnnaBridge 171:3a7713b1edbc 873 #define __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8
AnnaBridge 171:3a7713b1edbc 874 #define __UART_BRR_SAMPLING8 UART_BRR_SAMPLING8
AnnaBridge 171:3a7713b1edbc 875
AnnaBridge 171:3a7713b1edbc 876 #define __DIV_LPUART UART_DIV_LPUART
AnnaBridge 171:3a7713b1edbc 877
AnnaBridge 171:3a7713b1edbc 878 #define UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE
AnnaBridge 171:3a7713b1edbc 879 #define UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK
AnnaBridge 171:3a7713b1edbc 880
AnnaBridge 171:3a7713b1edbc 881 /**
AnnaBridge 171:3a7713b1edbc 882 * @}
AnnaBridge 171:3a7713b1edbc 883 */
AnnaBridge 171:3a7713b1edbc 884
AnnaBridge 171:3a7713b1edbc 885
AnnaBridge 171:3a7713b1edbc 886 /** @defgroup HAL_USART_Aliased_Defines HAL USART Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 887 * @{
AnnaBridge 171:3a7713b1edbc 888 */
AnnaBridge 171:3a7713b1edbc 889
AnnaBridge 171:3a7713b1edbc 890 #define USART_CLOCK_DISABLED USART_CLOCK_DISABLE
AnnaBridge 171:3a7713b1edbc 891 #define USART_CLOCK_ENABLED USART_CLOCK_ENABLE
AnnaBridge 171:3a7713b1edbc 892
AnnaBridge 171:3a7713b1edbc 893 #define USARTNACK_ENABLED USART_NACK_ENABLE
AnnaBridge 171:3a7713b1edbc 894 #define USARTNACK_DISABLED USART_NACK_DISABLE
AnnaBridge 171:3a7713b1edbc 895 /**
AnnaBridge 171:3a7713b1edbc 896 * @}
AnnaBridge 171:3a7713b1edbc 897 */
AnnaBridge 171:3a7713b1edbc 898
AnnaBridge 171:3a7713b1edbc 899 /** @defgroup HAL_WWDG_Aliased_Defines HAL WWDG Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 900 * @{
AnnaBridge 171:3a7713b1edbc 901 */
AnnaBridge 171:3a7713b1edbc 902 #define CFR_BASE WWDG_CFR_BASE
AnnaBridge 171:3a7713b1edbc 903
AnnaBridge 171:3a7713b1edbc 904 /**
AnnaBridge 171:3a7713b1edbc 905 * @}
AnnaBridge 171:3a7713b1edbc 906 */
AnnaBridge 171:3a7713b1edbc 907
AnnaBridge 171:3a7713b1edbc 908 /** @defgroup HAL_CAN_Aliased_Defines HAL CAN Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 909 * @{
AnnaBridge 171:3a7713b1edbc 910 */
AnnaBridge 171:3a7713b1edbc 911 #define CAN_FilterFIFO0 CAN_FILTER_FIFO0
AnnaBridge 171:3a7713b1edbc 912 #define CAN_FilterFIFO1 CAN_FILTER_FIFO1
AnnaBridge 171:3a7713b1edbc 913 #define CAN_IT_RQCP0 CAN_IT_TME
AnnaBridge 171:3a7713b1edbc 914 #define CAN_IT_RQCP1 CAN_IT_TME
AnnaBridge 171:3a7713b1edbc 915 #define CAN_IT_RQCP2 CAN_IT_TME
AnnaBridge 171:3a7713b1edbc 916 #define INAK_TIMEOUT CAN_TIMEOUT_VALUE
AnnaBridge 171:3a7713b1edbc 917 #define SLAK_TIMEOUT CAN_TIMEOUT_VALUE
AnnaBridge 171:3a7713b1edbc 918 #define CAN_TXSTATUS_FAILED ((uint8_t)0x00)
AnnaBridge 171:3a7713b1edbc 919 #define CAN_TXSTATUS_OK ((uint8_t)0x01)
AnnaBridge 171:3a7713b1edbc 920 #define CAN_TXSTATUS_PENDING ((uint8_t)0x02)
AnnaBridge 171:3a7713b1edbc 921
AnnaBridge 171:3a7713b1edbc 922 /**
AnnaBridge 171:3a7713b1edbc 923 * @}
AnnaBridge 171:3a7713b1edbc 924 */
AnnaBridge 171:3a7713b1edbc 925
AnnaBridge 171:3a7713b1edbc 926 /** @defgroup HAL_ETH_Aliased_Defines HAL ETH Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 927 * @{
AnnaBridge 171:3a7713b1edbc 928 */
AnnaBridge 171:3a7713b1edbc 929
AnnaBridge 171:3a7713b1edbc 930 #define VLAN_TAG ETH_VLAN_TAG
AnnaBridge 171:3a7713b1edbc 931 #define MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD
AnnaBridge 171:3a7713b1edbc 932 #define MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD
AnnaBridge 171:3a7713b1edbc 933 #define JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD
AnnaBridge 171:3a7713b1edbc 934 #define MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK
AnnaBridge 171:3a7713b1edbc 935 #define MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK
AnnaBridge 171:3a7713b1edbc 936 #define MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK
AnnaBridge 171:3a7713b1edbc 937 #define DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK
AnnaBridge 171:3a7713b1edbc 938
AnnaBridge 171:3a7713b1edbc 939 #define ETH_MMCCR 0x00000100U
AnnaBridge 171:3a7713b1edbc 940 #define ETH_MMCRIR 0x00000104U
AnnaBridge 171:3a7713b1edbc 941 #define ETH_MMCTIR 0x00000108U
AnnaBridge 171:3a7713b1edbc 942 #define ETH_MMCRIMR 0x0000010CU
AnnaBridge 171:3a7713b1edbc 943 #define ETH_MMCTIMR 0x00000110U
AnnaBridge 171:3a7713b1edbc 944 #define ETH_MMCTGFSCCR 0x0000014CU
AnnaBridge 171:3a7713b1edbc 945 #define ETH_MMCTGFMSCCR 0x00000150U
AnnaBridge 171:3a7713b1edbc 946 #define ETH_MMCTGFCR 0x00000168U
AnnaBridge 171:3a7713b1edbc 947 #define ETH_MMCRFCECR 0x00000194U
AnnaBridge 171:3a7713b1edbc 948 #define ETH_MMCRFAECR 0x00000198U
AnnaBridge 171:3a7713b1edbc 949 #define ETH_MMCRGUFCR 0x000001C4U
AnnaBridge 171:3a7713b1edbc 950
AnnaBridge 171:3a7713b1edbc 951 #define ETH_MAC_TXFIFO_FULL 0x02000000U /* Tx FIFO full */
AnnaBridge 171:3a7713b1edbc 952 #define ETH_MAC_TXFIFONOT_EMPTY 0x01000000U /* Tx FIFO not empty */
AnnaBridge 171:3a7713b1edbc 953 #define ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U /* Tx FIFO write active */
AnnaBridge 171:3a7713b1edbc 954 #define ETH_MAC_TXFIFO_IDLE 0x00000000U /* Tx FIFO read status: Idle */
AnnaBridge 171:3a7713b1edbc 955 #define ETH_MAC_TXFIFO_READ 0x00100000U /* Tx FIFO read status: Read (transferring data to the MAC transmitter) */
AnnaBridge 171:3a7713b1edbc 956 #define ETH_MAC_TXFIFO_WAITING 0x00200000U /* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */
AnnaBridge 171:3a7713b1edbc 957 #define ETH_MAC_TXFIFO_WRITING 0x00300000U /* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */
AnnaBridge 171:3a7713b1edbc 958 #define ETH_MAC_TRANSMISSION_PAUSE 0x00080000U /* MAC transmitter in pause */
AnnaBridge 171:3a7713b1edbc 959 #define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U /* MAC transmit frame controller: Idle */
AnnaBridge 171:3a7713b1edbc 960 #define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U /* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */
AnnaBridge 171:3a7713b1edbc 961 #define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U /* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */
AnnaBridge 171:3a7713b1edbc 962 #define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U /* MAC transmit frame controller: Transferring input frame for transmission */
AnnaBridge 171:3a7713b1edbc 963 #define ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U /* MAC MII transmit engine active */
AnnaBridge 171:3a7713b1edbc 964 #define ETH_MAC_RXFIFO_EMPTY 0x00000000U /* Rx FIFO fill level: empty */
AnnaBridge 171:3a7713b1edbc 965 #define ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U /* Rx FIFO fill level: fill-level below flow-control de-activate threshold */
AnnaBridge 171:3a7713b1edbc 966 #define ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U /* Rx FIFO fill level: fill-level above flow-control activate threshold */
AnnaBridge 171:3a7713b1edbc 967 #define ETH_MAC_RXFIFO_FULL 0x00000300U /* Rx FIFO fill level: full */
AnnaBridge 171:3a7713b1edbc 968 #define ETH_MAC_READCONTROLLER_IDLE 0x00000000U /* Rx FIFO read controller IDLE state */
AnnaBridge 171:3a7713b1edbc 969 #define ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U /* Rx FIFO read controller Reading frame data */
AnnaBridge 171:3a7713b1edbc 970 #define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U /* Rx FIFO read controller Reading frame status (or time-stamp) */
AnnaBridge 171:3a7713b1edbc 971 #define ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U /* Rx FIFO read controller Flushing the frame data and status */
AnnaBridge 171:3a7713b1edbc 972 #define ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U /* Rx FIFO write controller active */
AnnaBridge 171:3a7713b1edbc 973 #define ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U /* MAC small FIFO read / write controllers not active */
AnnaBridge 171:3a7713b1edbc 974 #define ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U /* MAC small FIFO read controller active */
AnnaBridge 171:3a7713b1edbc 975 #define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U /* MAC small FIFO write controller active */
AnnaBridge 171:3a7713b1edbc 976 #define ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U /* MAC small FIFO read / write controllers active */
AnnaBridge 171:3a7713b1edbc 977 #define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U /* MAC MII receive protocol engine active */
AnnaBridge 171:3a7713b1edbc 978
AnnaBridge 171:3a7713b1edbc 979 /**
AnnaBridge 171:3a7713b1edbc 980 * @}
AnnaBridge 171:3a7713b1edbc 981 */
AnnaBridge 171:3a7713b1edbc 982
AnnaBridge 171:3a7713b1edbc 983 /** @defgroup HAL_DCMI_Aliased_Defines HAL DCMI Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 984 * @{
AnnaBridge 171:3a7713b1edbc 985 */
AnnaBridge 171:3a7713b1edbc 986 #define HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR
AnnaBridge 171:3a7713b1edbc 987 #define DCMI_IT_OVF DCMI_IT_OVR
AnnaBridge 171:3a7713b1edbc 988 #define DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI
AnnaBridge 171:3a7713b1edbc 989 #define DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI
AnnaBridge 171:3a7713b1edbc 990
AnnaBridge 171:3a7713b1edbc 991 #define HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop
AnnaBridge 171:3a7713b1edbc 992 #define HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop
AnnaBridge 171:3a7713b1edbc 993 #define HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop
AnnaBridge 171:3a7713b1edbc 994
AnnaBridge 171:3a7713b1edbc 995 /**
AnnaBridge 171:3a7713b1edbc 996 * @}
AnnaBridge 171:3a7713b1edbc 997 */
AnnaBridge 171:3a7713b1edbc 998
AnnaBridge 171:3a7713b1edbc 999 #if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) ||\
AnnaBridge 171:3a7713b1edbc 1000 defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
AnnaBridge 171:3a7713b1edbc 1001 /** @defgroup HAL_DMA2D_Aliased_Defines HAL DMA2D Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1002 * @{
AnnaBridge 171:3a7713b1edbc 1003 */
AnnaBridge 171:3a7713b1edbc 1004 #define DMA2D_ARGB8888 DMA2D_OUTPUT_ARGB8888
AnnaBridge 171:3a7713b1edbc 1005 #define DMA2D_RGB888 DMA2D_OUTPUT_RGB888
AnnaBridge 171:3a7713b1edbc 1006 #define DMA2D_RGB565 DMA2D_OUTPUT_RGB565
AnnaBridge 171:3a7713b1edbc 1007 #define DMA2D_ARGB1555 DMA2D_OUTPUT_ARGB1555
AnnaBridge 171:3a7713b1edbc 1008 #define DMA2D_ARGB4444 DMA2D_OUTPUT_ARGB4444
AnnaBridge 171:3a7713b1edbc 1009
AnnaBridge 171:3a7713b1edbc 1010 #define CM_ARGB8888 DMA2D_INPUT_ARGB8888
AnnaBridge 171:3a7713b1edbc 1011 #define CM_RGB888 DMA2D_INPUT_RGB888
AnnaBridge 171:3a7713b1edbc 1012 #define CM_RGB565 DMA2D_INPUT_RGB565
AnnaBridge 171:3a7713b1edbc 1013 #define CM_ARGB1555 DMA2D_INPUT_ARGB1555
AnnaBridge 171:3a7713b1edbc 1014 #define CM_ARGB4444 DMA2D_INPUT_ARGB4444
AnnaBridge 171:3a7713b1edbc 1015 #define CM_L8 DMA2D_INPUT_L8
AnnaBridge 171:3a7713b1edbc 1016 #define CM_AL44 DMA2D_INPUT_AL44
AnnaBridge 171:3a7713b1edbc 1017 #define CM_AL88 DMA2D_INPUT_AL88
AnnaBridge 171:3a7713b1edbc 1018 #define CM_L4 DMA2D_INPUT_L4
AnnaBridge 171:3a7713b1edbc 1019 #define CM_A8 DMA2D_INPUT_A8
AnnaBridge 171:3a7713b1edbc 1020 #define CM_A4 DMA2D_INPUT_A4
AnnaBridge 171:3a7713b1edbc 1021 /**
AnnaBridge 171:3a7713b1edbc 1022 * @}
AnnaBridge 171:3a7713b1edbc 1023 */
AnnaBridge 171:3a7713b1edbc 1024 #endif /* STM32L4 || STM32F7*/
AnnaBridge 171:3a7713b1edbc 1025
AnnaBridge 171:3a7713b1edbc 1026 /** @defgroup HAL_PPP_Aliased_Defines HAL PPP Aliased Defines maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1027 * @{
AnnaBridge 171:3a7713b1edbc 1028 */
AnnaBridge 171:3a7713b1edbc 1029
AnnaBridge 171:3a7713b1edbc 1030 /**
AnnaBridge 171:3a7713b1edbc 1031 * @}
AnnaBridge 171:3a7713b1edbc 1032 */
AnnaBridge 171:3a7713b1edbc 1033
AnnaBridge 171:3a7713b1edbc 1034 /* Exported functions --------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 1035
AnnaBridge 171:3a7713b1edbc 1036 /** @defgroup HAL_CRYP_Aliased_Functions HAL CRYP Aliased Functions maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1037 * @{
AnnaBridge 171:3a7713b1edbc 1038 */
AnnaBridge 171:3a7713b1edbc 1039 #define HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback
AnnaBridge 171:3a7713b1edbc 1040 /**
AnnaBridge 171:3a7713b1edbc 1041 * @}
AnnaBridge 171:3a7713b1edbc 1042 */
AnnaBridge 171:3a7713b1edbc 1043
AnnaBridge 171:3a7713b1edbc 1044 /** @defgroup HAL_HASH_Aliased_Functions HAL HASH Aliased Functions maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1045 * @{
AnnaBridge 171:3a7713b1edbc 1046 */
AnnaBridge 171:3a7713b1edbc 1047 #define HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef
AnnaBridge 171:3a7713b1edbc 1048 #define HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef
AnnaBridge 171:3a7713b1edbc 1049 #define HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish
AnnaBridge 171:3a7713b1edbc 1050 #define HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish
AnnaBridge 171:3a7713b1edbc 1051 #define HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish
AnnaBridge 171:3a7713b1edbc 1052 #define HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish
AnnaBridge 171:3a7713b1edbc 1053
AnnaBridge 171:3a7713b1edbc 1054 /*HASH Algorithm Selection*/
AnnaBridge 171:3a7713b1edbc 1055
AnnaBridge 171:3a7713b1edbc 1056 #define HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1
AnnaBridge 171:3a7713b1edbc 1057 #define HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224
AnnaBridge 171:3a7713b1edbc 1058 #define HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256
AnnaBridge 171:3a7713b1edbc 1059 #define HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5
AnnaBridge 171:3a7713b1edbc 1060
AnnaBridge 171:3a7713b1edbc 1061 #define HASH_AlgoMode_HASH HASH_ALGOMODE_HASH
AnnaBridge 171:3a7713b1edbc 1062 #define HASH_AlgoMode_HMAC HASH_ALGOMODE_HMAC
AnnaBridge 171:3a7713b1edbc 1063
AnnaBridge 171:3a7713b1edbc 1064 #define HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY
AnnaBridge 171:3a7713b1edbc 1065 #define HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY
AnnaBridge 171:3a7713b1edbc 1066 /**
AnnaBridge 171:3a7713b1edbc 1067 * @}
AnnaBridge 171:3a7713b1edbc 1068 */
AnnaBridge 171:3a7713b1edbc 1069
AnnaBridge 171:3a7713b1edbc 1070 /** @defgroup HAL_Aliased_Functions HAL Generic Aliased Functions maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1071 * @{
AnnaBridge 171:3a7713b1edbc 1072 */
AnnaBridge 171:3a7713b1edbc 1073 #define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode
AnnaBridge 171:3a7713b1edbc 1074 #define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode
AnnaBridge 171:3a7713b1edbc 1075 #define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode
AnnaBridge 171:3a7713b1edbc 1076 #define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode
AnnaBridge 171:3a7713b1edbc 1077 #define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode
AnnaBridge 171:3a7713b1edbc 1078 #define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode
AnnaBridge 171:3a7713b1edbc 1079 #define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))
AnnaBridge 171:3a7713b1edbc 1080 #define HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect
AnnaBridge 171:3a7713b1edbc 1081 #define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT())
AnnaBridge 171:3a7713b1edbc 1082 #if defined(STM32L0)
AnnaBridge 171:3a7713b1edbc 1083 #else
AnnaBridge 171:3a7713b1edbc 1084 #define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT())
AnnaBridge 171:3a7713b1edbc 1085 #endif
AnnaBridge 171:3a7713b1edbc 1086 #define HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT())
AnnaBridge 171:3a7713b1edbc 1087 #define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())
AnnaBridge 171:3a7713b1edbc 1088 /**
AnnaBridge 171:3a7713b1edbc 1089 * @}
AnnaBridge 171:3a7713b1edbc 1090 */
AnnaBridge 171:3a7713b1edbc 1091
AnnaBridge 171:3a7713b1edbc 1092 /** @defgroup HAL_FLASH_Aliased_Functions HAL FLASH Aliased Functions maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1093 * @{
AnnaBridge 171:3a7713b1edbc 1094 */
AnnaBridge 171:3a7713b1edbc 1095 #define FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram
AnnaBridge 171:3a7713b1edbc 1096 #define FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown
AnnaBridge 171:3a7713b1edbc 1097 #define FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDown
AnnaBridge 171:3a7713b1edbc 1098 #define HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlock
AnnaBridge 171:3a7713b1edbc 1099 #define HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock
AnnaBridge 171:3a7713b1edbc 1100 #define HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erase
AnnaBridge 171:3a7713b1edbc 1101 #define HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Program
AnnaBridge 171:3a7713b1edbc 1102
AnnaBridge 171:3a7713b1edbc 1103 /**
AnnaBridge 171:3a7713b1edbc 1104 * @}
AnnaBridge 171:3a7713b1edbc 1105 */
AnnaBridge 171:3a7713b1edbc 1106
AnnaBridge 171:3a7713b1edbc 1107 /** @defgroup HAL_I2C_Aliased_Functions HAL I2C Aliased Functions maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1108 * @{
AnnaBridge 171:3a7713b1edbc 1109 */
AnnaBridge 171:3a7713b1edbc 1110 #define HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilter
AnnaBridge 171:3a7713b1edbc 1111 #define HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter
AnnaBridge 171:3a7713b1edbc 1112 #define HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilter
AnnaBridge 171:3a7713b1edbc 1113 #define HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter
AnnaBridge 171:3a7713b1edbc 1114
AnnaBridge 171:3a7713b1edbc 1115 #define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) (((cmd)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))
AnnaBridge 171:3a7713b1edbc 1116 /**
AnnaBridge 171:3a7713b1edbc 1117 * @}
AnnaBridge 171:3a7713b1edbc 1118 */
AnnaBridge 171:3a7713b1edbc 1119
AnnaBridge 171:3a7713b1edbc 1120 /** @defgroup HAL_PWR_Aliased HAL PWR Aliased maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1121 * @{
AnnaBridge 171:3a7713b1edbc 1122 */
AnnaBridge 171:3a7713b1edbc 1123 #define HAL_PWR_PVDConfig HAL_PWR_ConfigPVD
AnnaBridge 171:3a7713b1edbc 1124 #define HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg
AnnaBridge 171:3a7713b1edbc 1125 #define HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown
AnnaBridge 171:3a7713b1edbc 1126 #define HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor
AnnaBridge 171:3a7713b1edbc 1127 #define HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg
AnnaBridge 171:3a7713b1edbc 1128 #define HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown
AnnaBridge 171:3a7713b1edbc 1129 #define HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor
AnnaBridge 171:3a7713b1edbc 1130 #define HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler
AnnaBridge 171:3a7713b1edbc 1131 #define HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD
AnnaBridge 171:3a7713b1edbc 1132 #define HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler
AnnaBridge 171:3a7713b1edbc 1133 #define HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback
AnnaBridge 171:3a7713b1edbc 1134 #define HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive
AnnaBridge 171:3a7713b1edbc 1135 #define HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive
AnnaBridge 171:3a7713b1edbc 1136 #define HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC
AnnaBridge 171:3a7713b1edbc 1137 #define HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC
AnnaBridge 171:3a7713b1edbc 1138 #define HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM
AnnaBridge 171:3a7713b1edbc 1139
AnnaBridge 171:3a7713b1edbc 1140 #define PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL
AnnaBridge 171:3a7713b1edbc 1141 #define PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING
AnnaBridge 171:3a7713b1edbc 1142 #define PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING
AnnaBridge 171:3a7713b1edbc 1143 #define PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING
AnnaBridge 171:3a7713b1edbc 1144 #define PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING
AnnaBridge 171:3a7713b1edbc 1145 #define PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING
AnnaBridge 171:3a7713b1edbc 1146 #define PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLING
AnnaBridge 171:3a7713b1edbc 1147
AnnaBridge 171:3a7713b1edbc 1148 #define CR_OFFSET_BB PWR_CR_OFFSET_BB
AnnaBridge 171:3a7713b1edbc 1149 #define CSR_OFFSET_BB PWR_CSR_OFFSET_BB
AnnaBridge 171:3a7713b1edbc 1150
AnnaBridge 171:3a7713b1edbc 1151 #define DBP_BitNumber DBP_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 1152 #define PVDE_BitNumber PVDE_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 1153 #define PMODE_BitNumber PMODE_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 1154 #define EWUP_BitNumber EWUP_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 1155 #define FPDS_BitNumber FPDS_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 1156 #define ODEN_BitNumber ODEN_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 1157 #define ODSWEN_BitNumber ODSWEN_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 1158 #define MRLVDS_BitNumber MRLVDS_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 1159 #define LPLVDS_BitNumber LPLVDS_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 1160 #define BRE_BitNumber BRE_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 1161
AnnaBridge 171:3a7713b1edbc 1162 #define PWR_MODE_EVT PWR_PVD_MODE_NORMAL
AnnaBridge 171:3a7713b1edbc 1163
AnnaBridge 171:3a7713b1edbc 1164 /**
AnnaBridge 171:3a7713b1edbc 1165 * @}
AnnaBridge 171:3a7713b1edbc 1166 */
AnnaBridge 171:3a7713b1edbc 1167
AnnaBridge 171:3a7713b1edbc 1168 /** @defgroup HAL_SMBUS_Aliased_Functions HAL SMBUS Aliased Functions maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1169 * @{
AnnaBridge 171:3a7713b1edbc 1170 */
AnnaBridge 171:3a7713b1edbc 1171 #define HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT
AnnaBridge 171:3a7713b1edbc 1172 #define HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback
AnnaBridge 171:3a7713b1edbc 1173 #define HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback
AnnaBridge 171:3a7713b1edbc 1174 /**
AnnaBridge 171:3a7713b1edbc 1175 * @}
AnnaBridge 171:3a7713b1edbc 1176 */
AnnaBridge 171:3a7713b1edbc 1177
AnnaBridge 171:3a7713b1edbc 1178 /** @defgroup HAL_SPI_Aliased_Functions HAL SPI Aliased Functions maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1179 * @{
AnnaBridge 171:3a7713b1edbc 1180 */
AnnaBridge 171:3a7713b1edbc 1181 #define HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo
AnnaBridge 171:3a7713b1edbc 1182 /**
AnnaBridge 171:3a7713b1edbc 1183 * @}
AnnaBridge 171:3a7713b1edbc 1184 */
AnnaBridge 171:3a7713b1edbc 1185
AnnaBridge 171:3a7713b1edbc 1186 /** @defgroup HAL_TIM_Aliased_Functions HAL TIM Aliased Functions maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1187 * @{
AnnaBridge 171:3a7713b1edbc 1188 */
AnnaBridge 171:3a7713b1edbc 1189 #define HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt
AnnaBridge 171:3a7713b1edbc 1190 #define HAL_TIM_DMAError TIM_DMAError
AnnaBridge 171:3a7713b1edbc 1191 #define HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt
AnnaBridge 171:3a7713b1edbc 1192 #define HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt
AnnaBridge 171:3a7713b1edbc 1193 /**
AnnaBridge 171:3a7713b1edbc 1194 * @}
AnnaBridge 171:3a7713b1edbc 1195 */
AnnaBridge 171:3a7713b1edbc 1196
AnnaBridge 171:3a7713b1edbc 1197 /** @defgroup HAL_UART_Aliased_Functions HAL UART Aliased Functions maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1198 * @{
AnnaBridge 171:3a7713b1edbc 1199 */
AnnaBridge 171:3a7713b1edbc 1200 #define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback
AnnaBridge 171:3a7713b1edbc 1201 /**
AnnaBridge 171:3a7713b1edbc 1202 * @}
AnnaBridge 171:3a7713b1edbc 1203 */
AnnaBridge 171:3a7713b1edbc 1204
AnnaBridge 171:3a7713b1edbc 1205 /** @defgroup HAL_LTDC_Aliased_Functions HAL LTDC Aliased Functions maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1206 * @{
AnnaBridge 171:3a7713b1edbc 1207 */
AnnaBridge 171:3a7713b1edbc 1208 #define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback
AnnaBridge 171:3a7713b1edbc 1209 #define HAL_LTDC_Relaod HAL_LTDC_Reload
AnnaBridge 171:3a7713b1edbc 1210 #define HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig
AnnaBridge 171:3a7713b1edbc 1211 #define HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfig
AnnaBridge 171:3a7713b1edbc 1212 /**
AnnaBridge 171:3a7713b1edbc 1213 * @}
AnnaBridge 171:3a7713b1edbc 1214 */
AnnaBridge 171:3a7713b1edbc 1215
AnnaBridge 171:3a7713b1edbc 1216
AnnaBridge 171:3a7713b1edbc 1217 /** @defgroup HAL_PPP_Aliased_Functions HAL PPP Aliased Functions maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1218 * @{
AnnaBridge 171:3a7713b1edbc 1219 */
AnnaBridge 171:3a7713b1edbc 1220
AnnaBridge 171:3a7713b1edbc 1221 /**
AnnaBridge 171:3a7713b1edbc 1222 * @}
AnnaBridge 171:3a7713b1edbc 1223 */
AnnaBridge 171:3a7713b1edbc 1224
AnnaBridge 171:3a7713b1edbc 1225 /* Exported macros ------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 1226
AnnaBridge 171:3a7713b1edbc 1227 /** @defgroup HAL_AES_Aliased_Macros HAL CRYP Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1228 * @{
AnnaBridge 171:3a7713b1edbc 1229 */
AnnaBridge 171:3a7713b1edbc 1230 #define AES_IT_CC CRYP_IT_CC
AnnaBridge 171:3a7713b1edbc 1231 #define AES_IT_ERR CRYP_IT_ERR
AnnaBridge 171:3a7713b1edbc 1232 #define AES_FLAG_CCF CRYP_FLAG_CCF
AnnaBridge 171:3a7713b1edbc 1233 /**
AnnaBridge 171:3a7713b1edbc 1234 * @}
AnnaBridge 171:3a7713b1edbc 1235 */
AnnaBridge 171:3a7713b1edbc 1236
AnnaBridge 171:3a7713b1edbc 1237 /** @defgroup HAL_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1238 * @{
AnnaBridge 171:3a7713b1edbc 1239 */
AnnaBridge 171:3a7713b1edbc 1240 #define __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE
AnnaBridge 171:3a7713b1edbc 1241 #define __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH
AnnaBridge 171:3a7713b1edbc 1242 #define __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH
AnnaBridge 171:3a7713b1edbc 1243 #define __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM
AnnaBridge 171:3a7713b1edbc 1244 #define __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC
AnnaBridge 171:3a7713b1edbc 1245 #define __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM
AnnaBridge 171:3a7713b1edbc 1246 #define __HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMC
AnnaBridge 171:3a7713b1edbc 1247 #define __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI
AnnaBridge 171:3a7713b1edbc 1248 #define __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK
AnnaBridge 171:3a7713b1edbc 1249 #define __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG
AnnaBridge 171:3a7713b1edbc 1250 #define __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG
AnnaBridge 171:3a7713b1edbc 1251 #define __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE
AnnaBridge 171:3a7713b1edbc 1252 #define __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE
AnnaBridge 171:3a7713b1edbc 1253 #define __HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE
AnnaBridge 171:3a7713b1edbc 1254
AnnaBridge 171:3a7713b1edbc 1255 #define SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY
AnnaBridge 171:3a7713b1edbc 1256 #define SYSCFG_FLAG_RC48 RCC_FLAG_HSI48
AnnaBridge 171:3a7713b1edbc 1257 #define IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS
AnnaBridge 171:3a7713b1edbc 1258 #define UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 1259 #define CMP_PD_BitNumber CMP_PD_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 1260
AnnaBridge 171:3a7713b1edbc 1261 /**
AnnaBridge 171:3a7713b1edbc 1262 * @}
AnnaBridge 171:3a7713b1edbc 1263 */
AnnaBridge 171:3a7713b1edbc 1264
AnnaBridge 171:3a7713b1edbc 1265
AnnaBridge 171:3a7713b1edbc 1266 /** @defgroup HAL_ADC_Aliased_Macros HAL ADC Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1267 * @{
AnnaBridge 171:3a7713b1edbc 1268 */
AnnaBridge 171:3a7713b1edbc 1269 #define __ADC_ENABLE __HAL_ADC_ENABLE
AnnaBridge 171:3a7713b1edbc 1270 #define __ADC_DISABLE __HAL_ADC_DISABLE
AnnaBridge 171:3a7713b1edbc 1271 #define __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS
AnnaBridge 171:3a7713b1edbc 1272 #define __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS
AnnaBridge 171:3a7713b1edbc 1273 #define __HAL_ADC_IS_ENABLED ADC_IS_ENABLE
AnnaBridge 171:3a7713b1edbc 1274 #define __ADC_IS_ENABLED ADC_IS_ENABLE
AnnaBridge 171:3a7713b1edbc 1275 #define __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR
AnnaBridge 171:3a7713b1edbc 1276 #define __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED
AnnaBridge 171:3a7713b1edbc 1277 #define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
AnnaBridge 171:3a7713b1edbc 1278 #define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULAR
AnnaBridge 171:3a7713b1edbc 1279 #define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED
AnnaBridge 171:3a7713b1edbc 1280 #define __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING
AnnaBridge 171:3a7713b1edbc 1281 #define __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE
AnnaBridge 171:3a7713b1edbc 1282
AnnaBridge 171:3a7713b1edbc 1283 #define __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION
AnnaBridge 171:3a7713b1edbc 1284 #define __HAL_ADC_JSQR_RK ADC_JSQR_RK
AnnaBridge 171:3a7713b1edbc 1285 #define __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT
AnnaBridge 171:3a7713b1edbc 1286 #define __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR
AnnaBridge 171:3a7713b1edbc 1287 #define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSION
AnnaBridge 171:3a7713b1edbc 1288 #define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE
AnnaBridge 171:3a7713b1edbc 1289 #define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUS
AnnaBridge 171:3a7713b1edbc 1290 #define __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS
AnnaBridge 171:3a7713b1edbc 1291 #define __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM
AnnaBridge 171:3a7713b1edbc 1292 #define __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT
AnnaBridge 171:3a7713b1edbc 1293 #define __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS
AnnaBridge 171:3a7713b1edbc 1294 #define __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN
AnnaBridge 171:3a7713b1edbc 1295 #define __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ
AnnaBridge 171:3a7713b1edbc 1296 #define __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET
AnnaBridge 171:3a7713b1edbc 1297 #define __HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SET
AnnaBridge 171:3a7713b1edbc 1298 #define __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL
AnnaBridge 171:3a7713b1edbc 1299 #define __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL
AnnaBridge 171:3a7713b1edbc 1300 #define __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET
AnnaBridge 171:3a7713b1edbc 1301 #define __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET
AnnaBridge 171:3a7713b1edbc 1302 #define __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD
AnnaBridge 171:3a7713b1edbc 1303
AnnaBridge 171:3a7713b1edbc 1304 #define __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION
AnnaBridge 171:3a7713b1edbc 1305 #define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
AnnaBridge 171:3a7713b1edbc 1306 #define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
AnnaBridge 171:3a7713b1edbc 1307 #define __HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTER
AnnaBridge 171:3a7713b1edbc 1308 #define __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI
AnnaBridge 171:3a7713b1edbc 1309 #define __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE
AnnaBridge 171:3a7713b1edbc 1310 #define __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE
AnnaBridge 171:3a7713b1edbc 1311 #define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER
AnnaBridge 171:3a7713b1edbc 1312 #define __HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHER
AnnaBridge 171:3a7713b1edbc 1313 #define __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE
AnnaBridge 171:3a7713b1edbc 1314
AnnaBridge 171:3a7713b1edbc 1315 #define __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT
AnnaBridge 171:3a7713b1edbc 1316 #define __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT
AnnaBridge 171:3a7713b1edbc 1317 #define __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL
AnnaBridge 171:3a7713b1edbc 1318 #define __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM
AnnaBridge 171:3a7713b1edbc 1319 #define __HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SET
AnnaBridge 171:3a7713b1edbc 1320 #define __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE
AnnaBridge 171:3a7713b1edbc 1321 #define __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE
AnnaBridge 171:3a7713b1edbc 1322 #define __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER
AnnaBridge 171:3a7713b1edbc 1323
AnnaBridge 171:3a7713b1edbc 1324 #define __HAL_ADC_SQR1 ADC_SQR1
AnnaBridge 171:3a7713b1edbc 1325 #define __HAL_ADC_SMPR1 ADC_SMPR1
AnnaBridge 171:3a7713b1edbc 1326 #define __HAL_ADC_SMPR2 ADC_SMPR2
AnnaBridge 171:3a7713b1edbc 1327 #define __HAL_ADC_SQR3_RK ADC_SQR3_RK
AnnaBridge 171:3a7713b1edbc 1328 #define __HAL_ADC_SQR2_RK ADC_SQR2_RK
AnnaBridge 171:3a7713b1edbc 1329 #define __HAL_ADC_SQR1_RK ADC_SQR1_RK
AnnaBridge 171:3a7713b1edbc 1330 #define __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS
AnnaBridge 171:3a7713b1edbc 1331 #define __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS
AnnaBridge 171:3a7713b1edbc 1332 #define __HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONV
AnnaBridge 171:3a7713b1edbc 1333 #define __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection
AnnaBridge 171:3a7713b1edbc 1334 #define __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq
AnnaBridge 171:3a7713b1edbc 1335 #define __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION
AnnaBridge 171:3a7713b1edbc 1336 #define __HAL_ADC_JSQR ADC_JSQR
AnnaBridge 171:3a7713b1edbc 1337
AnnaBridge 171:3a7713b1edbc 1338 #define __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL
AnnaBridge 171:3a7713b1edbc 1339 #define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS
AnnaBridge 171:3a7713b1edbc 1340 #define __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF
AnnaBridge 171:3a7713b1edbc 1341 #define __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT
AnnaBridge 171:3a7713b1edbc 1342 #define __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS
AnnaBridge 171:3a7713b1edbc 1343 #define __HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUN
AnnaBridge 171:3a7713b1edbc 1344 #define __HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR
AnnaBridge 171:3a7713b1edbc 1345 #define __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ
AnnaBridge 171:3a7713b1edbc 1346
AnnaBridge 171:3a7713b1edbc 1347 /**
AnnaBridge 171:3a7713b1edbc 1348 * @}
AnnaBridge 171:3a7713b1edbc 1349 */
AnnaBridge 171:3a7713b1edbc 1350
AnnaBridge 171:3a7713b1edbc 1351 /** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1352 * @{
AnnaBridge 171:3a7713b1edbc 1353 */
AnnaBridge 171:3a7713b1edbc 1354 #define __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT
AnnaBridge 171:3a7713b1edbc 1355 #define __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT
AnnaBridge 171:3a7713b1edbc 1356 #define __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT
AnnaBridge 171:3a7713b1edbc 1357 #define IS_DAC_GENERATE_WAVE IS_DAC_WAVE
AnnaBridge 171:3a7713b1edbc 1358
AnnaBridge 171:3a7713b1edbc 1359 /**
AnnaBridge 171:3a7713b1edbc 1360 * @}
AnnaBridge 171:3a7713b1edbc 1361 */
AnnaBridge 171:3a7713b1edbc 1362
AnnaBridge 171:3a7713b1edbc 1363 /** @defgroup HAL_DBGMCU_Aliased_Macros HAL DBGMCU Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1364 * @{
AnnaBridge 171:3a7713b1edbc 1365 */
AnnaBridge 171:3a7713b1edbc 1366 #define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1
AnnaBridge 171:3a7713b1edbc 1367 #define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1
AnnaBridge 171:3a7713b1edbc 1368 #define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2
AnnaBridge 171:3a7713b1edbc 1369 #define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2
AnnaBridge 171:3a7713b1edbc 1370 #define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3
AnnaBridge 171:3a7713b1edbc 1371 #define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3
AnnaBridge 171:3a7713b1edbc 1372 #define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4
AnnaBridge 171:3a7713b1edbc 1373 #define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4
AnnaBridge 171:3a7713b1edbc 1374 #define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5
AnnaBridge 171:3a7713b1edbc 1375 #define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5
AnnaBridge 171:3a7713b1edbc 1376 #define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6
AnnaBridge 171:3a7713b1edbc 1377 #define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6
AnnaBridge 171:3a7713b1edbc 1378 #define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7
AnnaBridge 171:3a7713b1edbc 1379 #define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7
AnnaBridge 171:3a7713b1edbc 1380 #define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8
AnnaBridge 171:3a7713b1edbc 1381 #define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8
AnnaBridge 171:3a7713b1edbc 1382
AnnaBridge 171:3a7713b1edbc 1383 #define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9
AnnaBridge 171:3a7713b1edbc 1384 #define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9
AnnaBridge 171:3a7713b1edbc 1385 #define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10
AnnaBridge 171:3a7713b1edbc 1386 #define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10
AnnaBridge 171:3a7713b1edbc 1387 #define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11
AnnaBridge 171:3a7713b1edbc 1388 #define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11
AnnaBridge 171:3a7713b1edbc 1389 #define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12
AnnaBridge 171:3a7713b1edbc 1390 #define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12
AnnaBridge 171:3a7713b1edbc 1391 #define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13
AnnaBridge 171:3a7713b1edbc 1392 #define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13
AnnaBridge 171:3a7713b1edbc 1393 #define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14
AnnaBridge 171:3a7713b1edbc 1394 #define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14
AnnaBridge 171:3a7713b1edbc 1395 #define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2
AnnaBridge 171:3a7713b1edbc 1396 #define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2
AnnaBridge 171:3a7713b1edbc 1397
AnnaBridge 171:3a7713b1edbc 1398
AnnaBridge 171:3a7713b1edbc 1399 #define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15
AnnaBridge 171:3a7713b1edbc 1400 #define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15
AnnaBridge 171:3a7713b1edbc 1401 #define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16
AnnaBridge 171:3a7713b1edbc 1402 #define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16
AnnaBridge 171:3a7713b1edbc 1403 #define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17
AnnaBridge 171:3a7713b1edbc 1404 #define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17
AnnaBridge 171:3a7713b1edbc 1405 #define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC
AnnaBridge 171:3a7713b1edbc 1406 #define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC
AnnaBridge 171:3a7713b1edbc 1407 #define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG
AnnaBridge 171:3a7713b1edbc 1408 #define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG
AnnaBridge 171:3a7713b1edbc 1409 #define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG
AnnaBridge 171:3a7713b1edbc 1410 #define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG
AnnaBridge 171:3a7713b1edbc 1411 #define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
AnnaBridge 171:3a7713b1edbc 1412 #define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
AnnaBridge 171:3a7713b1edbc 1413 #define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT
AnnaBridge 171:3a7713b1edbc 1414 #define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT
AnnaBridge 171:3a7713b1edbc 1415 #define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT
AnnaBridge 171:3a7713b1edbc 1416 #define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT
AnnaBridge 171:3a7713b1edbc 1417 #define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1
AnnaBridge 171:3a7713b1edbc 1418 #define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1
AnnaBridge 171:3a7713b1edbc 1419 #define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1
AnnaBridge 171:3a7713b1edbc 1420 #define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1
AnnaBridge 171:3a7713b1edbc 1421 #define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2
AnnaBridge 171:3a7713b1edbc 1422 #define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2
AnnaBridge 171:3a7713b1edbc 1423
AnnaBridge 171:3a7713b1edbc 1424 /**
AnnaBridge 171:3a7713b1edbc 1425 * @}
AnnaBridge 171:3a7713b1edbc 1426 */
AnnaBridge 171:3a7713b1edbc 1427
AnnaBridge 171:3a7713b1edbc 1428 /** @defgroup HAL_COMP_Aliased_Macros HAL COMP Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1429 * @{
AnnaBridge 171:3a7713b1edbc 1430 */
AnnaBridge 171:3a7713b1edbc 1431 #if defined(STM32F3)
AnnaBridge 171:3a7713b1edbc 1432 #define COMP_START __HAL_COMP_ENABLE
AnnaBridge 171:3a7713b1edbc 1433 #define COMP_STOP __HAL_COMP_DISABLE
AnnaBridge 171:3a7713b1edbc 1434 #define COMP_LOCK __HAL_COMP_LOCK
AnnaBridge 171:3a7713b1edbc 1435
AnnaBridge 171:3a7713b1edbc 1436 #if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
AnnaBridge 171:3a7713b1edbc 1437 #define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1438 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1439 __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
AnnaBridge 171:3a7713b1edbc 1440 #define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1441 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1442 __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
AnnaBridge 171:3a7713b1edbc 1443 #define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1444 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1445 __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
AnnaBridge 171:3a7713b1edbc 1446 #define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1447 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1448 __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
AnnaBridge 171:3a7713b1edbc 1449 #define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1450 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1451 __HAL_COMP_COMP6_EXTI_ENABLE_IT())
AnnaBridge 171:3a7713b1edbc 1452 #define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1453 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1454 __HAL_COMP_COMP6_EXTI_DISABLE_IT())
AnnaBridge 171:3a7713b1edbc 1455 #define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1456 ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1457 __HAL_COMP_COMP6_EXTI_GET_FLAG())
AnnaBridge 171:3a7713b1edbc 1458 #define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1459 ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1460 __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
AnnaBridge 171:3a7713b1edbc 1461 # endif
AnnaBridge 171:3a7713b1edbc 1462 # if defined(STM32F302xE) || defined(STM32F302xC)
AnnaBridge 171:3a7713b1edbc 1463 #define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1464 ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1465 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1466 __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
AnnaBridge 171:3a7713b1edbc 1467 #define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1468 ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1469 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1470 __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
AnnaBridge 171:3a7713b1edbc 1471 #define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1472 ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1473 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1474 __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
AnnaBridge 171:3a7713b1edbc 1475 #define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1476 ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1477 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1478 __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
AnnaBridge 171:3a7713b1edbc 1479 #define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1480 ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1481 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1482 __HAL_COMP_COMP6_EXTI_ENABLE_IT())
AnnaBridge 171:3a7713b1edbc 1483 #define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1484 ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1485 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1486 __HAL_COMP_COMP6_EXTI_DISABLE_IT())
AnnaBridge 171:3a7713b1edbc 1487 #define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1488 ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1489 ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1490 __HAL_COMP_COMP6_EXTI_GET_FLAG())
AnnaBridge 171:3a7713b1edbc 1491 #define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1492 ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1493 ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1494 __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
AnnaBridge 171:3a7713b1edbc 1495 # endif
AnnaBridge 171:3a7713b1edbc 1496 # if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx)
AnnaBridge 171:3a7713b1edbc 1497 #define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1498 ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1499 ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1500 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1501 ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1502 ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1503 __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE())
AnnaBridge 171:3a7713b1edbc 1504 #define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1505 ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1506 ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1507 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1508 ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1509 ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1510 __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE())
AnnaBridge 171:3a7713b1edbc 1511 #define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1512 ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1513 ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1514 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1515 ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1516 ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1517 __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE())
AnnaBridge 171:3a7713b1edbc 1518 #define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1519 ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1520 ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1521 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1522 ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1523 ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1524 __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE())
AnnaBridge 171:3a7713b1edbc 1525 #define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1526 ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1527 ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1528 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1529 ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1530 ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1531 __HAL_COMP_COMP7_EXTI_ENABLE_IT())
AnnaBridge 171:3a7713b1edbc 1532 #define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1533 ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1534 ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1535 ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1536 ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1537 ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1538 __HAL_COMP_COMP7_EXTI_DISABLE_IT())
AnnaBridge 171:3a7713b1edbc 1539 #define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1540 ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1541 ((__FLAG__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1542 ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1543 ((__FLAG__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1544 ((__FLAG__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1545 __HAL_COMP_COMP7_EXTI_GET_FLAG())
AnnaBridge 171:3a7713b1edbc 1546 #define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1547 ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1548 ((__FLAG__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1549 ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1550 ((__FLAG__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1551 ((__FLAG__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1552 __HAL_COMP_COMP7_EXTI_CLEAR_FLAG())
AnnaBridge 171:3a7713b1edbc 1553 # endif
AnnaBridge 171:3a7713b1edbc 1554 # if defined(STM32F373xC) ||defined(STM32F378xx)
AnnaBridge 171:3a7713b1edbc 1555 #define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1556 __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
AnnaBridge 171:3a7713b1edbc 1557 #define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1558 __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
AnnaBridge 171:3a7713b1edbc 1559 #define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1560 __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
AnnaBridge 171:3a7713b1edbc 1561 #define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1562 __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
AnnaBridge 171:3a7713b1edbc 1563 #define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1564 __HAL_COMP_COMP2_EXTI_ENABLE_IT())
AnnaBridge 171:3a7713b1edbc 1565 #define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1566 __HAL_COMP_COMP2_EXTI_DISABLE_IT())
AnnaBridge 171:3a7713b1edbc 1567 #define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1568 __HAL_COMP_COMP2_EXTI_GET_FLAG())
AnnaBridge 171:3a7713b1edbc 1569 #define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1570 __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
AnnaBridge 171:3a7713b1edbc 1571 # endif
AnnaBridge 171:3a7713b1edbc 1572 #else
AnnaBridge 171:3a7713b1edbc 1573 #define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1574 __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
AnnaBridge 171:3a7713b1edbc 1575 #define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1576 __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
AnnaBridge 171:3a7713b1edbc 1577 #define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1578 __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
AnnaBridge 171:3a7713b1edbc 1579 #define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
AnnaBridge 171:3a7713b1edbc 1580 __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
AnnaBridge 171:3a7713b1edbc 1581 #define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1582 __HAL_COMP_COMP2_EXTI_ENABLE_IT())
AnnaBridge 171:3a7713b1edbc 1583 #define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 1584 __HAL_COMP_COMP2_EXTI_DISABLE_IT())
AnnaBridge 171:3a7713b1edbc 1585 #define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1586 __HAL_COMP_COMP2_EXTI_GET_FLAG())
AnnaBridge 171:3a7713b1edbc 1587 #define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 1588 __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
AnnaBridge 171:3a7713b1edbc 1589 #endif
AnnaBridge 171:3a7713b1edbc 1590
AnnaBridge 171:3a7713b1edbc 1591 #define __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE
AnnaBridge 171:3a7713b1edbc 1592
AnnaBridge 171:3a7713b1edbc 1593 #if defined(STM32L0) || defined(STM32L4)
AnnaBridge 171:3a7713b1edbc 1594 /* Note: On these STM32 families, the only argument of this macro */
AnnaBridge 171:3a7713b1edbc 1595 /* is COMP_FLAG_LOCK. */
AnnaBridge 171:3a7713b1edbc 1596 /* This macro is replaced by __HAL_COMP_IS_LOCKED with only HAL handle */
AnnaBridge 171:3a7713b1edbc 1597 /* argument. */
AnnaBridge 171:3a7713b1edbc 1598 #define __HAL_COMP_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_COMP_IS_LOCKED(__HANDLE__))
AnnaBridge 171:3a7713b1edbc 1599 #endif
AnnaBridge 171:3a7713b1edbc 1600 /**
AnnaBridge 171:3a7713b1edbc 1601 * @}
AnnaBridge 171:3a7713b1edbc 1602 */
AnnaBridge 171:3a7713b1edbc 1603
AnnaBridge 171:3a7713b1edbc 1604 #if defined(STM32L0) || defined(STM32L4)
AnnaBridge 171:3a7713b1edbc 1605 /** @defgroup HAL_COMP_Aliased_Functions HAL COMP Aliased Functions maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1606 * @{
AnnaBridge 171:3a7713b1edbc 1607 */
AnnaBridge 171:3a7713b1edbc 1608 #define HAL_COMP_Start_IT HAL_COMP_Start /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */
AnnaBridge 171:3a7713b1edbc 1609 #define HAL_COMP_Stop_IT HAL_COMP_Stop /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */
AnnaBridge 171:3a7713b1edbc 1610 /**
AnnaBridge 171:3a7713b1edbc 1611 * @}
AnnaBridge 171:3a7713b1edbc 1612 */
AnnaBridge 171:3a7713b1edbc 1613 #endif
AnnaBridge 171:3a7713b1edbc 1614
AnnaBridge 171:3a7713b1edbc 1615 /** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1616 * @{
AnnaBridge 171:3a7713b1edbc 1617 */
AnnaBridge 171:3a7713b1edbc 1618
AnnaBridge 171:3a7713b1edbc 1619 #define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || \
AnnaBridge 171:3a7713b1edbc 1620 ((WAVE) == DAC_WAVE_NOISE)|| \
AnnaBridge 171:3a7713b1edbc 1621 ((WAVE) == DAC_WAVE_TRIANGLE))
AnnaBridge 171:3a7713b1edbc 1622
AnnaBridge 171:3a7713b1edbc 1623 /**
AnnaBridge 171:3a7713b1edbc 1624 * @}
AnnaBridge 171:3a7713b1edbc 1625 */
AnnaBridge 171:3a7713b1edbc 1626
AnnaBridge 171:3a7713b1edbc 1627 /** @defgroup HAL_FLASH_Aliased_Macros HAL FLASH Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1628 * @{
AnnaBridge 171:3a7713b1edbc 1629 */
AnnaBridge 171:3a7713b1edbc 1630
AnnaBridge 171:3a7713b1edbc 1631 #define IS_WRPAREA IS_OB_WRPAREA
AnnaBridge 171:3a7713b1edbc 1632 #define IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAM
AnnaBridge 171:3a7713b1edbc 1633 #define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM
AnnaBridge 171:3a7713b1edbc 1634 #define IS_TYPEERASE IS_FLASH_TYPEERASE
AnnaBridge 171:3a7713b1edbc 1635 #define IS_NBSECTORS IS_FLASH_NBSECTORS
AnnaBridge 171:3a7713b1edbc 1636 #define IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE
AnnaBridge 171:3a7713b1edbc 1637
AnnaBridge 171:3a7713b1edbc 1638 /**
AnnaBridge 171:3a7713b1edbc 1639 * @}
AnnaBridge 171:3a7713b1edbc 1640 */
AnnaBridge 171:3a7713b1edbc 1641
AnnaBridge 171:3a7713b1edbc 1642 /** @defgroup HAL_I2C_Aliased_Macros HAL I2C Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1643 * @{
AnnaBridge 171:3a7713b1edbc 1644 */
AnnaBridge 171:3a7713b1edbc 1645
AnnaBridge 171:3a7713b1edbc 1646 #define __HAL_I2C_RESET_CR2 I2C_RESET_CR2
AnnaBridge 171:3a7713b1edbc 1647 #define __HAL_I2C_GENERATE_START I2C_GENERATE_START
AnnaBridge 171:3a7713b1edbc 1648 #if defined(STM32F1)
AnnaBridge 171:3a7713b1edbc 1649 #define __HAL_I2C_FREQ_RANGE I2C_FREQRANGE
AnnaBridge 171:3a7713b1edbc 1650 #else
AnnaBridge 171:3a7713b1edbc 1651 #define __HAL_I2C_FREQ_RANGE I2C_FREQ_RANGE
AnnaBridge 171:3a7713b1edbc 1652 #endif /* STM32F1 */
AnnaBridge 171:3a7713b1edbc 1653 #define __HAL_I2C_RISE_TIME I2C_RISE_TIME
AnnaBridge 171:3a7713b1edbc 1654 #define __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD
AnnaBridge 171:3a7713b1edbc 1655 #define __HAL_I2C_SPEED_FAST I2C_SPEED_FAST
AnnaBridge 171:3a7713b1edbc 1656 #define __HAL_I2C_SPEED I2C_SPEED
AnnaBridge 171:3a7713b1edbc 1657 #define __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE
AnnaBridge 171:3a7713b1edbc 1658 #define __HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READ
AnnaBridge 171:3a7713b1edbc 1659 #define __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS
AnnaBridge 171:3a7713b1edbc 1660 #define __HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITE
AnnaBridge 171:3a7713b1edbc 1661 #define __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ
AnnaBridge 171:3a7713b1edbc 1662 #define __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB
AnnaBridge 171:3a7713b1edbc 1663 #define __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB
AnnaBridge 171:3a7713b1edbc 1664 #define __HAL_I2C_FREQRANGE I2C_FREQRANGE
AnnaBridge 171:3a7713b1edbc 1665 /**
AnnaBridge 171:3a7713b1edbc 1666 * @}
AnnaBridge 171:3a7713b1edbc 1667 */
AnnaBridge 171:3a7713b1edbc 1668
AnnaBridge 171:3a7713b1edbc 1669 /** @defgroup HAL_I2S_Aliased_Macros HAL I2S Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1670 * @{
AnnaBridge 171:3a7713b1edbc 1671 */
AnnaBridge 171:3a7713b1edbc 1672
AnnaBridge 171:3a7713b1edbc 1673 #define IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE
AnnaBridge 171:3a7713b1edbc 1674 #define IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT
AnnaBridge 171:3a7713b1edbc 1675
AnnaBridge 171:3a7713b1edbc 1676 /**
AnnaBridge 171:3a7713b1edbc 1677 * @}
AnnaBridge 171:3a7713b1edbc 1678 */
AnnaBridge 171:3a7713b1edbc 1679
AnnaBridge 171:3a7713b1edbc 1680 /** @defgroup HAL_IRDA_Aliased_Macros HAL IRDA Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1681 * @{
AnnaBridge 171:3a7713b1edbc 1682 */
AnnaBridge 171:3a7713b1edbc 1683
AnnaBridge 171:3a7713b1edbc 1684 #define __IRDA_DISABLE __HAL_IRDA_DISABLE
AnnaBridge 171:3a7713b1edbc 1685 #define __IRDA_ENABLE __HAL_IRDA_ENABLE
AnnaBridge 171:3a7713b1edbc 1686
AnnaBridge 171:3a7713b1edbc 1687 #define __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE
AnnaBridge 171:3a7713b1edbc 1688 #define __HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION
AnnaBridge 171:3a7713b1edbc 1689 #define __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE
AnnaBridge 171:3a7713b1edbc 1690 #define __IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION
AnnaBridge 171:3a7713b1edbc 1691
AnnaBridge 171:3a7713b1edbc 1692 #define IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLE
AnnaBridge 171:3a7713b1edbc 1693
AnnaBridge 171:3a7713b1edbc 1694
AnnaBridge 171:3a7713b1edbc 1695 /**
AnnaBridge 171:3a7713b1edbc 1696 * @}
AnnaBridge 171:3a7713b1edbc 1697 */
AnnaBridge 171:3a7713b1edbc 1698
AnnaBridge 171:3a7713b1edbc 1699
AnnaBridge 171:3a7713b1edbc 1700 /** @defgroup HAL_IWDG_Aliased_Macros HAL IWDG Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1701 * @{
AnnaBridge 171:3a7713b1edbc 1702 */
AnnaBridge 171:3a7713b1edbc 1703 #define __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS
AnnaBridge 171:3a7713b1edbc 1704 #define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS
AnnaBridge 171:3a7713b1edbc 1705 /**
AnnaBridge 171:3a7713b1edbc 1706 * @}
AnnaBridge 171:3a7713b1edbc 1707 */
AnnaBridge 171:3a7713b1edbc 1708
AnnaBridge 171:3a7713b1edbc 1709
AnnaBridge 171:3a7713b1edbc 1710 /** @defgroup HAL_LPTIM_Aliased_Macros HAL LPTIM Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1711 * @{
AnnaBridge 171:3a7713b1edbc 1712 */
AnnaBridge 171:3a7713b1edbc 1713
AnnaBridge 171:3a7713b1edbc 1714 #define __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT
AnnaBridge 171:3a7713b1edbc 1715 #define __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT
AnnaBridge 171:3a7713b1edbc 1716 #define __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE
AnnaBridge 171:3a7713b1edbc 1717
AnnaBridge 171:3a7713b1edbc 1718 /**
AnnaBridge 171:3a7713b1edbc 1719 * @}
AnnaBridge 171:3a7713b1edbc 1720 */
AnnaBridge 171:3a7713b1edbc 1721
AnnaBridge 171:3a7713b1edbc 1722
AnnaBridge 171:3a7713b1edbc 1723 /** @defgroup HAL_OPAMP_Aliased_Macros HAL OPAMP Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1724 * @{
AnnaBridge 171:3a7713b1edbc 1725 */
AnnaBridge 171:3a7713b1edbc 1726 #define __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD
AnnaBridge 171:3a7713b1edbc 1727 #define __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX
AnnaBridge 171:3a7713b1edbc 1728 #define __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX
AnnaBridge 171:3a7713b1edbc 1729 #define __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX
AnnaBridge 171:3a7713b1edbc 1730 #define __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX
AnnaBridge 171:3a7713b1edbc 1731 #define __OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_L
AnnaBridge 171:3a7713b1edbc 1732 #define __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H
AnnaBridge 171:3a7713b1edbc 1733 #define __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM
AnnaBridge 171:3a7713b1edbc 1734 #define __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES
AnnaBridge 171:3a7713b1edbc 1735 #define __OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELX
AnnaBridge 171:3a7713b1edbc 1736 #define __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT
AnnaBridge 171:3a7713b1edbc 1737 #define __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION
AnnaBridge 171:3a7713b1edbc 1738 #define __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET
AnnaBridge 171:3a7713b1edbc 1739
AnnaBridge 171:3a7713b1edbc 1740 /**
AnnaBridge 171:3a7713b1edbc 1741 * @}
AnnaBridge 171:3a7713b1edbc 1742 */
AnnaBridge 171:3a7713b1edbc 1743
AnnaBridge 171:3a7713b1edbc 1744
AnnaBridge 171:3a7713b1edbc 1745 /** @defgroup HAL_PWR_Aliased_Macros HAL PWR Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1746 * @{
AnnaBridge 171:3a7713b1edbc 1747 */
AnnaBridge 171:3a7713b1edbc 1748 #define __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT
AnnaBridge 171:3a7713b1edbc 1749 #define __HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT
AnnaBridge 171:3a7713b1edbc 1750 #define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 1751 #define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 1752 #define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
AnnaBridge 171:3a7713b1edbc 1753 #define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
AnnaBridge 171:3a7713b1edbc 1754 #define __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE
AnnaBridge 171:3a7713b1edbc 1755 #define __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE
AnnaBridge 171:3a7713b1edbc 1756 #define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE
AnnaBridge 171:3a7713b1edbc 1757 #define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE
AnnaBridge 171:3a7713b1edbc 1758 #define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE
AnnaBridge 171:3a7713b1edbc 1759 #define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE
AnnaBridge 171:3a7713b1edbc 1760 #define __HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLine
AnnaBridge 171:3a7713b1edbc 1761 #define __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine
AnnaBridge 171:3a7713b1edbc 1762 #define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig
AnnaBridge 171:3a7713b1edbc 1763 #define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig
AnnaBridge 171:3a7713b1edbc 1764 #define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0)
AnnaBridge 171:3a7713b1edbc 1765 #define __HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT
AnnaBridge 171:3a7713b1edbc 1766 #define __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT
AnnaBridge 171:3a7713b1edbc 1767 #define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 1768 #define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 1769 #define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
AnnaBridge 171:3a7713b1edbc 1770 #define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
AnnaBridge 171:3a7713b1edbc 1771 #define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 1772 #define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
AnnaBridge 171:3a7713b1edbc 1773 #define __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0)
AnnaBridge 171:3a7713b1edbc 1774 #define __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0)
AnnaBridge 171:3a7713b1edbc 1775 #define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention
AnnaBridge 171:3a7713b1edbc 1776 #define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetention
AnnaBridge 171:3a7713b1edbc 1777 #define __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2
AnnaBridge 171:3a7713b1edbc 1778 #define __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2
AnnaBridge 171:3a7713b1edbc 1779 #define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 1780 #define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 1781 #define __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB
AnnaBridge 171:3a7713b1edbc 1782 #define __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB
AnnaBridge 171:3a7713b1edbc 1783
AnnaBridge 171:3a7713b1edbc 1784 #if defined (STM32F4)
AnnaBridge 171:3a7713b1edbc 1785 #define __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_ENABLE_IT()
AnnaBridge 171:3a7713b1edbc 1786 #define __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_DISABLE_IT()
AnnaBridge 171:3a7713b1edbc 1787 #define __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GET_FLAG()
AnnaBridge 171:3a7713b1edbc 1788 #define __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_CLEAR_FLAG()
AnnaBridge 171:3a7713b1edbc 1789 #define __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GENERATE_SWIT()
AnnaBridge 171:3a7713b1edbc 1790 #else
AnnaBridge 171:3a7713b1edbc 1791 #define __HAL_PVD_EXTI_CLEAR_FLAG __HAL_PWR_PVD_EXTI_CLEAR_FLAG
AnnaBridge 171:3a7713b1edbc 1792 #define __HAL_PVD_EXTI_DISABLE_IT __HAL_PWR_PVD_EXTI_DISABLE_IT
AnnaBridge 171:3a7713b1edbc 1793 #define __HAL_PVD_EXTI_ENABLE_IT __HAL_PWR_PVD_EXTI_ENABLE_IT
AnnaBridge 171:3a7713b1edbc 1794 #define __HAL_PVD_EXTI_GENERATE_SWIT __HAL_PWR_PVD_EXTI_GENERATE_SWIT
AnnaBridge 171:3a7713b1edbc 1795 #define __HAL_PVD_EXTI_GET_FLAG __HAL_PWR_PVD_EXTI_GET_FLAG
AnnaBridge 171:3a7713b1edbc 1796 #endif /* STM32F4 */
AnnaBridge 171:3a7713b1edbc 1797 /**
AnnaBridge 171:3a7713b1edbc 1798 * @}
AnnaBridge 171:3a7713b1edbc 1799 */
AnnaBridge 171:3a7713b1edbc 1800
AnnaBridge 171:3a7713b1edbc 1801
AnnaBridge 171:3a7713b1edbc 1802 /** @defgroup HAL_RCC_Aliased HAL RCC Aliased maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 1803 * @{
AnnaBridge 171:3a7713b1edbc 1804 */
AnnaBridge 171:3a7713b1edbc 1805
AnnaBridge 171:3a7713b1edbc 1806 #define RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI
AnnaBridge 171:3a7713b1edbc 1807 #define RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSI
AnnaBridge 171:3a7713b1edbc 1808
AnnaBridge 171:3a7713b1edbc 1809 #define HAL_RCC_CCSCallback HAL_RCC_CSSCallback
AnnaBridge 171:3a7713b1edbc 1810 #define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())
AnnaBridge 171:3a7713b1edbc 1811
AnnaBridge 171:3a7713b1edbc 1812 #define __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1813 #define __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1814 #define __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1815 #define __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1816 #define __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1817 #define __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1818 #define __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1819 #define __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1820 #define __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1821 #define __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1822 #define __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1823 #define __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1824 #define __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1825 #define __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1826 #define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1827 #define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1828 #define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1829 #define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1830 #define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1831 #define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1832 #define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1833 #define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1834 #define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1835 #define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1836 #define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1837 #define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1838 #define __CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1839 #define __CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1840 #define __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1841 #define __CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1842 #define __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1843 #define __CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1844 #define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1845 #define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1846 #define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1847 #define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1848 #define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1849 #define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1850 #define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1851 #define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1852 #define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1853 #define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1854 #define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1855 #define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1856 #define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1857 #define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1858 #define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1859 #define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1860 #define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1861 #define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1862 #define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1863 #define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1864 #define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1865 #define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1866 #define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1867 #define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1868 #define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1869 #define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1870 #define __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1871 #define __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1872 #define __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1873 #define __CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1874 #define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1875 #define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1876 #define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1877 #define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1878 #define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1879 #define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1880 #define __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1881 #define __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1882 #define __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1883 #define __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1884 #define __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1885 #define __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1886 #define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1887 #define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1888 #define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1889 #define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1890 #define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1891 #define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1892 #define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1893 #define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1894 #define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1895 #define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1896 #define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1897 #define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1898 #define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1899 #define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1900 #define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1901 #define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1902 #define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1903 #define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1904 #define __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1905 #define __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1906 #define __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1907 #define __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1908 #define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1909 #define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1910 #define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1911 #define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1912 #define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1913 #define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1914 #define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1915 #define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1916 #define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1917 #define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1918 #define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1919 #define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1920 #define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1921 #define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1922 #define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1923 #define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1924 #define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1925 #define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1926 #define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1927 #define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1928 #define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1929 #define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1930 #define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1931 #define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1932 #define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1933 #define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1934 #define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1935 #define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1936 #define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1937 #define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1938 #define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1939 #define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1940 #define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1941 #define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1942 #define __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1943 #define __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1944 #define __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1945 #define __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1946 #define __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1947 #define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1948 #define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1949 #define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1950 #define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1951 #define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1952 #define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1953 #define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1954 #define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1955 #define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1956 #define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1957 #define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1958 #define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1959 #define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1960 #define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1961 #define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1962 #define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1963 #define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1964 #define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1965 #define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1966 #define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1967 #define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1968 #define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1969 #define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1970 #define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1971 #define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1972 #define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1973 #define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1974 #define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1975 #define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1976 #define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1977 #define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1978 #define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1979 #define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1980 #define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1981 #define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1982 #define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1983 #define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1984 #define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1985 #define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1986 #define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1987 #define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1988 #define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1989 #define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1990 #define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1991 #define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1992 #define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1993 #define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 1994 #define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 1995 #define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 1996 #define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 1997 #define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 1998 #define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 1999 #define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2000 #define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2001 #define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2002 #define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2003 #define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2004 #define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2005 #define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2006 #define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2007 #define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2008 #define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2009 #define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2010 #define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2011 #define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2012 #define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2013 #define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2014 #define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2015 #define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2016 #define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2017 #define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2018 #define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2019 #define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2020 #define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2021 #define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2022 #define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2023 #define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2024 #define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2025 #define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2026 #define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2027 #define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2028 #define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2029 #define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2030 #define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2031 #define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2032 #define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2033 #define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2034 #define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2035 #define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2036 #define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2037 #define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2038 #define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2039 #define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2040 #define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2041 #define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2042 #define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2043 #define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2044 #define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2045 #define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2046 #define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2047 #define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2048 #define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2049 #define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2050 #define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2051 #define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2052 #define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2053 #define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2054 #define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2055 #define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2056 #define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2057 #define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2058 #define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2059 #define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2060 #define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2061 #define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2062 #define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2063 #define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2064 #define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2065 #define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2066 #define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2067 #define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2068 #define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2069 #define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2070 #define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2071 #define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2072 #define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2073 #define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2074 #define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2075 #define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2076 #define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2077 #define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2078 #define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2079 #define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2080 #define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2081 #define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2082 #define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2083 #define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2084 #define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2085 #define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2086 #define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2087 #define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2088 #define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2089 #define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2090 #define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2091 #define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2092 #define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2093 #define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2094 #define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2095 #define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2096 #define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2097 #define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2098 #define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2099 #define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2100 #define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2101 #define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2102 #define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2103 #define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2104 #define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2105 #define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2106 #define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2107 #define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2108 #define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2109 #define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2110 #define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2111 #define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2112 #define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2113 #define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2114 #define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2115 #define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2116 #define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2117 #define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2118 #define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2119 #define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2120 #define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2121 #define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2122 #define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2123 #define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2124 #define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2125 #define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2126 #define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2127 #define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2128 #define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2129 #define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2130 #define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2131 #define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2132 #define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2133 #define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2134 #define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2135 #define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2136 #define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2137 #define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2138 #define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2139 #define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2140 #define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2141 #define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2142 #define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2143 #define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2144 #define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2145 #define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2146 #define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2147 #define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2148 #define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2149 #define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2150 #define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2151 #define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2152 #define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2153 #define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2154 #define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2155 #define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2156 #define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2157 #define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2158 #define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2159 #define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2160 #define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2161 #define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2162 #define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2163 #define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2164 #define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2165 #define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2166 #define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2167 #define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2168 #define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2169 #define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2170 #define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2171 #define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2172 #define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2173 #define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2174 #define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2175 #define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2176 #define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2177 #define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2178 #define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2179 #define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2180 #define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2181 #define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2182 #define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2183 #define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2184 #define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2185 #define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2186 #define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2187 #define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2188 #define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2189 #define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2190 #define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2191 #define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2192 #define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2193 #define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2194 #define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2195 #define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2196 #define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2197 #define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2198 #define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2199 #define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2200 #define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2201 #define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2202 #define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2203 #define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2204 #define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2205 #define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2206 #define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2207 #define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2208 #define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2209 #define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2210 #define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2211 #define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2212 #define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2213 #define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2214 #define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2215 #define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2216 #define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2217 #define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2218 #define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2219 #define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2220 #define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2221 #define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2222 #define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2223 #define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2224 #define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2225 #define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2226 #define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2227 #define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2228 #define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2229 #define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2230 #define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2231 #define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2232 #define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2233 #define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2234 #define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2235 #define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2236 #define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2237 #define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2238 #define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2239 #define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2240 #define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2241 #define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2242 #define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2243 #define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2244 #define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2245 #define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2246 #define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2247 #define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2248 #define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2249 #define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2250 #define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2251 #define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2252 #define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2253 #define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2254 #define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2255 #define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2256 #define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2257 #define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2258 #define __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2259 #define __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2260 #define __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2261 #define __USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2262 #define __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2263 #define __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2264 #define __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2265 #define __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2266 #define __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2267 #define __USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2268 #define __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2269 #define __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2270 #define __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2271 #define __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2272 #define __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2273 #define __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2274 #define __USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2275 #define __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2276 #define __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2277 #define __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2278 #define __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2279 #define __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2280 #define __USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2281 #define __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2282 #define __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2283 #define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2284 #define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2285 #define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2286 #define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2287 #define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2288 #define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2289 #define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2290 #define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2291 #define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2292 #define __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2293 #define __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2294 #define __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2295 #define __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2296 #define __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2297 #define __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2298 #define __TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2299 #define __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2300 #define __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2301 #define __TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2302 #define __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2303 #define __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2304 #define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2305 #define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2306 #define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2307 #define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2308 #define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2309 #define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2310 #define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE
AnnaBridge 171:3a7713b1edbc 2311 #define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE
AnnaBridge 171:3a7713b1edbc 2312
AnnaBridge 171:3a7713b1edbc 2313 #define __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2314 #define __USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2315 #define __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2316 #define __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2317 #define __USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2318 #define __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2319 #define __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2320 #define __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2321 #define __TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2322 #define __TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2323 #define __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2324 #define __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2325 #define __TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2326 #define __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2327 #define __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2328 #define __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2329 #define __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2330 #define __ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2331 #define __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2332 #define __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2333 #define __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2334 #define __HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2335 #define __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2336 #define __HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2337 #define __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2338 #define __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2339 #define __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2340 #define __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2341 #define __SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2342 #define __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2343 #define __SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2344 #define __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2345 #define __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2346 #define __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2347 #define __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2348 #define __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2349 #define __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2350 #define __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2351 #define __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2352 #define __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2353 #define __LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2354 #define __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2355 #define __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2356 #define __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2357 #define __ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2358 #define __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2359 #define __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2360 #define __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2361 #define __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2362 #define __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2363 #define __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2364 #define __TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2365 #define __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2366 #define __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2367 #define __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2368 #define __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2369 #define __BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2370 #define __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2371 #define __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2372 #define __USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2373 #define __USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2374 #define __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2375 #define __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2376 #define __USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2377 #define __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2378 #define __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2379 #define __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2380 #define __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2381 #define __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2382 #define __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2383 #define __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2384 #define __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2385 #define __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2386 #define __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2387 #define __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2388 #define __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2389 #define __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2390 #define __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2391 #define __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2392 #define __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2393 #define __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2394 #define __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2395 #define __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2396 #define __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2397 #define __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2398 #define __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2399 #define __GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2400 #define __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2401 #define __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2402 #define __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2403 #define __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2404 #define __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2405 #define __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2406 #define __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2407 #define __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2408 #define __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2409 #define __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2410 #define __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2411 #define __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2412 #define __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2413 #define __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2414 #define __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2415 #define __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2416 #define __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2417 #define __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2418 #define __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2419 #define __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2420 #define __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2421 #define __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2422 #define __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2423 #define __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2424 #define __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2425 #define __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2426 #define __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2427 #define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2428 #define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2429 #define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED
AnnaBridge 171:3a7713b1edbc 2430 #define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED
AnnaBridge 171:3a7713b1edbc 2431 #define __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2432 #define __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2433 #define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2434 #define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2435 #define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED
AnnaBridge 171:3a7713b1edbc 2436 #define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED
AnnaBridge 171:3a7713b1edbc 2437 #define __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2438 #define __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2439 #define __CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2440 #define __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2441 #define __DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2442 #define __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2443 #define __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2444 #define __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2445 #define __ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2446 #define __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2447 #define __FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2448 #define __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2449 #define __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2450 #define __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2451 #define __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2452 #define __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2453 #define __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2454 #define __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2455 #define __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2456 #define __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2457 #define __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2458 #define __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2459 #define __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2460 #define __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2461
AnnaBridge 171:3a7713b1edbc 2462 /* alias define maintained for legacy */
AnnaBridge 171:3a7713b1edbc 2463 #define __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2464 #define __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2465
AnnaBridge 171:3a7713b1edbc 2466 #define __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2467 #define __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2468 #define __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2469 #define __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2470 #define __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2471 #define __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2472 #define __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2473 #define __DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2474 #define __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2475 #define __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2476 #define __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2477 #define __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2478 #define __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2479 #define __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2480 #define __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2481 #define __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2482 #define __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2483 #define __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2484 #define __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2485 #define __SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2486 #define __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2487 #define __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2488
AnnaBridge 171:3a7713b1edbc 2489 #define __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2490 #define __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2491 #define __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2492 #define __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2493 #define __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2494 #define __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2495 #define __DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2496 #define __DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2497 #define __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2498 #define __TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2499 #define __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2500 #define __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2501 #define __TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2502 #define __TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2503 #define __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2504 #define __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2505 #define __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2506 #define __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2507 #define __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2508 #define __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2509 #define __SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2510 #define __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2511
AnnaBridge 171:3a7713b1edbc 2512 #define __ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2513 #define __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2514 #define __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2515 #define __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2516 #define __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2517 #define __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2518 #define __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2519 #define __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2520 #define __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2521 #define __CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2522 #define __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2523 #define __DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2524 #define __DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2525 #define __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2526 #define __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2527 #define __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2528 #define __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2529 #define __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2530 #define __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2531 #define __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2532 #define __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2533 #define __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2534 #define __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2535 #define __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2536 #define __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2537 #define __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2538 #define __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2539 #define __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2540 #define __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2541 #define __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2542 #define __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2543 #define __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2544 #define __GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2545 #define __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2546 #define __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2547 #define __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2548 #define __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2549 #define __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2550 #define __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2551 #define __HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2552 #define __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2553 #define __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2554 #define __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2555 #define __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2556 #define __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2557 #define __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2558 #define __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2559 #define __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2560 #define __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2561 #define __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2562 #define __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2563 #define __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2564 #define __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2565 #define __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2566 #define __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2567 #define __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2568 #define __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2569 #define __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2570 #define __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2571 #define __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2572 #define __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2573 #define __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2574 #define __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2575 #define __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2576 #define __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2577 #define __SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2578 #define __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2579 #define __TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2580 #define __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2581 #define __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2582 #define __TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2583 #define __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2584 #define __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2585 #define __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2586 #define __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2587 #define __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2588 #define __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2589 #define __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2590 #define __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2591 #define __TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2592 #define __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2593 #define __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2594 #define __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2595 #define __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2596 #define __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2597 #define __TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2598 #define __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2599 #define __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2600 #define __TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2601 #define __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2602 #define __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2603 #define __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2604 #define __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2605 #define __TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2606 #define __TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2607 #define __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2608 #define __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2609 #define __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2610 #define __TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2611 #define __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2612 #define __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2613 #define __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2614 #define __UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2615 #define __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2616 #define __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2617 #define __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2618 #define __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2619 #define __USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2620 #define __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2621 #define __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2622 #define __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2623 #define __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2624 #define __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2625 #define __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2626 #define __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2627 #define __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2628
AnnaBridge 171:3a7713b1edbc 2629 #if defined(STM32F4)
AnnaBridge 171:3a7713b1edbc 2630 #define __HAL_RCC_SDMMC1_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2631 #define __HAL_RCC_SDMMC1_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2632 #define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2633 #define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2634 #define __HAL_RCC_SDMMC1_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2635 #define __HAL_RCC_SDMMC1_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2636 #define __HAL_RCC_SDMMC1_IS_CLK_ENABLED __HAL_RCC_SDIO_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2637 #define __HAL_RCC_SDMMC1_IS_CLK_DISABLED __HAL_RCC_SDIO_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2638 #define Sdmmc1ClockSelection SdioClockSelection
AnnaBridge 171:3a7713b1edbc 2639 #define RCC_PERIPHCLK_SDMMC1 RCC_PERIPHCLK_SDIO
AnnaBridge 171:3a7713b1edbc 2640 #define RCC_SDMMC1CLKSOURCE_CLK48 RCC_SDIOCLKSOURCE_CK48
AnnaBridge 171:3a7713b1edbc 2641 #define RCC_SDMMC1CLKSOURCE_SYSCLK RCC_SDIOCLKSOURCE_SYSCLK
AnnaBridge 171:3a7713b1edbc 2642 #define __HAL_RCC_SDMMC1_CONFIG __HAL_RCC_SDIO_CONFIG
AnnaBridge 171:3a7713b1edbc 2643 #define __HAL_RCC_GET_SDMMC1_SOURCE __HAL_RCC_GET_SDIO_SOURCE
AnnaBridge 171:3a7713b1edbc 2644 #endif
AnnaBridge 171:3a7713b1edbc 2645
AnnaBridge 171:3a7713b1edbc 2646 #if defined(STM32F7) || defined(STM32L4)
AnnaBridge 171:3a7713b1edbc 2647 #define __HAL_RCC_SDIO_FORCE_RESET __HAL_RCC_SDMMC1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2648 #define __HAL_RCC_SDIO_RELEASE_RESET __HAL_RCC_SDMMC1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2649 #define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2650 #define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2651 #define __HAL_RCC_SDIO_CLK_ENABLE __HAL_RCC_SDMMC1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2652 #define __HAL_RCC_SDIO_CLK_DISABLE __HAL_RCC_SDMMC1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2653 #define __HAL_RCC_SDIO_IS_CLK_ENABLED __HAL_RCC_SDMMC1_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2654 #define __HAL_RCC_SDIO_IS_CLK_DISABLED __HAL_RCC_SDMMC1_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2655 #define SdioClockSelection Sdmmc1ClockSelection
AnnaBridge 171:3a7713b1edbc 2656 #define RCC_PERIPHCLK_SDIO RCC_PERIPHCLK_SDMMC1
AnnaBridge 171:3a7713b1edbc 2657 #define __HAL_RCC_SDIO_CONFIG __HAL_RCC_SDMMC1_CONFIG
AnnaBridge 171:3a7713b1edbc 2658 #define __HAL_RCC_GET_SDIO_SOURCE __HAL_RCC_GET_SDMMC1_SOURCE
AnnaBridge 171:3a7713b1edbc 2659 #endif
AnnaBridge 171:3a7713b1edbc 2660
AnnaBridge 171:3a7713b1edbc 2661 #if defined(STM32H7)
AnnaBridge 171:3a7713b1edbc 2662 #define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_ENABLE()
AnnaBridge 171:3a7713b1edbc 2663 #define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE()
AnnaBridge 171:3a7713b1edbc 2664 #define __HAL_RCC_USB_OTG_HS_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_DISABLE()
AnnaBridge 171:3a7713b1edbc 2665 #define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE()
AnnaBridge 171:3a7713b1edbc 2666 #define __HAL_RCC_USB_OTG_HS_FORCE_RESET() __HAL_RCC_USB1_OTG_HS_FORCE_RESET()
AnnaBridge 171:3a7713b1edbc 2667 #define __HAL_RCC_USB_OTG_HS_RELEASE_RESET() __HAL_RCC_USB1_OTG_HS_RELEASE_RESET()
AnnaBridge 171:3a7713b1edbc 2668 #define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE()
AnnaBridge 171:3a7713b1edbc 2669 #define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE()
AnnaBridge 171:3a7713b1edbc 2670 #define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE()
AnnaBridge 171:3a7713b1edbc 2671 #define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE()
AnnaBridge 171:3a7713b1edbc 2672
AnnaBridge 171:3a7713b1edbc 2673 #define __HAL_RCC_USB_OTG_FS_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_ENABLE()
AnnaBridge 171:3a7713b1edbc 2674 #define __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE()
AnnaBridge 171:3a7713b1edbc 2675 #define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_DISABLE()
AnnaBridge 171:3a7713b1edbc 2676 #define __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE()
AnnaBridge 171:3a7713b1edbc 2677 #define __HAL_RCC_USB_OTG_FS_FORCE_RESET() __HAL_RCC_USB2_OTG_FS_FORCE_RESET()
AnnaBridge 171:3a7713b1edbc 2678 #define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() __HAL_RCC_USB2_OTG_FS_RELEASE_RESET()
AnnaBridge 171:3a7713b1edbc 2679 #define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE()
AnnaBridge 171:3a7713b1edbc 2680 #define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE()
AnnaBridge 171:3a7713b1edbc 2681 #define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE()
AnnaBridge 171:3a7713b1edbc 2682 #define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE()
AnnaBridge 171:3a7713b1edbc 2683 #endif
AnnaBridge 171:3a7713b1edbc 2684
AnnaBridge 171:3a7713b1edbc 2685 #if defined(STM32F7)
AnnaBridge 171:3a7713b1edbc 2686 #define RCC_SDIOCLKSOURCE_CLK48 RCC_SDMMC1CLKSOURCE_CLK48
AnnaBridge 171:3a7713b1edbc 2687 #define RCC_SDIOCLKSOURCE_SYSCLK RCC_SDMMC1CLKSOURCE_SYSCLK
AnnaBridge 171:3a7713b1edbc 2688 #endif
AnnaBridge 171:3a7713b1edbc 2689
AnnaBridge 171:3a7713b1edbc 2690 #define __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG
AnnaBridge 171:3a7713b1edbc 2691 #define __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG
AnnaBridge 171:3a7713b1edbc 2692
AnnaBridge 171:3a7713b1edbc 2693 #define __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE
AnnaBridge 171:3a7713b1edbc 2694
AnnaBridge 171:3a7713b1edbc 2695 #define IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGE
AnnaBridge 171:3a7713b1edbc 2696 #define IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE
AnnaBridge 171:3a7713b1edbc 2697 #define IS_RCC_SYSCLK_DIV IS_RCC_HCLK
AnnaBridge 171:3a7713b1edbc 2698 #define IS_RCC_HCLK_DIV IS_RCC_PCLK
AnnaBridge 171:3a7713b1edbc 2699 #define IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK
AnnaBridge 171:3a7713b1edbc 2700
AnnaBridge 171:3a7713b1edbc 2701 #define RCC_IT_HSI14 RCC_IT_HSI14RDY
AnnaBridge 171:3a7713b1edbc 2702
AnnaBridge 171:3a7713b1edbc 2703 #define RCC_IT_CSSLSE RCC_IT_LSECSS
AnnaBridge 171:3a7713b1edbc 2704 #define RCC_IT_CSSHSE RCC_IT_CSS
AnnaBridge 171:3a7713b1edbc 2705
AnnaBridge 171:3a7713b1edbc 2706 #define RCC_PLLMUL_3 RCC_PLL_MUL3
AnnaBridge 171:3a7713b1edbc 2707 #define RCC_PLLMUL_4 RCC_PLL_MUL4
AnnaBridge 171:3a7713b1edbc 2708 #define RCC_PLLMUL_6 RCC_PLL_MUL6
AnnaBridge 171:3a7713b1edbc 2709 #define RCC_PLLMUL_8 RCC_PLL_MUL8
AnnaBridge 171:3a7713b1edbc 2710 #define RCC_PLLMUL_12 RCC_PLL_MUL12
AnnaBridge 171:3a7713b1edbc 2711 #define RCC_PLLMUL_16 RCC_PLL_MUL16
AnnaBridge 171:3a7713b1edbc 2712 #define RCC_PLLMUL_24 RCC_PLL_MUL24
AnnaBridge 171:3a7713b1edbc 2713 #define RCC_PLLMUL_32 RCC_PLL_MUL32
AnnaBridge 171:3a7713b1edbc 2714 #define RCC_PLLMUL_48 RCC_PLL_MUL48
AnnaBridge 171:3a7713b1edbc 2715
AnnaBridge 171:3a7713b1edbc 2716 #define RCC_PLLDIV_2 RCC_PLL_DIV2
AnnaBridge 171:3a7713b1edbc 2717 #define RCC_PLLDIV_3 RCC_PLL_DIV3
AnnaBridge 171:3a7713b1edbc 2718 #define RCC_PLLDIV_4 RCC_PLL_DIV4
AnnaBridge 171:3a7713b1edbc 2719
AnnaBridge 171:3a7713b1edbc 2720 #define IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE
AnnaBridge 171:3a7713b1edbc 2721 #define __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG
AnnaBridge 171:3a7713b1edbc 2722 #define RCC_MCO_NODIV RCC_MCODIV_1
AnnaBridge 171:3a7713b1edbc 2723 #define RCC_MCO_DIV1 RCC_MCODIV_1
AnnaBridge 171:3a7713b1edbc 2724 #define RCC_MCO_DIV2 RCC_MCODIV_2
AnnaBridge 171:3a7713b1edbc 2725 #define RCC_MCO_DIV4 RCC_MCODIV_4
AnnaBridge 171:3a7713b1edbc 2726 #define RCC_MCO_DIV8 RCC_MCODIV_8
AnnaBridge 171:3a7713b1edbc 2727 #define RCC_MCO_DIV16 RCC_MCODIV_16
AnnaBridge 171:3a7713b1edbc 2728 #define RCC_MCO_DIV32 RCC_MCODIV_32
AnnaBridge 171:3a7713b1edbc 2729 #define RCC_MCO_DIV64 RCC_MCODIV_64
AnnaBridge 171:3a7713b1edbc 2730 #define RCC_MCO_DIV128 RCC_MCODIV_128
AnnaBridge 171:3a7713b1edbc 2731 #define RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCK
AnnaBridge 171:3a7713b1edbc 2732 #define RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI
AnnaBridge 171:3a7713b1edbc 2733 #define RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE
AnnaBridge 171:3a7713b1edbc 2734 #define RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK
AnnaBridge 171:3a7713b1edbc 2735 #define RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI
AnnaBridge 171:3a7713b1edbc 2736 #define RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14
AnnaBridge 171:3a7713b1edbc 2737 #define RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48
AnnaBridge 171:3a7713b1edbc 2738 #define RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE
AnnaBridge 171:3a7713b1edbc 2739 #define RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLK
AnnaBridge 171:3a7713b1edbc 2740 #define RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK
AnnaBridge 171:3a7713b1edbc 2741 #define RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2
AnnaBridge 171:3a7713b1edbc 2742
AnnaBridge 171:3a7713b1edbc 2743 #define RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK
AnnaBridge 171:3a7713b1edbc 2744
AnnaBridge 171:3a7713b1edbc 2745 #define RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1
AnnaBridge 171:3a7713b1edbc 2746 #define RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL
AnnaBridge 171:3a7713b1edbc 2747 #define RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI
AnnaBridge 171:3a7713b1edbc 2748 #define RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL
AnnaBridge 171:3a7713b1edbc 2749 #define RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL
AnnaBridge 171:3a7713b1edbc 2750 #define RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5
AnnaBridge 171:3a7713b1edbc 2751 #define RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2
AnnaBridge 171:3a7713b1edbc 2752 #define RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3
AnnaBridge 171:3a7713b1edbc 2753
AnnaBridge 171:3a7713b1edbc 2754 #define HSION_BitNumber RCC_HSION_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2755 #define HSION_BITNUMBER RCC_HSION_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2756 #define HSEON_BitNumber RCC_HSEON_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2757 #define HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2758 #define MSION_BITNUMBER RCC_MSION_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2759 #define CSSON_BitNumber RCC_CSSON_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2760 #define CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2761 #define PLLON_BitNumber RCC_PLLON_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2762 #define PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2763 #define PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2764 #define I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2765 #define RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2766 #define RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2767 #define BDRST_BitNumber RCC_BDRST_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2768 #define BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2769 #define RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2770 #define LSION_BitNumber RCC_LSION_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2771 #define LSION_BITNUMBER RCC_LSION_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2772 #define LSEON_BitNumber RCC_LSEON_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2773 #define LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2774 #define LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2775 #define PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2776 #define TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2777 #define RMVF_BitNumber RCC_RMVF_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2778 #define RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2779 #define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER
AnnaBridge 171:3a7713b1edbc 2780 #define CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS
AnnaBridge 171:3a7713b1edbc 2781 #define CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESS
AnnaBridge 171:3a7713b1edbc 2782 #define CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESS
AnnaBridge 171:3a7713b1edbc 2783 #define BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS
AnnaBridge 171:3a7713b1edbc 2784 #define DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE
AnnaBridge 171:3a7713b1edbc 2785 #define LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE
AnnaBridge 171:3a7713b1edbc 2786
AnnaBridge 171:3a7713b1edbc 2787 #define CR_HSION_BB RCC_CR_HSION_BB
AnnaBridge 171:3a7713b1edbc 2788 #define CR_CSSON_BB RCC_CR_CSSON_BB
AnnaBridge 171:3a7713b1edbc 2789 #define CR_PLLON_BB RCC_CR_PLLON_BB
AnnaBridge 171:3a7713b1edbc 2790 #define CR_PLLI2SON_BB RCC_CR_PLLI2SON_BB
AnnaBridge 171:3a7713b1edbc 2791 #define CR_MSION_BB RCC_CR_MSION_BB
AnnaBridge 171:3a7713b1edbc 2792 #define CSR_LSION_BB RCC_CSR_LSION_BB
AnnaBridge 171:3a7713b1edbc 2793 #define CSR_LSEON_BB RCC_CSR_LSEON_BB
AnnaBridge 171:3a7713b1edbc 2794 #define CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB
AnnaBridge 171:3a7713b1edbc 2795 #define CSR_RTCEN_BB RCC_CSR_RTCEN_BB
AnnaBridge 171:3a7713b1edbc 2796 #define CSR_RTCRST_BB RCC_CSR_RTCRST_BB
AnnaBridge 171:3a7713b1edbc 2797 #define CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB
AnnaBridge 171:3a7713b1edbc 2798 #define BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB
AnnaBridge 171:3a7713b1edbc 2799 #define BDCR_BDRST_BB RCC_BDCR_BDRST_BB
AnnaBridge 171:3a7713b1edbc 2800 #define CR_HSEON_BB RCC_CR_HSEON_BB
AnnaBridge 171:3a7713b1edbc 2801 #define CSR_RMVF_BB RCC_CSR_RMVF_BB
AnnaBridge 171:3a7713b1edbc 2802 #define CR_PLLSAION_BB RCC_CR_PLLSAION_BB
AnnaBridge 171:3a7713b1edbc 2803 #define DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB
AnnaBridge 171:3a7713b1edbc 2804
AnnaBridge 171:3a7713b1edbc 2805 #define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE
AnnaBridge 171:3a7713b1edbc 2806 #define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE
AnnaBridge 171:3a7713b1edbc 2807 #define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE
AnnaBridge 171:3a7713b1edbc 2808 #define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE
AnnaBridge 171:3a7713b1edbc 2809 #define __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE
AnnaBridge 171:3a7713b1edbc 2810
AnnaBridge 171:3a7713b1edbc 2811 #define __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT
AnnaBridge 171:3a7713b1edbc 2812
AnnaBridge 171:3a7713b1edbc 2813 #define RCC_CRS_SYNCWARM RCC_CRS_SYNCWARN
AnnaBridge 171:3a7713b1edbc 2814 #define RCC_CRS_TRIMOV RCC_CRS_TRIMOVF
AnnaBridge 171:3a7713b1edbc 2815
AnnaBridge 171:3a7713b1edbc 2816 #define RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48
AnnaBridge 171:3a7713b1edbc 2817 #define RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ
AnnaBridge 171:3a7713b1edbc 2818 #define RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP
AnnaBridge 171:3a7713b1edbc 2819 #define RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQ
AnnaBridge 171:3a7713b1edbc 2820 #define IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE
AnnaBridge 171:3a7713b1edbc 2821 #define RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48
AnnaBridge 171:3a7713b1edbc 2822
AnnaBridge 171:3a7713b1edbc 2823 #define __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE
AnnaBridge 171:3a7713b1edbc 2824 #define __HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLE
AnnaBridge 171:3a7713b1edbc 2825 #define __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED
AnnaBridge 171:3a7713b1edbc 2826 #define __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED
AnnaBridge 171:3a7713b1edbc 2827 #define __HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESET
AnnaBridge 171:3a7713b1edbc 2828 #define __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESET
AnnaBridge 171:3a7713b1edbc 2829 #define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE
AnnaBridge 171:3a7713b1edbc 2830 #define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE
AnnaBridge 171:3a7713b1edbc 2831 #define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED
AnnaBridge 171:3a7713b1edbc 2832 #define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED
AnnaBridge 171:3a7713b1edbc 2833 #define DfsdmClockSelection Dfsdm1ClockSelection
AnnaBridge 171:3a7713b1edbc 2834 #define RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1
AnnaBridge 171:3a7713b1edbc 2835 #define RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2
AnnaBridge 171:3a7713b1edbc 2836 #define RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK
AnnaBridge 171:3a7713b1edbc 2837 #define __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG
AnnaBridge 171:3a7713b1edbc 2838 #define __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE
AnnaBridge 171:3a7713b1edbc 2839 #define RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2
AnnaBridge 171:3a7713b1edbc 2840 #define RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1
AnnaBridge 171:3a7713b1edbc 2841 #define RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1
AnnaBridge 171:3a7713b1edbc 2842 #define RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1
AnnaBridge 171:3a7713b1edbc 2843
AnnaBridge 171:3a7713b1edbc 2844 #define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1
AnnaBridge 171:3a7713b1edbc 2845 #define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2
AnnaBridge 171:3a7713b1edbc 2846 #define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1
AnnaBridge 171:3a7713b1edbc 2847 #define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2
AnnaBridge 171:3a7713b1edbc 2848 #define RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2
AnnaBridge 171:3a7713b1edbc 2849 #define RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2
AnnaBridge 171:3a7713b1edbc 2850 #define RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1
AnnaBridge 171:3a7713b1edbc 2851
AnnaBridge 171:3a7713b1edbc 2852 /**
AnnaBridge 171:3a7713b1edbc 2853 * @}
AnnaBridge 171:3a7713b1edbc 2854 */
AnnaBridge 171:3a7713b1edbc 2855
AnnaBridge 171:3a7713b1edbc 2856 /** @defgroup HAL_RNG_Aliased_Macros HAL RNG Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 2857 * @{
AnnaBridge 171:3a7713b1edbc 2858 */
AnnaBridge 171:3a7713b1edbc 2859 #define HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit)
AnnaBridge 171:3a7713b1edbc 2860
AnnaBridge 171:3a7713b1edbc 2861 /**
AnnaBridge 171:3a7713b1edbc 2862 * @}
AnnaBridge 171:3a7713b1edbc 2863 */
AnnaBridge 171:3a7713b1edbc 2864
AnnaBridge 171:3a7713b1edbc 2865 /** @defgroup HAL_RTC_Aliased_Macros HAL RTC Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 2866 * @{
AnnaBridge 171:3a7713b1edbc 2867 */
AnnaBridge 171:3a7713b1edbc 2868
AnnaBridge 171:3a7713b1edbc 2869 #define __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG
AnnaBridge 171:3a7713b1edbc 2870 #define __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT
AnnaBridge 171:3a7713b1edbc 2871 #define __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT
AnnaBridge 171:3a7713b1edbc 2872
AnnaBridge 171:3a7713b1edbc 2873 #if defined (STM32F1)
AnnaBridge 171:3a7713b1edbc 2874 #define __HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_CLEAR_FLAG()
AnnaBridge 171:3a7713b1edbc 2875
AnnaBridge 171:3a7713b1edbc 2876 #define __HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_ENABLE_IT()
AnnaBridge 171:3a7713b1edbc 2877
AnnaBridge 171:3a7713b1edbc 2878 #define __HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_DISABLE_IT()
AnnaBridge 171:3a7713b1edbc 2879
AnnaBridge 171:3a7713b1edbc 2880 #define __HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_GET_FLAG()
AnnaBridge 171:3a7713b1edbc 2881
AnnaBridge 171:3a7713b1edbc 2882 #define __HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_GENERATE_SWIT()
AnnaBridge 171:3a7713b1edbc 2883 #else
AnnaBridge 171:3a7713b1edbc 2884 #define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 2885 (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : \
AnnaBridge 171:3a7713b1edbc 2886 __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))
AnnaBridge 171:3a7713b1edbc 2887 #define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 2888 (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 2889 __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))
AnnaBridge 171:3a7713b1edbc 2890 #define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 2891 (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : \
AnnaBridge 171:3a7713b1edbc 2892 __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))
AnnaBridge 171:3a7713b1edbc 2893 #define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 2894 (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : \
AnnaBridge 171:3a7713b1edbc 2895 __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))
AnnaBridge 171:3a7713b1edbc 2896 #define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : \
AnnaBridge 171:3a7713b1edbc 2897 (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : \
AnnaBridge 171:3a7713b1edbc 2898 __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))
AnnaBridge 171:3a7713b1edbc 2899 #endif /* STM32F1 */
AnnaBridge 171:3a7713b1edbc 2900
AnnaBridge 171:3a7713b1edbc 2901 #define IS_ALARM IS_RTC_ALARM
AnnaBridge 171:3a7713b1edbc 2902 #define IS_ALARM_MASK IS_RTC_ALARM_MASK
AnnaBridge 171:3a7713b1edbc 2903 #define IS_TAMPER IS_RTC_TAMPER
AnnaBridge 171:3a7713b1edbc 2904 #define IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE
AnnaBridge 171:3a7713b1edbc 2905 #define IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER
AnnaBridge 171:3a7713b1edbc 2906 #define IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT
AnnaBridge 171:3a7713b1edbc 2907 #define IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATE
AnnaBridge 171:3a7713b1edbc 2908 #define IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION
AnnaBridge 171:3a7713b1edbc 2909 #define IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE
AnnaBridge 171:3a7713b1edbc 2910 #define IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ
AnnaBridge 171:3a7713b1edbc 2911 #define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
AnnaBridge 171:3a7713b1edbc 2912 #define IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER
AnnaBridge 171:3a7713b1edbc 2913 #define IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK
AnnaBridge 171:3a7713b1edbc 2914 #define IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER
AnnaBridge 171:3a7713b1edbc 2915
AnnaBridge 171:3a7713b1edbc 2916 #define __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE
AnnaBridge 171:3a7713b1edbc 2917 #define __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE
AnnaBridge 171:3a7713b1edbc 2918
AnnaBridge 171:3a7713b1edbc 2919 /**
AnnaBridge 171:3a7713b1edbc 2920 * @}
AnnaBridge 171:3a7713b1edbc 2921 */
AnnaBridge 171:3a7713b1edbc 2922
AnnaBridge 171:3a7713b1edbc 2923 /** @defgroup HAL_SD_Aliased_Macros HAL SD Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 2924 * @{
AnnaBridge 171:3a7713b1edbc 2925 */
AnnaBridge 171:3a7713b1edbc 2926
AnnaBridge 171:3a7713b1edbc 2927 #define SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE
AnnaBridge 171:3a7713b1edbc 2928 #define SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS
AnnaBridge 171:3a7713b1edbc 2929
AnnaBridge 171:3a7713b1edbc 2930 #if defined(STM32F4) || defined(STM32F2)
AnnaBridge 171:3a7713b1edbc 2931 #define SD_SDMMC_DISABLED SD_SDIO_DISABLED
AnnaBridge 171:3a7713b1edbc 2932 #define SD_SDMMC_FUNCTION_BUSY SD_SDIO_FUNCTION_BUSY
AnnaBridge 171:3a7713b1edbc 2933 #define SD_SDMMC_FUNCTION_FAILED SD_SDIO_FUNCTION_FAILED
AnnaBridge 171:3a7713b1edbc 2934 #define SD_SDMMC_UNKNOWN_FUNCTION SD_SDIO_UNKNOWN_FUNCTION
AnnaBridge 171:3a7713b1edbc 2935 #define SD_CMD_SDMMC_SEN_OP_COND SD_CMD_SDIO_SEN_OP_COND
AnnaBridge 171:3a7713b1edbc 2936 #define SD_CMD_SDMMC_RW_DIRECT SD_CMD_SDIO_RW_DIRECT
AnnaBridge 171:3a7713b1edbc 2937 #define SD_CMD_SDMMC_RW_EXTENDED SD_CMD_SDIO_RW_EXTENDED
AnnaBridge 171:3a7713b1edbc 2938 #define __HAL_SD_SDMMC_ENABLE __HAL_SD_SDIO_ENABLE
AnnaBridge 171:3a7713b1edbc 2939 #define __HAL_SD_SDMMC_DISABLE __HAL_SD_SDIO_DISABLE
AnnaBridge 171:3a7713b1edbc 2940 #define __HAL_SD_SDMMC_DMA_ENABLE __HAL_SD_SDIO_DMA_ENABLE
AnnaBridge 171:3a7713b1edbc 2941 #define __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL
AnnaBridge 171:3a7713b1edbc 2942 #define __HAL_SD_SDMMC_ENABLE_IT __HAL_SD_SDIO_ENABLE_IT
AnnaBridge 171:3a7713b1edbc 2943 #define __HAL_SD_SDMMC_DISABLE_IT __HAL_SD_SDIO_DISABLE_IT
AnnaBridge 171:3a7713b1edbc 2944 #define __HAL_SD_SDMMC_GET_FLAG __HAL_SD_SDIO_GET_FLAG
AnnaBridge 171:3a7713b1edbc 2945 #define __HAL_SD_SDMMC_CLEAR_FLAG __HAL_SD_SDIO_CLEAR_FLAG
AnnaBridge 171:3a7713b1edbc 2946 #define __HAL_SD_SDMMC_GET_IT __HAL_SD_SDIO_GET_IT
AnnaBridge 171:3a7713b1edbc 2947 #define __HAL_SD_SDMMC_CLEAR_IT __HAL_SD_SDIO_CLEAR_IT
AnnaBridge 171:3a7713b1edbc 2948 #define SDMMC_STATIC_FLAGS SDIO_STATIC_FLAGS
AnnaBridge 171:3a7713b1edbc 2949 #define SDMMC_CMD0TIMEOUT SDIO_CMD0TIMEOUT
AnnaBridge 171:3a7713b1edbc 2950 #define SD_SDMMC_SEND_IF_COND SD_SDIO_SEND_IF_COND
AnnaBridge 171:3a7713b1edbc 2951 /* alias CMSIS */
AnnaBridge 171:3a7713b1edbc 2952 #define SDMMC1_IRQn SDIO_IRQn
AnnaBridge 171:3a7713b1edbc 2953 #define SDMMC1_IRQHandler SDIO_IRQHandler
AnnaBridge 171:3a7713b1edbc 2954 #endif
AnnaBridge 171:3a7713b1edbc 2955
AnnaBridge 171:3a7713b1edbc 2956 #if defined(STM32F7) || defined(STM32L4)
AnnaBridge 171:3a7713b1edbc 2957 #define SD_SDIO_DISABLED SD_SDMMC_DISABLED
AnnaBridge 171:3a7713b1edbc 2958 #define SD_SDIO_FUNCTION_BUSY SD_SDMMC_FUNCTION_BUSY
AnnaBridge 171:3a7713b1edbc 2959 #define SD_SDIO_FUNCTION_FAILED SD_SDMMC_FUNCTION_FAILED
AnnaBridge 171:3a7713b1edbc 2960 #define SD_SDIO_UNKNOWN_FUNCTION SD_SDMMC_UNKNOWN_FUNCTION
AnnaBridge 171:3a7713b1edbc 2961 #define SD_CMD_SDIO_SEN_OP_COND SD_CMD_SDMMC_SEN_OP_COND
AnnaBridge 171:3a7713b1edbc 2962 #define SD_CMD_SDIO_RW_DIRECT SD_CMD_SDMMC_RW_DIRECT
AnnaBridge 171:3a7713b1edbc 2963 #define SD_CMD_SDIO_RW_EXTENDED SD_CMD_SDMMC_RW_EXTENDED
AnnaBridge 171:3a7713b1edbc 2964 #define __HAL_SD_SDIO_ENABLE __HAL_SD_SDMMC_ENABLE
AnnaBridge 171:3a7713b1edbc 2965 #define __HAL_SD_SDIO_DISABLE __HAL_SD_SDMMC_DISABLE
AnnaBridge 171:3a7713b1edbc 2966 #define __HAL_SD_SDIO_DMA_ENABLE __HAL_SD_SDMMC_DMA_ENABLE
AnnaBridge 171:3a7713b1edbc 2967 #define __HAL_SD_SDIO_DMA_DISABL __HAL_SD_SDMMC_DMA_DISABLE
AnnaBridge 171:3a7713b1edbc 2968 #define __HAL_SD_SDIO_ENABLE_IT __HAL_SD_SDMMC_ENABLE_IT
AnnaBridge 171:3a7713b1edbc 2969 #define __HAL_SD_SDIO_DISABLE_IT __HAL_SD_SDMMC_DISABLE_IT
AnnaBridge 171:3a7713b1edbc 2970 #define __HAL_SD_SDIO_GET_FLAG __HAL_SD_SDMMC_GET_FLAG
AnnaBridge 171:3a7713b1edbc 2971 #define __HAL_SD_SDIO_CLEAR_FLAG __HAL_SD_SDMMC_CLEAR_FLAG
AnnaBridge 171:3a7713b1edbc 2972 #define __HAL_SD_SDIO_GET_IT __HAL_SD_SDMMC_GET_IT
AnnaBridge 171:3a7713b1edbc 2973 #define __HAL_SD_SDIO_CLEAR_IT __HAL_SD_SDMMC_CLEAR_IT
AnnaBridge 171:3a7713b1edbc 2974 #define SDIO_STATIC_FLAGS SDMMC_STATIC_FLAGS
AnnaBridge 171:3a7713b1edbc 2975 #define SDIO_CMD0TIMEOUT SDMMC_CMD0TIMEOUT
AnnaBridge 171:3a7713b1edbc 2976 #define SD_SDIO_SEND_IF_COND SD_SDMMC_SEND_IF_COND
AnnaBridge 171:3a7713b1edbc 2977 /* alias CMSIS for compatibilities */
AnnaBridge 171:3a7713b1edbc 2978 #define SDIO_IRQn SDMMC1_IRQn
AnnaBridge 171:3a7713b1edbc 2979 #define SDIO_IRQHandler SDMMC1_IRQHandler
AnnaBridge 171:3a7713b1edbc 2980 #endif
AnnaBridge 171:3a7713b1edbc 2981
AnnaBridge 171:3a7713b1edbc 2982 #if defined(STM32F7) || defined(STM32F4) || defined(STM32F2)
AnnaBridge 171:3a7713b1edbc 2983 #define HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDef
AnnaBridge 171:3a7713b1edbc 2984 #define HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef
AnnaBridge 171:3a7713b1edbc 2985 #define HAL_SD_CardStatusTypedef HAL_SD_CardStatusTypeDef
AnnaBridge 171:3a7713b1edbc 2986 #define HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDef
AnnaBridge 171:3a7713b1edbc 2987 #endif
AnnaBridge 171:3a7713b1edbc 2988
AnnaBridge 171:3a7713b1edbc 2989 /**
AnnaBridge 171:3a7713b1edbc 2990 * @}
AnnaBridge 171:3a7713b1edbc 2991 */
AnnaBridge 171:3a7713b1edbc 2992
AnnaBridge 171:3a7713b1edbc 2993 /** @defgroup HAL_SMARTCARD_Aliased_Macros HAL SMARTCARD Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 2994 * @{
AnnaBridge 171:3a7713b1edbc 2995 */
AnnaBridge 171:3a7713b1edbc 2996
AnnaBridge 171:3a7713b1edbc 2997 #define __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT
AnnaBridge 171:3a7713b1edbc 2998 #define __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT
AnnaBridge 171:3a7713b1edbc 2999 #define __SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLE
AnnaBridge 171:3a7713b1edbc 3000 #define __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE
AnnaBridge 171:3a7713b1edbc 3001 #define __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE
AnnaBridge 171:3a7713b1edbc 3002 #define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE
AnnaBridge 171:3a7713b1edbc 3003
AnnaBridge 171:3a7713b1edbc 3004 #define __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE
AnnaBridge 171:3a7713b1edbc 3005 #define __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE
AnnaBridge 171:3a7713b1edbc 3006
AnnaBridge 171:3a7713b1edbc 3007 #define IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE
AnnaBridge 171:3a7713b1edbc 3008
AnnaBridge 171:3a7713b1edbc 3009 /**
AnnaBridge 171:3a7713b1edbc 3010 * @}
AnnaBridge 171:3a7713b1edbc 3011 */
AnnaBridge 171:3a7713b1edbc 3012
AnnaBridge 171:3a7713b1edbc 3013 /** @defgroup HAL_SMBUS_Aliased_Macros HAL SMBUS Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 3014 * @{
AnnaBridge 171:3a7713b1edbc 3015 */
AnnaBridge 171:3a7713b1edbc 3016 #define __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1
AnnaBridge 171:3a7713b1edbc 3017 #define __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2
AnnaBridge 171:3a7713b1edbc 3018 #define __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START
AnnaBridge 171:3a7713b1edbc 3019 #define __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH
AnnaBridge 171:3a7713b1edbc 3020 #define __HAL_SMBUS_GET_DIR SMBUS_GET_DIR
AnnaBridge 171:3a7713b1edbc 3021 #define __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE
AnnaBridge 171:3a7713b1edbc 3022 #define __HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODE
AnnaBridge 171:3a7713b1edbc 3023 #define __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED
AnnaBridge 171:3a7713b1edbc 3024 /**
AnnaBridge 171:3a7713b1edbc 3025 * @}
AnnaBridge 171:3a7713b1edbc 3026 */
AnnaBridge 171:3a7713b1edbc 3027
AnnaBridge 171:3a7713b1edbc 3028 /** @defgroup HAL_SPI_Aliased_Macros HAL SPI Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 3029 * @{
AnnaBridge 171:3a7713b1edbc 3030 */
AnnaBridge 171:3a7713b1edbc 3031
AnnaBridge 171:3a7713b1edbc 3032 #define __HAL_SPI_1LINE_TX SPI_1LINE_TX
AnnaBridge 171:3a7713b1edbc 3033 #define __HAL_SPI_1LINE_RX SPI_1LINE_RX
AnnaBridge 171:3a7713b1edbc 3034 #define __HAL_SPI_RESET_CRC SPI_RESET_CRC
AnnaBridge 171:3a7713b1edbc 3035
AnnaBridge 171:3a7713b1edbc 3036 /**
AnnaBridge 171:3a7713b1edbc 3037 * @}
AnnaBridge 171:3a7713b1edbc 3038 */
AnnaBridge 171:3a7713b1edbc 3039
AnnaBridge 171:3a7713b1edbc 3040 /** @defgroup HAL_UART_Aliased_Macros HAL UART Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 3041 * @{
AnnaBridge 171:3a7713b1edbc 3042 */
AnnaBridge 171:3a7713b1edbc 3043
AnnaBridge 171:3a7713b1edbc 3044 #define __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE
AnnaBridge 171:3a7713b1edbc 3045 #define __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION
AnnaBridge 171:3a7713b1edbc 3046 #define __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE
AnnaBridge 171:3a7713b1edbc 3047 #define __UART_MASK_COMPUTATION UART_MASK_COMPUTATION
AnnaBridge 171:3a7713b1edbc 3048
AnnaBridge 171:3a7713b1edbc 3049 #define IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD
AnnaBridge 171:3a7713b1edbc 3050
AnnaBridge 171:3a7713b1edbc 3051 #define IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE
AnnaBridge 171:3a7713b1edbc 3052 #define IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE
AnnaBridge 171:3a7713b1edbc 3053
AnnaBridge 171:3a7713b1edbc 3054 /**
AnnaBridge 171:3a7713b1edbc 3055 * @}
AnnaBridge 171:3a7713b1edbc 3056 */
AnnaBridge 171:3a7713b1edbc 3057
AnnaBridge 171:3a7713b1edbc 3058
AnnaBridge 171:3a7713b1edbc 3059 /** @defgroup HAL_USART_Aliased_Macros HAL USART Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 3060 * @{
AnnaBridge 171:3a7713b1edbc 3061 */
AnnaBridge 171:3a7713b1edbc 3062
AnnaBridge 171:3a7713b1edbc 3063 #define __USART_ENABLE_IT __HAL_USART_ENABLE_IT
AnnaBridge 171:3a7713b1edbc 3064 #define __USART_DISABLE_IT __HAL_USART_DISABLE_IT
AnnaBridge 171:3a7713b1edbc 3065 #define __USART_ENABLE __HAL_USART_ENABLE
AnnaBridge 171:3a7713b1edbc 3066 #define __USART_DISABLE __HAL_USART_DISABLE
AnnaBridge 171:3a7713b1edbc 3067
AnnaBridge 171:3a7713b1edbc 3068 #define __HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE
AnnaBridge 171:3a7713b1edbc 3069 #define __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE
AnnaBridge 171:3a7713b1edbc 3070
AnnaBridge 171:3a7713b1edbc 3071 /**
AnnaBridge 171:3a7713b1edbc 3072 * @}
AnnaBridge 171:3a7713b1edbc 3073 */
AnnaBridge 171:3a7713b1edbc 3074
AnnaBridge 171:3a7713b1edbc 3075 /** @defgroup HAL_USB_Aliased_Macros HAL USB Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 3076 * @{
AnnaBridge 171:3a7713b1edbc 3077 */
AnnaBridge 171:3a7713b1edbc 3078 #define USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE
AnnaBridge 171:3a7713b1edbc 3079
AnnaBridge 171:3a7713b1edbc 3080 #define USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE
AnnaBridge 171:3a7713b1edbc 3081 #define USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 3082 #define USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 3083 #define USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE
AnnaBridge 171:3a7713b1edbc 3084
AnnaBridge 171:3a7713b1edbc 3085 #define USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE
AnnaBridge 171:3a7713b1edbc 3086 #define USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 3087 #define USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 3088 #define USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE
AnnaBridge 171:3a7713b1edbc 3089
AnnaBridge 171:3a7713b1edbc 3090 #define __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT
AnnaBridge 171:3a7713b1edbc 3091 #define __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT
AnnaBridge 171:3a7713b1edbc 3092 #define __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG
AnnaBridge 171:3a7713b1edbc 3093 #define __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG
AnnaBridge 171:3a7713b1edbc 3094 #define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE
AnnaBridge 171:3a7713b1edbc 3095 #define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 3096 #define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 3097
AnnaBridge 171:3a7713b1edbc 3098 #define __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT
AnnaBridge 171:3a7713b1edbc 3099 #define __HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT
AnnaBridge 171:3a7713b1edbc 3100 #define __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG
AnnaBridge 171:3a7713b1edbc 3101 #define __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG
AnnaBridge 171:3a7713b1edbc 3102 #define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE
AnnaBridge 171:3a7713b1edbc 3103 #define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 3104 #define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 3105 #define __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT
AnnaBridge 171:3a7713b1edbc 3106
AnnaBridge 171:3a7713b1edbc 3107 #define __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT
AnnaBridge 171:3a7713b1edbc 3108 #define __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT
AnnaBridge 171:3a7713b1edbc 3109 #define __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG
AnnaBridge 171:3a7713b1edbc 3110 #define __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG
AnnaBridge 171:3a7713b1edbc 3111 #define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE
AnnaBridge 171:3a7713b1edbc 3112 #define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 3113 #define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
AnnaBridge 171:3a7713b1edbc 3114 #define __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT
AnnaBridge 171:3a7713b1edbc 3115
AnnaBridge 171:3a7713b1edbc 3116 #define HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup
AnnaBridge 171:3a7713b1edbc 3117 #define HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup
AnnaBridge 171:3a7713b1edbc 3118
AnnaBridge 171:3a7713b1edbc 3119 #define HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo
AnnaBridge 171:3a7713b1edbc 3120 #define HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo
AnnaBridge 171:3a7713b1edbc 3121 /**
AnnaBridge 171:3a7713b1edbc 3122 * @}
AnnaBridge 171:3a7713b1edbc 3123 */
AnnaBridge 171:3a7713b1edbc 3124
AnnaBridge 171:3a7713b1edbc 3125 /** @defgroup HAL_TIM_Aliased_Macros HAL TIM Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 3126 * @{
AnnaBridge 171:3a7713b1edbc 3127 */
AnnaBridge 171:3a7713b1edbc 3128 #define __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE
AnnaBridge 171:3a7713b1edbc 3129 #define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE
AnnaBridge 171:3a7713b1edbc 3130
AnnaBridge 171:3a7713b1edbc 3131 #define TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE
AnnaBridge 171:3a7713b1edbc 3132 #define TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT
AnnaBridge 171:3a7713b1edbc 3133
AnnaBridge 171:3a7713b1edbc 3134 #define __HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE
AnnaBridge 171:3a7713b1edbc 3135
AnnaBridge 171:3a7713b1edbc 3136 #define __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN
AnnaBridge 171:3a7713b1edbc 3137 #define __HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALER
AnnaBridge 171:3a7713b1edbc 3138 #define __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER
AnnaBridge 171:3a7713b1edbc 3139 #define __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER
AnnaBridge 171:3a7713b1edbc 3140 #define __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD
AnnaBridge 171:3a7713b1edbc 3141 #define __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD
AnnaBridge 171:3a7713b1edbc 3142 #define __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION
AnnaBridge 171:3a7713b1edbc 3143 #define __HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISION
AnnaBridge 171:3a7713b1edbc 3144 #define __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER
AnnaBridge 171:3a7713b1edbc 3145 #define __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER
AnnaBridge 171:3a7713b1edbc 3146 #define __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE
AnnaBridge 171:3a7713b1edbc 3147 #define __HAL_TIM_GetCompare __HAL_TIM_GET_COMPARE
AnnaBridge 171:3a7713b1edbc 3148
AnnaBridge 171:3a7713b1edbc 3149 #define TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1
AnnaBridge 171:3a7713b1edbc 3150 /**
AnnaBridge 171:3a7713b1edbc 3151 * @}
AnnaBridge 171:3a7713b1edbc 3152 */
AnnaBridge 171:3a7713b1edbc 3153
AnnaBridge 171:3a7713b1edbc 3154 /** @defgroup HAL_ETH_Aliased_Macros HAL ETH Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 3155 * @{
AnnaBridge 171:3a7713b1edbc 3156 */
AnnaBridge 171:3a7713b1edbc 3157
AnnaBridge 171:3a7713b1edbc 3158 #define __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT
AnnaBridge 171:3a7713b1edbc 3159 #define __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT
AnnaBridge 171:3a7713b1edbc 3160 #define __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG
AnnaBridge 171:3a7713b1edbc 3161 #define __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG
AnnaBridge 171:3a7713b1edbc 3162 #define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER
AnnaBridge 171:3a7713b1edbc 3163 #define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER
AnnaBridge 171:3a7713b1edbc 3164 #define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER
AnnaBridge 171:3a7713b1edbc 3165
AnnaBridge 171:3a7713b1edbc 3166 #define ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE
AnnaBridge 171:3a7713b1edbc 3167 #define ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLE
AnnaBridge 171:3a7713b1edbc 3168 #define IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE
AnnaBridge 171:3a7713b1edbc 3169 /**
AnnaBridge 171:3a7713b1edbc 3170 * @}
AnnaBridge 171:3a7713b1edbc 3171 */
AnnaBridge 171:3a7713b1edbc 3172
AnnaBridge 171:3a7713b1edbc 3173 /** @defgroup HAL_LTDC_Aliased_Macros HAL LTDC Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 3174 * @{
AnnaBridge 171:3a7713b1edbc 3175 */
AnnaBridge 171:3a7713b1edbc 3176 #define __HAL_LTDC_LAYER LTDC_LAYER
AnnaBridge 171:3a7713b1edbc 3177 #define __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG
AnnaBridge 171:3a7713b1edbc 3178 /**
AnnaBridge 171:3a7713b1edbc 3179 * @}
AnnaBridge 171:3a7713b1edbc 3180 */
AnnaBridge 171:3a7713b1edbc 3181
AnnaBridge 171:3a7713b1edbc 3182 /** @defgroup HAL_SAI_Aliased_Macros HAL SAI Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 3183 * @{
AnnaBridge 171:3a7713b1edbc 3184 */
AnnaBridge 171:3a7713b1edbc 3185 #define SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLE
AnnaBridge 171:3a7713b1edbc 3186 #define SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE
AnnaBridge 171:3a7713b1edbc 3187 #define SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLE
AnnaBridge 171:3a7713b1edbc 3188 #define SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE
AnnaBridge 171:3a7713b1edbc 3189 #define SAI_STREOMODE SAI_STEREOMODE
AnnaBridge 171:3a7713b1edbc 3190 #define SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY
AnnaBridge 171:3a7713b1edbc 3191 #define SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL
AnnaBridge 171:3a7713b1edbc 3192 #define SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL
AnnaBridge 171:3a7713b1edbc 3193 #define SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL
AnnaBridge 171:3a7713b1edbc 3194 #define SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULL
AnnaBridge 171:3a7713b1edbc 3195 #define SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL
AnnaBridge 171:3a7713b1edbc 3196 #define IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE
AnnaBridge 171:3a7713b1edbc 3197 #define SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1
AnnaBridge 171:3a7713b1edbc 3198 #define SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE
AnnaBridge 171:3a7713b1edbc 3199 /**
AnnaBridge 171:3a7713b1edbc 3200 * @}
AnnaBridge 171:3a7713b1edbc 3201 */
AnnaBridge 171:3a7713b1edbc 3202
AnnaBridge 171:3a7713b1edbc 3203
AnnaBridge 171:3a7713b1edbc 3204 /** @defgroup HAL_PPP_Aliased_Macros HAL PPP Aliased Macros maintained for legacy purpose
AnnaBridge 171:3a7713b1edbc 3205 * @{
AnnaBridge 171:3a7713b1edbc 3206 */
AnnaBridge 171:3a7713b1edbc 3207
AnnaBridge 171:3a7713b1edbc 3208 /**
AnnaBridge 171:3a7713b1edbc 3209 * @}
AnnaBridge 171:3a7713b1edbc 3210 */
AnnaBridge 171:3a7713b1edbc 3211
AnnaBridge 171:3a7713b1edbc 3212 #ifdef __cplusplus
AnnaBridge 171:3a7713b1edbc 3213 }
AnnaBridge 171:3a7713b1edbc 3214 #endif
AnnaBridge 171:3a7713b1edbc 3215
AnnaBridge 171:3a7713b1edbc 3216 #endif /* ___STM32_HAL_LEGACY */
AnnaBridge 171:3a7713b1edbc 3217
AnnaBridge 171:3a7713b1edbc 3218 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
AnnaBridge 171:3a7713b1edbc 3219