mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_NUCLEO_F030R8/TOOLCHAIN_IAR/stm32f0xx_ll_exti.h@172:65be27845400, 2019-02-20 (annotated)

Committer:
AnnaBridge
Date:
Wed Feb 20 20:53:29 2019 +0000
Revision:
172:65be27845400
Parent:
171:3a7713b1edbc 
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 171:3a7713b1edbc 1 /**
AnnaBridge 171:3a7713b1edbc 2 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 3 * @file stm32f0xx_ll_exti.h
AnnaBridge 171:3a7713b1edbc 4 * @author MCD Application Team
AnnaBridge 171:3a7713b1edbc 5 * @brief Header file of EXTI LL module.
AnnaBridge 171:3a7713b1edbc 6 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 7 * @attention
AnnaBridge 171:3a7713b1edbc 8 *
AnnaBridge 171:3a7713b1edbc 9 * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
AnnaBridge 171:3a7713b1edbc 10 *
AnnaBridge 171:3a7713b1edbc 11 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 171:3a7713b1edbc 12 * are permitted provided that the following conditions are met:
AnnaBridge 171:3a7713b1edbc 13 * 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge 171:3a7713b1edbc 14 * this list of conditions and the following disclaimer.
AnnaBridge 171:3a7713b1edbc 15 * 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge 171:3a7713b1edbc 16 * this list of conditions and the following disclaimer in the documentation
AnnaBridge 171:3a7713b1edbc 17 * and/or other materials provided with the distribution.
AnnaBridge 171:3a7713b1edbc 18 * 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge 171:3a7713b1edbc 19 * may be used to endorse or promote products derived from this software
AnnaBridge 171:3a7713b1edbc 20 * without specific prior written permission.
AnnaBridge 171:3a7713b1edbc 21 *
AnnaBridge 171:3a7713b1edbc 22 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge 171:3a7713b1edbc 23 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge 171:3a7713b1edbc 24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 171:3a7713b1edbc 25 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge 171:3a7713b1edbc 26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge 171:3a7713b1edbc 27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge 171:3a7713b1edbc 28 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge 171:3a7713b1edbc 29 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge 171:3a7713b1edbc 30 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge 171:3a7713b1edbc 31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 171:3a7713b1edbc 32 *
AnnaBridge 171:3a7713b1edbc 33 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 34 */
AnnaBridge 171:3a7713b1edbc 35
AnnaBridge 171:3a7713b1edbc 36 /* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge 171:3a7713b1edbc 37 #ifndef __STM32F0xx_LL_EXTI_H
AnnaBridge 171:3a7713b1edbc 38 #define __STM32F0xx_LL_EXTI_H
AnnaBridge 171:3a7713b1edbc 39
AnnaBridge 171:3a7713b1edbc 40 #ifdef __cplusplus
AnnaBridge 171:3a7713b1edbc 41 extern "C" {
AnnaBridge 171:3a7713b1edbc 42 #endif
AnnaBridge 171:3a7713b1edbc 43
AnnaBridge 171:3a7713b1edbc 44 /* Includes ------------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 45 #include "stm32f0xx.h"
AnnaBridge 171:3a7713b1edbc 46
AnnaBridge 171:3a7713b1edbc 47 /** @addtogroup STM32F0xx_LL_Driver
AnnaBridge 171:3a7713b1edbc 48 * @{
AnnaBridge 171:3a7713b1edbc 49 */
AnnaBridge 171:3a7713b1edbc 50
AnnaBridge 171:3a7713b1edbc 51 #if defined (EXTI)
AnnaBridge 171:3a7713b1edbc 52
AnnaBridge 171:3a7713b1edbc 53 /** @defgroup EXTI_LL EXTI
AnnaBridge 171:3a7713b1edbc 54 * @{
AnnaBridge 171:3a7713b1edbc 55 */
AnnaBridge 171:3a7713b1edbc 56
AnnaBridge 171:3a7713b1edbc 57 /* Private types -------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 58 /* Private variables ---------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 59 /* Private constants ---------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 60 /* Private Macros ------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 61 #if defined(USE_FULL_LL_DRIVER)
AnnaBridge 171:3a7713b1edbc 62 /** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
AnnaBridge 171:3a7713b1edbc 63 * @{
AnnaBridge 171:3a7713b1edbc 64 */
AnnaBridge 171:3a7713b1edbc 65 /**
AnnaBridge 171:3a7713b1edbc 66 * @}
AnnaBridge 171:3a7713b1edbc 67 */
AnnaBridge 171:3a7713b1edbc 68 #endif /*USE_FULL_LL_DRIVER*/
AnnaBridge 171:3a7713b1edbc 69 /* Exported types ------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 70 #if defined(USE_FULL_LL_DRIVER)
AnnaBridge 171:3a7713b1edbc 71 /** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
AnnaBridge 171:3a7713b1edbc 72 * @{
AnnaBridge 171:3a7713b1edbc 73 */
AnnaBridge 171:3a7713b1edbc 74 typedef struct
AnnaBridge 171:3a7713b1edbc 75 {
AnnaBridge 171:3a7713b1edbc 76
AnnaBridge 171:3a7713b1edbc 77 uint32_t Line_0_31; /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 78 This parameter can be any combination of @ref EXTI_LL_EC_LINE */
AnnaBridge 171:3a7713b1edbc 79
AnnaBridge 171:3a7713b1edbc 80 FunctionalState LineCommand; /*!< Specifies the new state of the selected EXTI lines.
AnnaBridge 171:3a7713b1edbc 81 This parameter can be set either to ENABLE or DISABLE */
AnnaBridge 171:3a7713b1edbc 82
AnnaBridge 171:3a7713b1edbc 83 uint8_t Mode; /*!< Specifies the mode for the EXTI lines.
AnnaBridge 171:3a7713b1edbc 84 This parameter can be a value of @ref EXTI_LL_EC_MODE. */
AnnaBridge 171:3a7713b1edbc 85
AnnaBridge 171:3a7713b1edbc 86 uint8_t Trigger; /*!< Specifies the trigger signal active edge for the EXTI lines.
AnnaBridge 171:3a7713b1edbc 87 This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
AnnaBridge 171:3a7713b1edbc 88 } LL_EXTI_InitTypeDef;
AnnaBridge 171:3a7713b1edbc 89
AnnaBridge 171:3a7713b1edbc 90 /**
AnnaBridge 171:3a7713b1edbc 91 * @}
AnnaBridge 171:3a7713b1edbc 92 */
AnnaBridge 171:3a7713b1edbc 93 #endif /*USE_FULL_LL_DRIVER*/
AnnaBridge 171:3a7713b1edbc 94
AnnaBridge 171:3a7713b1edbc 95 /* Exported constants --------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 96 /** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
AnnaBridge 171:3a7713b1edbc 97 * @{
AnnaBridge 171:3a7713b1edbc 98 */
AnnaBridge 171:3a7713b1edbc 99
AnnaBridge 171:3a7713b1edbc 100 /** @defgroup EXTI_LL_EC_LINE LINE
AnnaBridge 171:3a7713b1edbc 101 * @{
AnnaBridge 171:3a7713b1edbc 102 */
AnnaBridge 171:3a7713b1edbc 103 #define LL_EXTI_LINE_0 EXTI_IMR_IM0 /*!< Extended line 0 */
AnnaBridge 171:3a7713b1edbc 104 #define LL_EXTI_LINE_1 EXTI_IMR_IM1 /*!< Extended line 1 */
AnnaBridge 171:3a7713b1edbc 105 #define LL_EXTI_LINE_2 EXTI_IMR_IM2 /*!< Extended line 2 */
AnnaBridge 171:3a7713b1edbc 106 #define LL_EXTI_LINE_3 EXTI_IMR_IM3 /*!< Extended line 3 */
AnnaBridge 171:3a7713b1edbc 107 #define LL_EXTI_LINE_4 EXTI_IMR_IM4 /*!< Extended line 4 */
AnnaBridge 171:3a7713b1edbc 108 #define LL_EXTI_LINE_5 EXTI_IMR_IM5 /*!< Extended line 5 */
AnnaBridge 171:3a7713b1edbc 109 #define LL_EXTI_LINE_6 EXTI_IMR_IM6 /*!< Extended line 6 */
AnnaBridge 171:3a7713b1edbc 110 #define LL_EXTI_LINE_7 EXTI_IMR_IM7 /*!< Extended line 7 */
AnnaBridge 171:3a7713b1edbc 111 #define LL_EXTI_LINE_8 EXTI_IMR_IM8 /*!< Extended line 8 */
AnnaBridge 171:3a7713b1edbc 112 #define LL_EXTI_LINE_9 EXTI_IMR_IM9 /*!< Extended line 9 */
AnnaBridge 171:3a7713b1edbc 113 #define LL_EXTI_LINE_10 EXTI_IMR_IM10 /*!< Extended line 10 */
AnnaBridge 171:3a7713b1edbc 114 #define LL_EXTI_LINE_11 EXTI_IMR_IM11 /*!< Extended line 11 */
AnnaBridge 171:3a7713b1edbc 115 #define LL_EXTI_LINE_12 EXTI_IMR_IM12 /*!< Extended line 12 */
AnnaBridge 171:3a7713b1edbc 116 #define LL_EXTI_LINE_13 EXTI_IMR_IM13 /*!< Extended line 13 */
AnnaBridge 171:3a7713b1edbc 117 #define LL_EXTI_LINE_14 EXTI_IMR_IM14 /*!< Extended line 14 */
AnnaBridge 171:3a7713b1edbc 118 #define LL_EXTI_LINE_15 EXTI_IMR_IM15 /*!< Extended line 15 */
AnnaBridge 171:3a7713b1edbc 119 #if defined(EXTI_IMR_IM16)
AnnaBridge 171:3a7713b1edbc 120 #define LL_EXTI_LINE_16 EXTI_IMR_IM16 /*!< Extended line 16 */
AnnaBridge 171:3a7713b1edbc 121 #endif
AnnaBridge 171:3a7713b1edbc 122 #define LL_EXTI_LINE_17 EXTI_IMR_IM17 /*!< Extended line 17 */
AnnaBridge 171:3a7713b1edbc 123 #if defined(EXTI_IMR_IM18)
AnnaBridge 171:3a7713b1edbc 124 #define LL_EXTI_LINE_18 EXTI_IMR_IM18 /*!< Extended line 18 */
AnnaBridge 171:3a7713b1edbc 125 #endif
AnnaBridge 171:3a7713b1edbc 126 #define LL_EXTI_LINE_19 EXTI_IMR_IM19 /*!< Extended line 19 */
AnnaBridge 171:3a7713b1edbc 127 #if defined(EXTI_IMR_IM20)
AnnaBridge 171:3a7713b1edbc 128 #define LL_EXTI_LINE_20 EXTI_IMR_IM20 /*!< Extended line 20 */
AnnaBridge 171:3a7713b1edbc 129 #endif
AnnaBridge 171:3a7713b1edbc 130 #if defined(EXTI_IMR_IM21)
AnnaBridge 171:3a7713b1edbc 131 #define LL_EXTI_LINE_21 EXTI_IMR_IM21 /*!< Extended line 21 */
AnnaBridge 171:3a7713b1edbc 132 #endif
AnnaBridge 171:3a7713b1edbc 133 #if defined(EXTI_IMR_IM22)
AnnaBridge 171:3a7713b1edbc 134 #define LL_EXTI_LINE_22 EXTI_IMR_IM22 /*!< Extended line 22 */
AnnaBridge 171:3a7713b1edbc 135 #endif
AnnaBridge 171:3a7713b1edbc 136 #define LL_EXTI_LINE_23 EXTI_IMR_IM23 /*!< Extended line 23 */
AnnaBridge 171:3a7713b1edbc 137 #if defined(EXTI_IMR_IM24)
AnnaBridge 171:3a7713b1edbc 138 #define LL_EXTI_LINE_24 EXTI_IMR_IM24 /*!< Extended line 24 */
AnnaBridge 171:3a7713b1edbc 139 #endif
AnnaBridge 171:3a7713b1edbc 140 #if defined(EXTI_IMR_IM25)
AnnaBridge 171:3a7713b1edbc 141 #define LL_EXTI_LINE_25 EXTI_IMR_IM25 /*!< Extended line 25 */
AnnaBridge 171:3a7713b1edbc 142 #endif
AnnaBridge 171:3a7713b1edbc 143 #if defined(EXTI_IMR_IM26)
AnnaBridge 171:3a7713b1edbc 144 #define LL_EXTI_LINE_26 EXTI_IMR_IM26 /*!< Extended line 26 */
AnnaBridge 171:3a7713b1edbc 145 #endif
AnnaBridge 171:3a7713b1edbc 146 #if defined(EXTI_IMR_IM27)
AnnaBridge 171:3a7713b1edbc 147 #define LL_EXTI_LINE_27 EXTI_IMR_IM27 /*!< Extended line 27 */
AnnaBridge 171:3a7713b1edbc 148 #endif
AnnaBridge 171:3a7713b1edbc 149 #if defined(EXTI_IMR_IM28)
AnnaBridge 171:3a7713b1edbc 150 #define LL_EXTI_LINE_28 EXTI_IMR_IM28 /*!< Extended line 28 */
AnnaBridge 171:3a7713b1edbc 151 #endif
AnnaBridge 171:3a7713b1edbc 152 #if defined(EXTI_IMR_IM29)
AnnaBridge 171:3a7713b1edbc 153 #define LL_EXTI_LINE_29 EXTI_IMR_IM29 /*!< Extended line 29 */
AnnaBridge 171:3a7713b1edbc 154 #endif
AnnaBridge 171:3a7713b1edbc 155 #if defined(EXTI_IMR_IM30)
AnnaBridge 171:3a7713b1edbc 156 #define LL_EXTI_LINE_30 EXTI_IMR_IM30 /*!< Extended line 30 */
AnnaBridge 171:3a7713b1edbc 157 #endif
AnnaBridge 171:3a7713b1edbc 158 #if defined(EXTI_IMR_IM31)
AnnaBridge 171:3a7713b1edbc 159 #define LL_EXTI_LINE_31 EXTI_IMR_IM31 /*!< Extended line 31 */
AnnaBridge 171:3a7713b1edbc 160 #endif
AnnaBridge 171:3a7713b1edbc 161 #define LL_EXTI_LINE_ALL_0_31 EXTI_IMR_IM /*!< All Extended line not reserved*/
AnnaBridge 171:3a7713b1edbc 162
AnnaBridge 171:3a7713b1edbc 163
AnnaBridge 171:3a7713b1edbc 164 #define LL_EXTI_LINE_ALL (0xFFFFFFFFU) /*!< All Extended line */
AnnaBridge 171:3a7713b1edbc 165
AnnaBridge 171:3a7713b1edbc 166 #if defined(USE_FULL_LL_DRIVER)
AnnaBridge 171:3a7713b1edbc 167 #define LL_EXTI_LINE_NONE (0x00000000U) /*!< None Extended line */
AnnaBridge 171:3a7713b1edbc 168 #endif /*USE_FULL_LL_DRIVER*/
AnnaBridge 171:3a7713b1edbc 169
AnnaBridge 171:3a7713b1edbc 170 /**
AnnaBridge 171:3a7713b1edbc 171 * @}
AnnaBridge 171:3a7713b1edbc 172 */
AnnaBridge 171:3a7713b1edbc 173 #if defined(USE_FULL_LL_DRIVER)
AnnaBridge 171:3a7713b1edbc 174
AnnaBridge 171:3a7713b1edbc 175 /** @defgroup EXTI_LL_EC_MODE Mode
AnnaBridge 171:3a7713b1edbc 176 * @{
AnnaBridge 171:3a7713b1edbc 177 */
AnnaBridge 171:3a7713b1edbc 178 #define LL_EXTI_MODE_IT ((uint8_t)0x00U) /*!< Interrupt Mode */
AnnaBridge 171:3a7713b1edbc 179 #define LL_EXTI_MODE_EVENT ((uint8_t)0x01U) /*!< Event Mode */
AnnaBridge 171:3a7713b1edbc 180 #define LL_EXTI_MODE_IT_EVENT ((uint8_t)0x02U) /*!< Interrupt & Event Mode */
AnnaBridge 171:3a7713b1edbc 181 /**
AnnaBridge 171:3a7713b1edbc 182 * @}
AnnaBridge 171:3a7713b1edbc 183 */
AnnaBridge 171:3a7713b1edbc 184
AnnaBridge 171:3a7713b1edbc 185 /** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
AnnaBridge 171:3a7713b1edbc 186 * @{
AnnaBridge 171:3a7713b1edbc 187 */
AnnaBridge 171:3a7713b1edbc 188 #define LL_EXTI_TRIGGER_NONE ((uint8_t)0x00U) /*!< No Trigger Mode */
AnnaBridge 171:3a7713b1edbc 189 #define LL_EXTI_TRIGGER_RISING ((uint8_t)0x01U) /*!< Trigger Rising Mode */
AnnaBridge 171:3a7713b1edbc 190 #define LL_EXTI_TRIGGER_FALLING ((uint8_t)0x02U) /*!< Trigger Falling Mode */
AnnaBridge 171:3a7713b1edbc 191 #define LL_EXTI_TRIGGER_RISING_FALLING ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */
AnnaBridge 171:3a7713b1edbc 192
AnnaBridge 171:3a7713b1edbc 193 /**
AnnaBridge 171:3a7713b1edbc 194 * @}
AnnaBridge 171:3a7713b1edbc 195 */
AnnaBridge 171:3a7713b1edbc 196
AnnaBridge 171:3a7713b1edbc 197
AnnaBridge 171:3a7713b1edbc 198 #endif /*USE_FULL_LL_DRIVER*/
AnnaBridge 171:3a7713b1edbc 199
AnnaBridge 171:3a7713b1edbc 200
AnnaBridge 171:3a7713b1edbc 201 /**
AnnaBridge 171:3a7713b1edbc 202 * @}
AnnaBridge 171:3a7713b1edbc 203 */
AnnaBridge 171:3a7713b1edbc 204
AnnaBridge 171:3a7713b1edbc 205 /* Exported macro ------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 206 /** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
AnnaBridge 171:3a7713b1edbc 207 * @{
AnnaBridge 171:3a7713b1edbc 208 */
AnnaBridge 171:3a7713b1edbc 209
AnnaBridge 171:3a7713b1edbc 210 /** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
AnnaBridge 171:3a7713b1edbc 211 * @{
AnnaBridge 171:3a7713b1edbc 212 */
AnnaBridge 171:3a7713b1edbc 213
AnnaBridge 171:3a7713b1edbc 214 /**
AnnaBridge 171:3a7713b1edbc 215 * @brief Write a value in EXTI register
AnnaBridge 171:3a7713b1edbc 216 * @param __REG__ Register to be written
AnnaBridge 171:3a7713b1edbc 217 * @param __VALUE__ Value to be written in the register
AnnaBridge 171:3a7713b1edbc 218 * @retval None
AnnaBridge 171:3a7713b1edbc 219 */
AnnaBridge 171:3a7713b1edbc 220 #define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
AnnaBridge 171:3a7713b1edbc 221
AnnaBridge 171:3a7713b1edbc 222 /**
AnnaBridge 171:3a7713b1edbc 223 * @brief Read a value in EXTI register
AnnaBridge 171:3a7713b1edbc 224 * @param __REG__ Register to be read
AnnaBridge 171:3a7713b1edbc 225 * @retval Register value
AnnaBridge 171:3a7713b1edbc 226 */
AnnaBridge 171:3a7713b1edbc 227 #define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
AnnaBridge 171:3a7713b1edbc 228 /**
AnnaBridge 171:3a7713b1edbc 229 * @}
AnnaBridge 171:3a7713b1edbc 230 */
AnnaBridge 171:3a7713b1edbc 231
AnnaBridge 171:3a7713b1edbc 232
AnnaBridge 171:3a7713b1edbc 233 /**
AnnaBridge 171:3a7713b1edbc 234 * @}
AnnaBridge 171:3a7713b1edbc 235 */
AnnaBridge 171:3a7713b1edbc 236
AnnaBridge 171:3a7713b1edbc 237
AnnaBridge 171:3a7713b1edbc 238
AnnaBridge 171:3a7713b1edbc 239 /* Exported functions --------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 240 /** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
AnnaBridge 171:3a7713b1edbc 241 * @{
AnnaBridge 171:3a7713b1edbc 242 */
AnnaBridge 171:3a7713b1edbc 243 /** @defgroup EXTI_LL_EF_IT_Management IT_Management
AnnaBridge 171:3a7713b1edbc 244 * @{
AnnaBridge 171:3a7713b1edbc 245 */
AnnaBridge 171:3a7713b1edbc 246
AnnaBridge 171:3a7713b1edbc 247 /**
AnnaBridge 171:3a7713b1edbc 248 * @brief Enable ExtiLine Interrupt request for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 249 * @note The reset value for the direct or internal lines (see RM)
AnnaBridge 171:3a7713b1edbc 250 * is set to 1 in order to enable the interrupt by default.
AnnaBridge 171:3a7713b1edbc 251 * Bits are set automatically at Power on.
AnnaBridge 171:3a7713b1edbc 252 * @rmtoll IMR IMx LL_EXTI_EnableIT_0_31
AnnaBridge 171:3a7713b1edbc 253 * @param ExtiLine This parameter can be one of the following values:
AnnaBridge 171:3a7713b1edbc 254 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 255 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 256 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 257 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 258 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 259 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 260 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 261 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 262 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 263 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 264 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 265 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 266 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 267 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 268 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 269 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 270 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 271 * @arg @ref LL_EXTI_LINE_17
AnnaBridge 171:3a7713b1edbc 272 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 273 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 274 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 275 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 276 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 277 * @arg @ref LL_EXTI_LINE_23
AnnaBridge 171:3a7713b1edbc 278 * @arg @ref LL_EXTI_LINE_24
AnnaBridge 171:3a7713b1edbc 279 * @arg @ref LL_EXTI_LINE_25
AnnaBridge 171:3a7713b1edbc 280 * @arg @ref LL_EXTI_LINE_26
AnnaBridge 171:3a7713b1edbc 281 * @arg @ref LL_EXTI_LINE_27
AnnaBridge 171:3a7713b1edbc 282 * @arg @ref LL_EXTI_LINE_28
AnnaBridge 171:3a7713b1edbc 283 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 284 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 285 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 286 * @arg @ref LL_EXTI_LINE_ALL_0_31
AnnaBridge 171:3a7713b1edbc 287 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 288 * @retval None
AnnaBridge 171:3a7713b1edbc 289 */
AnnaBridge 171:3a7713b1edbc 290 __STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 291 {
AnnaBridge 171:3a7713b1edbc 292 SET_BIT(EXTI->IMR, ExtiLine);
AnnaBridge 171:3a7713b1edbc 293 }
AnnaBridge 171:3a7713b1edbc 294
AnnaBridge 171:3a7713b1edbc 295 /**
AnnaBridge 171:3a7713b1edbc 296 * @brief Disable ExtiLine Interrupt request for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 297 * @note The reset value for the direct or internal lines (see RM)
AnnaBridge 171:3a7713b1edbc 298 * is set to 1 in order to enable the interrupt by default.
AnnaBridge 171:3a7713b1edbc 299 * Bits are set automatically at Power on.
AnnaBridge 171:3a7713b1edbc 300 * @rmtoll IMR IMx LL_EXTI_DisableIT_0_31
AnnaBridge 171:3a7713b1edbc 301 * @param ExtiLine This parameter can be one of the following values:
AnnaBridge 171:3a7713b1edbc 302 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 303 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 304 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 305 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 306 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 307 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 308 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 309 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 310 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 311 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 312 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 313 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 314 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 315 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 316 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 317 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 318 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 319 * @arg @ref LL_EXTI_LINE_17
AnnaBridge 171:3a7713b1edbc 320 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 321 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 322 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 323 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 324 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 325 * @arg @ref LL_EXTI_LINE_23
AnnaBridge 171:3a7713b1edbc 326 * @arg @ref LL_EXTI_LINE_24
AnnaBridge 171:3a7713b1edbc 327 * @arg @ref LL_EXTI_LINE_25
AnnaBridge 171:3a7713b1edbc 328 * @arg @ref LL_EXTI_LINE_26
AnnaBridge 171:3a7713b1edbc 329 * @arg @ref LL_EXTI_LINE_27
AnnaBridge 171:3a7713b1edbc 330 * @arg @ref LL_EXTI_LINE_28
AnnaBridge 171:3a7713b1edbc 331 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 332 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 333 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 334 * @arg @ref LL_EXTI_LINE_ALL_0_31
AnnaBridge 171:3a7713b1edbc 335 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 336 * @retval None
AnnaBridge 171:3a7713b1edbc 337 */
AnnaBridge 171:3a7713b1edbc 338 __STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 339 {
AnnaBridge 171:3a7713b1edbc 340 CLEAR_BIT(EXTI->IMR, ExtiLine);
AnnaBridge 171:3a7713b1edbc 341 }
AnnaBridge 171:3a7713b1edbc 342
AnnaBridge 171:3a7713b1edbc 343
AnnaBridge 171:3a7713b1edbc 344 /**
AnnaBridge 171:3a7713b1edbc 345 * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 346 * @note The reset value for the direct or internal lines (see RM)
AnnaBridge 171:3a7713b1edbc 347 * is set to 1 in order to enable the interrupt by default.
AnnaBridge 171:3a7713b1edbc 348 * Bits are set automatically at Power on.
AnnaBridge 171:3a7713b1edbc 349 * @rmtoll IMR IMx LL_EXTI_IsEnabledIT_0_31
AnnaBridge 171:3a7713b1edbc 350 * @param ExtiLine This parameter can be one of the following values:
AnnaBridge 171:3a7713b1edbc 351 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 352 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 353 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 354 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 355 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 356 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 357 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 358 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 359 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 360 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 361 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 362 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 363 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 364 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 365 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 366 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 367 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 368 * @arg @ref LL_EXTI_LINE_17
AnnaBridge 171:3a7713b1edbc 369 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 370 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 371 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 372 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 373 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 374 * @arg @ref LL_EXTI_LINE_23
AnnaBridge 171:3a7713b1edbc 375 * @arg @ref LL_EXTI_LINE_24
AnnaBridge 171:3a7713b1edbc 376 * @arg @ref LL_EXTI_LINE_25
AnnaBridge 171:3a7713b1edbc 377 * @arg @ref LL_EXTI_LINE_26
AnnaBridge 171:3a7713b1edbc 378 * @arg @ref LL_EXTI_LINE_27
AnnaBridge 171:3a7713b1edbc 379 * @arg @ref LL_EXTI_LINE_28
AnnaBridge 171:3a7713b1edbc 380 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 381 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 382 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 383 * @arg @ref LL_EXTI_LINE_ALL_0_31
AnnaBridge 171:3a7713b1edbc 384 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 385 * @retval State of bit (1 or 0).
AnnaBridge 171:3a7713b1edbc 386 */
AnnaBridge 171:3a7713b1edbc 387 __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 388 {
AnnaBridge 171:3a7713b1edbc 389 return (READ_BIT(EXTI->IMR, ExtiLine) == (ExtiLine));
AnnaBridge 171:3a7713b1edbc 390 }
AnnaBridge 171:3a7713b1edbc 391
AnnaBridge 171:3a7713b1edbc 392
AnnaBridge 171:3a7713b1edbc 393 /**
AnnaBridge 171:3a7713b1edbc 394 * @}
AnnaBridge 171:3a7713b1edbc 395 */
AnnaBridge 171:3a7713b1edbc 396
AnnaBridge 171:3a7713b1edbc 397 /** @defgroup EXTI_LL_EF_Event_Management Event_Management
AnnaBridge 171:3a7713b1edbc 398 * @{
AnnaBridge 171:3a7713b1edbc 399 */
AnnaBridge 171:3a7713b1edbc 400
AnnaBridge 171:3a7713b1edbc 401 /**
AnnaBridge 171:3a7713b1edbc 402 * @brief Enable ExtiLine Event request for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 403 * @rmtoll EMR EMx LL_EXTI_EnableEvent_0_31
AnnaBridge 171:3a7713b1edbc 404 * @param ExtiLine This parameter can be one of the following values:
AnnaBridge 171:3a7713b1edbc 405 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 406 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 407 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 408 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 409 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 410 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 411 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 412 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 413 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 414 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 415 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 416 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 417 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 418 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 419 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 420 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 421 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 422 * @arg @ref LL_EXTI_LINE_17
AnnaBridge 171:3a7713b1edbc 423 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 424 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 425 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 426 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 427 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 428 * @arg @ref LL_EXTI_LINE_23
AnnaBridge 171:3a7713b1edbc 429 * @arg @ref LL_EXTI_LINE_24
AnnaBridge 171:3a7713b1edbc 430 * @arg @ref LL_EXTI_LINE_25
AnnaBridge 171:3a7713b1edbc 431 * @arg @ref LL_EXTI_LINE_26
AnnaBridge 171:3a7713b1edbc 432 * @arg @ref LL_EXTI_LINE_27
AnnaBridge 171:3a7713b1edbc 433 * @arg @ref LL_EXTI_LINE_28
AnnaBridge 171:3a7713b1edbc 434 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 435 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 436 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 437 * @arg @ref LL_EXTI_LINE_ALL_0_31
AnnaBridge 171:3a7713b1edbc 438 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 439 * @retval None
AnnaBridge 171:3a7713b1edbc 440 */
AnnaBridge 171:3a7713b1edbc 441 __STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 442 {
AnnaBridge 171:3a7713b1edbc 443 SET_BIT(EXTI->EMR, ExtiLine);
AnnaBridge 171:3a7713b1edbc 444
AnnaBridge 171:3a7713b1edbc 445 }
AnnaBridge 171:3a7713b1edbc 446
AnnaBridge 171:3a7713b1edbc 447
AnnaBridge 171:3a7713b1edbc 448 /**
AnnaBridge 171:3a7713b1edbc 449 * @brief Disable ExtiLine Event request for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 450 * @rmtoll EMR EMx LL_EXTI_DisableEvent_0_31
AnnaBridge 171:3a7713b1edbc 451 * @param ExtiLine This parameter can be one of the following values:
AnnaBridge 171:3a7713b1edbc 452 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 453 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 454 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 455 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 456 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 457 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 458 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 459 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 460 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 461 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 462 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 463 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 464 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 465 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 466 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 467 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 468 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 469 * @arg @ref LL_EXTI_LINE_17
AnnaBridge 171:3a7713b1edbc 470 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 471 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 472 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 473 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 474 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 475 * @arg @ref LL_EXTI_LINE_23
AnnaBridge 171:3a7713b1edbc 476 * @arg @ref LL_EXTI_LINE_24
AnnaBridge 171:3a7713b1edbc 477 * @arg @ref LL_EXTI_LINE_25
AnnaBridge 171:3a7713b1edbc 478 * @arg @ref LL_EXTI_LINE_26
AnnaBridge 171:3a7713b1edbc 479 * @arg @ref LL_EXTI_LINE_27
AnnaBridge 171:3a7713b1edbc 480 * @arg @ref LL_EXTI_LINE_28
AnnaBridge 171:3a7713b1edbc 481 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 482 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 483 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 484 * @arg @ref LL_EXTI_LINE_ALL_0_31
AnnaBridge 171:3a7713b1edbc 485 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 486 * @retval None
AnnaBridge 171:3a7713b1edbc 487 */
AnnaBridge 171:3a7713b1edbc 488 __STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 489 {
AnnaBridge 171:3a7713b1edbc 490 CLEAR_BIT(EXTI->EMR, ExtiLine);
AnnaBridge 171:3a7713b1edbc 491 }
AnnaBridge 171:3a7713b1edbc 492
AnnaBridge 171:3a7713b1edbc 493
AnnaBridge 171:3a7713b1edbc 494 /**
AnnaBridge 171:3a7713b1edbc 495 * @brief Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 496 * @rmtoll EMR EMx LL_EXTI_IsEnabledEvent_0_31
AnnaBridge 171:3a7713b1edbc 497 * @param ExtiLine This parameter can be one of the following values:
AnnaBridge 171:3a7713b1edbc 498 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 499 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 500 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 501 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 502 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 503 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 504 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 505 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 506 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 507 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 508 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 509 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 510 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 511 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 512 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 513 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 514 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 515 * @arg @ref LL_EXTI_LINE_17
AnnaBridge 171:3a7713b1edbc 516 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 517 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 518 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 519 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 520 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 521 * @arg @ref LL_EXTI_LINE_23
AnnaBridge 171:3a7713b1edbc 522 * @arg @ref LL_EXTI_LINE_24
AnnaBridge 171:3a7713b1edbc 523 * @arg @ref LL_EXTI_LINE_25
AnnaBridge 171:3a7713b1edbc 524 * @arg @ref LL_EXTI_LINE_26
AnnaBridge 171:3a7713b1edbc 525 * @arg @ref LL_EXTI_LINE_27
AnnaBridge 171:3a7713b1edbc 526 * @arg @ref LL_EXTI_LINE_28
AnnaBridge 171:3a7713b1edbc 527 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 528 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 529 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 530 * @arg @ref LL_EXTI_LINE_ALL_0_31
AnnaBridge 171:3a7713b1edbc 531 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 532 * @retval State of bit (1 or 0).
AnnaBridge 171:3a7713b1edbc 533 */
AnnaBridge 171:3a7713b1edbc 534 __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 535 {
AnnaBridge 171:3a7713b1edbc 536 return (READ_BIT(EXTI->EMR, ExtiLine) == (ExtiLine));
AnnaBridge 171:3a7713b1edbc 537
AnnaBridge 171:3a7713b1edbc 538 }
AnnaBridge 171:3a7713b1edbc 539
AnnaBridge 171:3a7713b1edbc 540
AnnaBridge 171:3a7713b1edbc 541 /**
AnnaBridge 171:3a7713b1edbc 542 * @}
AnnaBridge 171:3a7713b1edbc 543 */
AnnaBridge 171:3a7713b1edbc 544
AnnaBridge 171:3a7713b1edbc 545 /** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management
AnnaBridge 171:3a7713b1edbc 546 * @{
AnnaBridge 171:3a7713b1edbc 547 */
AnnaBridge 171:3a7713b1edbc 548
AnnaBridge 171:3a7713b1edbc 549 /**
AnnaBridge 171:3a7713b1edbc 550 * @brief Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 551 * @note The configurable wakeup lines are edge-triggered. No glitch must be
AnnaBridge 171:3a7713b1edbc 552 * generated on these lines. If a rising edge on a configurable interrupt
AnnaBridge 171:3a7713b1edbc 553 * line occurs during a write operation in the EXTI_RTSR register, the
AnnaBridge 171:3a7713b1edbc 554 * pending bit is not set.
AnnaBridge 171:3a7713b1edbc 555 * Rising and falling edge triggers can be set for
AnnaBridge 171:3a7713b1edbc 556 * the same interrupt line. In this case, both generate a trigger
AnnaBridge 171:3a7713b1edbc 557 * condition.
AnnaBridge 171:3a7713b1edbc 558 * @rmtoll RTSR RTx LL_EXTI_EnableRisingTrig_0_31
AnnaBridge 171:3a7713b1edbc 559 * @param ExtiLine This parameter can be a combination of the following values:
AnnaBridge 171:3a7713b1edbc 560 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 561 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 562 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 563 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 564 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 565 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 566 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 567 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 568 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 569 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 570 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 571 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 572 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 573 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 574 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 575 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 576 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 577 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 578 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 579 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 580 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 581 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 582 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 583 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 584 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 585 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 586 * @retval None
AnnaBridge 171:3a7713b1edbc 587 */
AnnaBridge 171:3a7713b1edbc 588 __STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 589 {
AnnaBridge 171:3a7713b1edbc 590 SET_BIT(EXTI->RTSR, ExtiLine);
AnnaBridge 171:3a7713b1edbc 591
AnnaBridge 171:3a7713b1edbc 592 }
AnnaBridge 171:3a7713b1edbc 593
AnnaBridge 171:3a7713b1edbc 594
AnnaBridge 171:3a7713b1edbc 595 /**
AnnaBridge 171:3a7713b1edbc 596 * @brief Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 597 * @note The configurable wakeup lines are edge-triggered. No glitch must be
AnnaBridge 171:3a7713b1edbc 598 * generated on these lines. If a rising edge on a configurable interrupt
AnnaBridge 171:3a7713b1edbc 599 * line occurs during a write operation in the EXTI_RTSR register, the
AnnaBridge 171:3a7713b1edbc 600 * pending bit is not set.
AnnaBridge 171:3a7713b1edbc 601 * Rising and falling edge triggers can be set for
AnnaBridge 171:3a7713b1edbc 602 * the same interrupt line. In this case, both generate a trigger
AnnaBridge 171:3a7713b1edbc 603 * condition.
AnnaBridge 171:3a7713b1edbc 604 * @rmtoll RTSR RTx LL_EXTI_DisableRisingTrig_0_31
AnnaBridge 171:3a7713b1edbc 605 * @param ExtiLine This parameter can be a combination of the following values:
AnnaBridge 171:3a7713b1edbc 606 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 607 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 608 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 609 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 610 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 611 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 612 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 613 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 614 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 615 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 616 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 617 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 618 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 619 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 620 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 621 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 622 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 623 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 624 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 625 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 626 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 627 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 628 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 629 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 630 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 631 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 632 * @retval None
AnnaBridge 171:3a7713b1edbc 633 */
AnnaBridge 171:3a7713b1edbc 634 __STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 635 {
AnnaBridge 171:3a7713b1edbc 636 CLEAR_BIT(EXTI->RTSR, ExtiLine);
AnnaBridge 171:3a7713b1edbc 637
AnnaBridge 171:3a7713b1edbc 638 }
AnnaBridge 171:3a7713b1edbc 639
AnnaBridge 171:3a7713b1edbc 640
AnnaBridge 171:3a7713b1edbc 641 /**
AnnaBridge 171:3a7713b1edbc 642 * @brief Check if rising edge trigger is enabled for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 643 * @rmtoll RTSR RTx LL_EXTI_IsEnabledRisingTrig_0_31
AnnaBridge 171:3a7713b1edbc 644 * @param ExtiLine This parameter can be a combination of the following values:
AnnaBridge 171:3a7713b1edbc 645 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 646 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 647 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 648 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 649 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 650 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 651 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 652 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 653 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 654 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 655 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 656 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 657 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 658 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 659 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 660 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 661 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 662 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 663 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 664 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 665 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 666 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 667 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 668 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 669 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 670 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 671 * @retval State of bit (1 or 0).
AnnaBridge 171:3a7713b1edbc 672 */
AnnaBridge 171:3a7713b1edbc 673 __STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 674 {
AnnaBridge 171:3a7713b1edbc 675 return (READ_BIT(EXTI->RTSR, ExtiLine) == (ExtiLine));
AnnaBridge 171:3a7713b1edbc 676 }
AnnaBridge 171:3a7713b1edbc 677
AnnaBridge 171:3a7713b1edbc 678
AnnaBridge 171:3a7713b1edbc 679 /**
AnnaBridge 171:3a7713b1edbc 680 * @}
AnnaBridge 171:3a7713b1edbc 681 */
AnnaBridge 171:3a7713b1edbc 682
AnnaBridge 171:3a7713b1edbc 683 /** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management
AnnaBridge 171:3a7713b1edbc 684 * @{
AnnaBridge 171:3a7713b1edbc 685 */
AnnaBridge 171:3a7713b1edbc 686
AnnaBridge 171:3a7713b1edbc 687 /**
AnnaBridge 171:3a7713b1edbc 688 * @brief Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 689 * @note The configurable wakeup lines are edge-triggered. No glitch must be
AnnaBridge 171:3a7713b1edbc 690 * generated on these lines. If a falling edge on a configurable interrupt
AnnaBridge 171:3a7713b1edbc 691 * line occurs during a write operation in the EXTI_FTSR register, the
AnnaBridge 171:3a7713b1edbc 692 * pending bit is not set.
AnnaBridge 171:3a7713b1edbc 693 * Rising and falling edge triggers can be set for
AnnaBridge 171:3a7713b1edbc 694 * the same interrupt line. In this case, both generate a trigger
AnnaBridge 171:3a7713b1edbc 695 * condition.
AnnaBridge 171:3a7713b1edbc 696 * @rmtoll FTSR FTx LL_EXTI_EnableFallingTrig_0_31
AnnaBridge 171:3a7713b1edbc 697 * @param ExtiLine This parameter can be a combination of the following values:
AnnaBridge 171:3a7713b1edbc 698 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 699 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 700 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 701 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 702 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 703 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 704 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 705 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 706 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 707 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 708 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 709 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 710 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 711 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 712 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 713 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 714 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 715 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 716 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 717 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 718 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 719 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 720 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 721 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 722 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 723 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 724 * @retval None
AnnaBridge 171:3a7713b1edbc 725 */
AnnaBridge 171:3a7713b1edbc 726 __STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 727 {
AnnaBridge 171:3a7713b1edbc 728 SET_BIT(EXTI->FTSR, ExtiLine);
AnnaBridge 171:3a7713b1edbc 729 }
AnnaBridge 171:3a7713b1edbc 730
AnnaBridge 171:3a7713b1edbc 731
AnnaBridge 171:3a7713b1edbc 732 /**
AnnaBridge 171:3a7713b1edbc 733 * @brief Disable ExtiLine Falling Edge Trigger for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 734 * @note The configurable wakeup lines are edge-triggered. No glitch must be
AnnaBridge 171:3a7713b1edbc 735 * generated on these lines. If a Falling edge on a configurable interrupt
AnnaBridge 171:3a7713b1edbc 736 * line occurs during a write operation in the EXTI_FTSR register, the
AnnaBridge 171:3a7713b1edbc 737 * pending bit is not set.
AnnaBridge 171:3a7713b1edbc 738 * Rising and falling edge triggers can be set for the same interrupt line.
AnnaBridge 171:3a7713b1edbc 739 * In this case, both generate a trigger condition.
AnnaBridge 171:3a7713b1edbc 740 * @rmtoll FTSR FTx LL_EXTI_DisableFallingTrig_0_31
AnnaBridge 171:3a7713b1edbc 741 * @param ExtiLine This parameter can be a combination of the following values:
AnnaBridge 171:3a7713b1edbc 742 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 743 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 744 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 745 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 746 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 747 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 748 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 749 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 750 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 751 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 752 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 753 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 754 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 755 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 756 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 757 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 758 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 759 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 760 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 761 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 762 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 763 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 764 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 765 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 766 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 767 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 768 * @retval None
AnnaBridge 171:3a7713b1edbc 769 */
AnnaBridge 171:3a7713b1edbc 770 __STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 771 {
AnnaBridge 171:3a7713b1edbc 772 CLEAR_BIT(EXTI->FTSR, ExtiLine);
AnnaBridge 171:3a7713b1edbc 773 }
AnnaBridge 171:3a7713b1edbc 774
AnnaBridge 171:3a7713b1edbc 775
AnnaBridge 171:3a7713b1edbc 776 /**
AnnaBridge 171:3a7713b1edbc 777 * @brief Check if falling edge trigger is enabled for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 778 * @rmtoll FTSR FTx LL_EXTI_IsEnabledFallingTrig_0_31
AnnaBridge 171:3a7713b1edbc 779 * @param ExtiLine This parameter can be a combination of the following values:
AnnaBridge 171:3a7713b1edbc 780 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 781 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 782 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 783 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 784 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 785 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 786 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 787 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 788 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 789 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 790 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 791 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 792 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 793 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 794 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 795 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 796 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 797 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 798 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 799 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 800 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 801 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 802 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 803 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 804 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 805 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 806 * @retval State of bit (1 or 0).
AnnaBridge 171:3a7713b1edbc 807 */
AnnaBridge 171:3a7713b1edbc 808 __STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 809 {
AnnaBridge 171:3a7713b1edbc 810 return (READ_BIT(EXTI->FTSR, ExtiLine) == (ExtiLine));
AnnaBridge 171:3a7713b1edbc 811 }
AnnaBridge 171:3a7713b1edbc 812
AnnaBridge 171:3a7713b1edbc 813
AnnaBridge 171:3a7713b1edbc 814 /**
AnnaBridge 171:3a7713b1edbc 815 * @}
AnnaBridge 171:3a7713b1edbc 816 */
AnnaBridge 171:3a7713b1edbc 817
AnnaBridge 171:3a7713b1edbc 818 /** @defgroup EXTI_LL_EF_Software_Interrupt_Management Software_Interrupt_Management
AnnaBridge 171:3a7713b1edbc 819 * @{
AnnaBridge 171:3a7713b1edbc 820 */
AnnaBridge 171:3a7713b1edbc 821
AnnaBridge 171:3a7713b1edbc 822 /**
AnnaBridge 171:3a7713b1edbc 823 * @brief Generate a software Interrupt Event for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 824 * @note If the interrupt is enabled on this line in the EXTI_IMR, writing a 1 to
AnnaBridge 171:3a7713b1edbc 825 * this bit when it is at '0' sets the corresponding pending bit in EXTI_PR
AnnaBridge 171:3a7713b1edbc 826 * resulting in an interrupt request generation.
AnnaBridge 171:3a7713b1edbc 827 * This bit is cleared by clearing the corresponding bit in the EXTI_PR
AnnaBridge 171:3a7713b1edbc 828 * register (by writing a 1 into the bit)
AnnaBridge 171:3a7713b1edbc 829 * @rmtoll SWIER SWIx LL_EXTI_GenerateSWI_0_31
AnnaBridge 171:3a7713b1edbc 830 * @param ExtiLine This parameter can be a combination of the following values:
AnnaBridge 171:3a7713b1edbc 831 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 832 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 833 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 834 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 835 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 836 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 837 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 838 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 839 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 840 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 841 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 842 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 843 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 844 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 845 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 846 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 847 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 848 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 849 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 850 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 851 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 852 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 853 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 854 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 855 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 856 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 857 * @retval None
AnnaBridge 171:3a7713b1edbc 858 */
AnnaBridge 171:3a7713b1edbc 859 __STATIC_INLINE void LL_EXTI_GenerateSWI_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 860 {
AnnaBridge 171:3a7713b1edbc 861 SET_BIT(EXTI->SWIER, ExtiLine);
AnnaBridge 171:3a7713b1edbc 862 }
AnnaBridge 171:3a7713b1edbc 863
AnnaBridge 171:3a7713b1edbc 864
AnnaBridge 171:3a7713b1edbc 865 /**
AnnaBridge 171:3a7713b1edbc 866 * @}
AnnaBridge 171:3a7713b1edbc 867 */
AnnaBridge 171:3a7713b1edbc 868
AnnaBridge 171:3a7713b1edbc 869 /** @defgroup EXTI_LL_EF_Flag_Management Flag_Management
AnnaBridge 171:3a7713b1edbc 870 * @{
AnnaBridge 171:3a7713b1edbc 871 */
AnnaBridge 171:3a7713b1edbc 872
AnnaBridge 171:3a7713b1edbc 873 /**
AnnaBridge 171:3a7713b1edbc 874 * @brief Check if the ExtLine Flag is set or not for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 875 * @note This bit is set when the selected edge event arrives on the interrupt
AnnaBridge 171:3a7713b1edbc 876 * line. This bit is cleared by writing a 1 to the bit.
AnnaBridge 171:3a7713b1edbc 877 * @rmtoll PR PIFx LL_EXTI_IsActiveFlag_0_31
AnnaBridge 171:3a7713b1edbc 878 * @param ExtiLine This parameter can be a combination of the following values:
AnnaBridge 171:3a7713b1edbc 879 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 880 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 881 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 882 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 883 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 884 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 885 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 886 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 887 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 888 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 889 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 890 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 891 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 892 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 893 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 894 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 895 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 896 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 897 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 898 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 899 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 900 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 901 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 902 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 903 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 904 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 905 * @retval State of bit (1 or 0).
AnnaBridge 171:3a7713b1edbc 906 */
AnnaBridge 171:3a7713b1edbc 907 __STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 908 {
AnnaBridge 171:3a7713b1edbc 909 return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
AnnaBridge 171:3a7713b1edbc 910 }
AnnaBridge 171:3a7713b1edbc 911
AnnaBridge 171:3a7713b1edbc 912
AnnaBridge 171:3a7713b1edbc 913 /**
AnnaBridge 171:3a7713b1edbc 914 * @brief Read ExtLine Combination Flag for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 915 * @note This bit is set when the selected edge event arrives on the interrupt
AnnaBridge 171:3a7713b1edbc 916 * line. This bit is cleared by writing a 1 to the bit.
AnnaBridge 171:3a7713b1edbc 917 * @rmtoll PR PIFx LL_EXTI_ReadFlag_0_31
AnnaBridge 171:3a7713b1edbc 918 * @param ExtiLine This parameter can be a combination of the following values:
AnnaBridge 171:3a7713b1edbc 919 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 920 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 921 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 922 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 923 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 924 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 925 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 926 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 927 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 928 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 929 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 930 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 931 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 932 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 933 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 934 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 935 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 936 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 937 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 938 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 939 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 940 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 941 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 942 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 943 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 944 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 945 * @retval @note This bit is set when the selected edge event arrives on the interrupt
AnnaBridge 171:3a7713b1edbc 946 */
AnnaBridge 171:3a7713b1edbc 947 __STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 948 {
AnnaBridge 171:3a7713b1edbc 949 return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
AnnaBridge 171:3a7713b1edbc 950 }
AnnaBridge 171:3a7713b1edbc 951
AnnaBridge 171:3a7713b1edbc 952
AnnaBridge 171:3a7713b1edbc 953 /**
AnnaBridge 171:3a7713b1edbc 954 * @brief Clear ExtLine Flags for Lines in range 0 to 31
AnnaBridge 171:3a7713b1edbc 955 * @note This bit is set when the selected edge event arrives on the interrupt
AnnaBridge 171:3a7713b1edbc 956 * line. This bit is cleared by writing a 1 to the bit.
AnnaBridge 171:3a7713b1edbc 957 * @rmtoll PR PIFx LL_EXTI_ClearFlag_0_31
AnnaBridge 171:3a7713b1edbc 958 * @param ExtiLine This parameter can be a combination of the following values:
AnnaBridge 171:3a7713b1edbc 959 * @arg @ref LL_EXTI_LINE_0
AnnaBridge 171:3a7713b1edbc 960 * @arg @ref LL_EXTI_LINE_1
AnnaBridge 171:3a7713b1edbc 961 * @arg @ref LL_EXTI_LINE_2
AnnaBridge 171:3a7713b1edbc 962 * @arg @ref LL_EXTI_LINE_3
AnnaBridge 171:3a7713b1edbc 963 * @arg @ref LL_EXTI_LINE_4
AnnaBridge 171:3a7713b1edbc 964 * @arg @ref LL_EXTI_LINE_5
AnnaBridge 171:3a7713b1edbc 965 * @arg @ref LL_EXTI_LINE_6
AnnaBridge 171:3a7713b1edbc 966 * @arg @ref LL_EXTI_LINE_7
AnnaBridge 171:3a7713b1edbc 967 * @arg @ref LL_EXTI_LINE_8
AnnaBridge 171:3a7713b1edbc 968 * @arg @ref LL_EXTI_LINE_9
AnnaBridge 171:3a7713b1edbc 969 * @arg @ref LL_EXTI_LINE_10
AnnaBridge 171:3a7713b1edbc 970 * @arg @ref LL_EXTI_LINE_11
AnnaBridge 171:3a7713b1edbc 971 * @arg @ref LL_EXTI_LINE_12
AnnaBridge 171:3a7713b1edbc 972 * @arg @ref LL_EXTI_LINE_13
AnnaBridge 171:3a7713b1edbc 973 * @arg @ref LL_EXTI_LINE_14
AnnaBridge 171:3a7713b1edbc 974 * @arg @ref LL_EXTI_LINE_15
AnnaBridge 171:3a7713b1edbc 975 * @arg @ref LL_EXTI_LINE_16
AnnaBridge 171:3a7713b1edbc 976 * @arg @ref LL_EXTI_LINE_18
AnnaBridge 171:3a7713b1edbc 977 * @arg @ref LL_EXTI_LINE_19
AnnaBridge 171:3a7713b1edbc 978 * @arg @ref LL_EXTI_LINE_20
AnnaBridge 171:3a7713b1edbc 979 * @arg @ref LL_EXTI_LINE_21
AnnaBridge 171:3a7713b1edbc 980 * @arg @ref LL_EXTI_LINE_22
AnnaBridge 171:3a7713b1edbc 981 * @arg @ref LL_EXTI_LINE_29
AnnaBridge 171:3a7713b1edbc 982 * @arg @ref LL_EXTI_LINE_30
AnnaBridge 171:3a7713b1edbc 983 * @arg @ref LL_EXTI_LINE_31
AnnaBridge 171:3a7713b1edbc 984 * @note Please check each device line mapping for EXTI Line availability
AnnaBridge 171:3a7713b1edbc 985 * @retval None
AnnaBridge 171:3a7713b1edbc 986 */
AnnaBridge 171:3a7713b1edbc 987 __STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
AnnaBridge 171:3a7713b1edbc 988 {
AnnaBridge 171:3a7713b1edbc 989 WRITE_REG(EXTI->PR, ExtiLine);
AnnaBridge 171:3a7713b1edbc 990 }
AnnaBridge 171:3a7713b1edbc 991
AnnaBridge 171:3a7713b1edbc 992
AnnaBridge 171:3a7713b1edbc 993 /**
AnnaBridge 171:3a7713b1edbc 994 * @}
AnnaBridge 171:3a7713b1edbc 995 */
AnnaBridge 171:3a7713b1edbc 996
AnnaBridge 171:3a7713b1edbc 997 #if defined(USE_FULL_LL_DRIVER)
AnnaBridge 171:3a7713b1edbc 998 /** @defgroup EXTI_LL_EF_Init Initialization and de-initialization functions
AnnaBridge 171:3a7713b1edbc 999 * @{
AnnaBridge 171:3a7713b1edbc 1000 */
AnnaBridge 171:3a7713b1edbc 1001
AnnaBridge 171:3a7713b1edbc 1002 uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct);
AnnaBridge 171:3a7713b1edbc 1003 uint32_t LL_EXTI_DeInit(void);
AnnaBridge 171:3a7713b1edbc 1004 void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct);
AnnaBridge 171:3a7713b1edbc 1005
AnnaBridge 171:3a7713b1edbc 1006
AnnaBridge 171:3a7713b1edbc 1007 /**
AnnaBridge 171:3a7713b1edbc 1008 * @}
AnnaBridge 171:3a7713b1edbc 1009 */
AnnaBridge 171:3a7713b1edbc 1010 #endif /* USE_FULL_LL_DRIVER */
AnnaBridge 171:3a7713b1edbc 1011
AnnaBridge 171:3a7713b1edbc 1012 /**
AnnaBridge 171:3a7713b1edbc 1013 * @}
AnnaBridge 171:3a7713b1edbc 1014 */
AnnaBridge 171:3a7713b1edbc 1015
AnnaBridge 171:3a7713b1edbc 1016 /**
AnnaBridge 171:3a7713b1edbc 1017 * @}
AnnaBridge 171:3a7713b1edbc 1018 */
AnnaBridge 171:3a7713b1edbc 1019
AnnaBridge 171:3a7713b1edbc 1020 #endif /* EXTI */
AnnaBridge 171:3a7713b1edbc 1021
AnnaBridge 171:3a7713b1edbc 1022 /**
AnnaBridge 171:3a7713b1edbc 1023 * @}
AnnaBridge 171:3a7713b1edbc 1024 */
AnnaBridge 171:3a7713b1edbc 1025
AnnaBridge 171:3a7713b1edbc 1026 #ifdef __cplusplus
AnnaBridge 171:3a7713b1edbc 1027 }
AnnaBridge 171:3a7713b1edbc 1028 #endif
AnnaBridge 171:3a7713b1edbc 1029
AnnaBridge 171:3a7713b1edbc 1030 #endif /* __STM32F0xx_LL_EXTI_H */
AnnaBridge 171:3a7713b1edbc 1031
AnnaBridge 171:3a7713b1edbc 1032 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/