mbed - The official Mbed 2 C/C++ SDK provides the softwa…

Users » mbed_official » Code » mbed

mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_ELMO_F411RE/TOOLCHAIN_GCC_ARM/stm32f4xx_ll_tim.h@172:65be27845400, 2019-02-20 (annotated)

Committer:: AnnaBridge
Date:: Wed Feb 20 20:53:29 2019 +0000
Revision:: 172:65be27845400
Parent:: 171:3a7713b1edbc

mbed library release version 165

Who changed what in which revision?

User	Revision	Line number	New contents of line
AnnaBridge	145:64910690c574	1	/**
AnnaBridge	145:64910690c574	2	******************************************************************************
AnnaBridge	145:64910690c574	3	* @file stm32f4xx_ll_tim.h
AnnaBridge	145:64910690c574	4	* @author MCD Application Team
AnnaBridge	145:64910690c574	5	* @brief Header file of TIM LL module.
AnnaBridge	145:64910690c574	6	******************************************************************************
AnnaBridge	145:64910690c574	7	* @attention
AnnaBridge	145:64910690c574	8	*
AnnaBridge	145:64910690c574	9	* <h2><center>© COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
AnnaBridge	145:64910690c574	10	*
AnnaBridge	145:64910690c574	11	* Redistribution and use in source and binary forms, with or without modification,
AnnaBridge	145:64910690c574	12	* are permitted provided that the following conditions are met:
AnnaBridge	145:64910690c574	13	* 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge	145:64910690c574	14	* this list of conditions and the following disclaimer.
AnnaBridge	145:64910690c574	15	* 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge	145:64910690c574	16	* this list of conditions and the following disclaimer in the documentation
AnnaBridge	145:64910690c574	17	* and/or other materials provided with the distribution.
AnnaBridge	145:64910690c574	18	* 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge	145:64910690c574	19	* may be used to endorse or promote products derived from this software
AnnaBridge	145:64910690c574	20	* without specific prior written permission.
AnnaBridge	145:64910690c574	21	*
AnnaBridge	145:64910690c574	22	* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge	145:64910690c574	23	* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge	145:64910690c574	24	* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge	145:64910690c574	25	* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge	145:64910690c574	26	* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge	145:64910690c574	27	* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge	145:64910690c574	28	* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge	145:64910690c574	29	* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge	145:64910690c574	30	* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge	145:64910690c574	31	* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge	145:64910690c574	32	*
AnnaBridge	145:64910690c574	33	******************************************************************************
AnnaBridge	145:64910690c574	34	*/
AnnaBridge	145:64910690c574	35
AnnaBridge	145:64910690c574	36	/* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge	145:64910690c574	37	#ifndef __STM32F4xx_LL_TIM_H
AnnaBridge	145:64910690c574	38	#define __STM32F4xx_LL_TIM_H
AnnaBridge	145:64910690c574	39
AnnaBridge	145:64910690c574	40	#ifdef __cplusplus
AnnaBridge	145:64910690c574	41	extern "C" {
AnnaBridge	145:64910690c574	42	#endif
AnnaBridge	145:64910690c574	43
AnnaBridge	145:64910690c574	44	/* Includes ------------------------------------------------------------------*/
AnnaBridge	145:64910690c574	45	#include "stm32f4xx.h"
AnnaBridge	145:64910690c574	46
AnnaBridge	145:64910690c574	47	/** @addtogroup STM32F4xx_LL_Driver
AnnaBridge	145:64910690c574	48	* @{
AnnaBridge	145:64910690c574	49	*/
AnnaBridge	145:64910690c574	50
AnnaBridge	145:64910690c574	51	#if defined (TIM1) \|\| defined (TIM2) \|\| defined (TIM3) \|\| defined (TIM4) \|\| defined (TIM5) \|\| defined (TIM6) \|\| defined (TIM7) \|\| defined (TIM8) \|\| defined (TIM9) \|\| defined (TIM10) \|\| defined (TIM11) \|\| defined (TIM12) \|\| defined (TIM13) \|\| defined (TIM14)
AnnaBridge	145:64910690c574	52
AnnaBridge	145:64910690c574	53	/** @defgroup TIM_LL TIM
AnnaBridge	145:64910690c574	54	* @{
AnnaBridge	145:64910690c574	55	*/
AnnaBridge	145:64910690c574	56
AnnaBridge	145:64910690c574	57	/* Private types -------------------------------------------------------------*/
AnnaBridge	145:64910690c574	58	/* Private variables ---------------------------------------------------------*/
AnnaBridge	145:64910690c574	59	/** @defgroup TIM_LL_Private_Variables TIM Private Variables
AnnaBridge	145:64910690c574	60	* @{
AnnaBridge	145:64910690c574	61	*/
AnnaBridge	145:64910690c574	62	static const uint8_t OFFSET_TAB_CCMRx[] =
AnnaBridge	145:64910690c574	63	{
AnnaBridge	145:64910690c574	64	0x00U, /* 0: TIMx_CH1 */
AnnaBridge	145:64910690c574	65	0x00U, /* 1: TIMx_CH1N */
AnnaBridge	145:64910690c574	66	0x00U, /* 2: TIMx_CH2 */
AnnaBridge	145:64910690c574	67	0x00U, /* 3: TIMx_CH2N */
AnnaBridge	145:64910690c574	68	0x04U, /* 4: TIMx_CH3 */
AnnaBridge	145:64910690c574	69	0x04U, /* 5: TIMx_CH3N */
AnnaBridge	145:64910690c574	70	0x04U /* 6: TIMx_CH4 */
AnnaBridge	145:64910690c574	71	};
AnnaBridge	145:64910690c574	72
AnnaBridge	145:64910690c574	73	static const uint8_t SHIFT_TAB_OCxx[] =
AnnaBridge	145:64910690c574	74	{
AnnaBridge	145:64910690c574	75	0U, /* 0: OC1M, OC1FE, OC1PE */
AnnaBridge	145:64910690c574	76	0U, /* 1: - NA */
AnnaBridge	145:64910690c574	77	8U, /* 2: OC2M, OC2FE, OC2PE */
AnnaBridge	145:64910690c574	78	0U, /* 3: - NA */
AnnaBridge	145:64910690c574	79	0U, /* 4: OC3M, OC3FE, OC3PE */
AnnaBridge	145:64910690c574	80	0U, /* 5: - NA */
AnnaBridge	145:64910690c574	81	8U /* 6: OC4M, OC4FE, OC4PE */
AnnaBridge	145:64910690c574	82	};
AnnaBridge	145:64910690c574	83
AnnaBridge	145:64910690c574	84	static const uint8_t SHIFT_TAB_ICxx[] =
AnnaBridge	145:64910690c574	85	{
AnnaBridge	145:64910690c574	86	0U, /* 0: CC1S, IC1PSC, IC1F */
AnnaBridge	145:64910690c574	87	0U, /* 1: - NA */
AnnaBridge	145:64910690c574	88	8U, /* 2: CC2S, IC2PSC, IC2F */
AnnaBridge	145:64910690c574	89	0U, /* 3: - NA */
AnnaBridge	145:64910690c574	90	0U, /* 4: CC3S, IC3PSC, IC3F */
AnnaBridge	145:64910690c574	91	0U, /* 5: - NA */
AnnaBridge	145:64910690c574	92	8U /* 6: CC4S, IC4PSC, IC4F */
AnnaBridge	145:64910690c574	93	};
AnnaBridge	145:64910690c574	94
AnnaBridge	145:64910690c574	95	static const uint8_t SHIFT_TAB_CCxP[] =
AnnaBridge	145:64910690c574	96	{
AnnaBridge	145:64910690c574	97	0U, /* 0: CC1P */
AnnaBridge	145:64910690c574	98	2U, /* 1: CC1NP */
AnnaBridge	145:64910690c574	99	4U, /* 2: CC2P */
AnnaBridge	145:64910690c574	100	6U, /* 3: CC2NP */
AnnaBridge	145:64910690c574	101	8U, /* 4: CC3P */
AnnaBridge	145:64910690c574	102	10U, /* 5: CC3NP */
AnnaBridge	145:64910690c574	103	12U /* 6: CC4P */
AnnaBridge	145:64910690c574	104	};
AnnaBridge	145:64910690c574	105
AnnaBridge	145:64910690c574	106	static const uint8_t SHIFT_TAB_OISx[] =
AnnaBridge	145:64910690c574	107	{
AnnaBridge	145:64910690c574	108	0U, /* 0: OIS1 */
AnnaBridge	145:64910690c574	109	1U, /* 1: OIS1N */
AnnaBridge	145:64910690c574	110	2U, /* 2: OIS2 */
AnnaBridge	145:64910690c574	111	3U, /* 3: OIS2N */
AnnaBridge	145:64910690c574	112	4U, /* 4: OIS3 */
AnnaBridge	145:64910690c574	113	5U, /* 5: OIS3N */
AnnaBridge	145:64910690c574	114	6U /* 6: OIS4 */
AnnaBridge	145:64910690c574	115	};
AnnaBridge	145:64910690c574	116	/**
AnnaBridge	145:64910690c574	117	* @}
AnnaBridge	145:64910690c574	118	*/
AnnaBridge	145:64910690c574	119
AnnaBridge	145:64910690c574	120
AnnaBridge	145:64910690c574	121	/* Private constants ---------------------------------------------------------*/
AnnaBridge	145:64910690c574	122	/** @defgroup TIM_LL_Private_Constants TIM Private Constants
AnnaBridge	145:64910690c574	123	* @{
AnnaBridge	145:64910690c574	124	*/
AnnaBridge	145:64910690c574	125
AnnaBridge	145:64910690c574	126
AnnaBridge	145:64910690c574	127	/* Remap mask definitions */
AnnaBridge	145:64910690c574	128	#define TIMx_OR_RMP_SHIFT 16U
AnnaBridge	145:64910690c574	129	#define TIMx_OR_RMP_MASK 0x0000FFFFU
AnnaBridge	145:64910690c574	130	#define TIM2_OR_RMP_MASK (TIM_OR_ITR1_RMP << TIMx_OR_RMP_SHIFT)
AnnaBridge	145:64910690c574	131	#define TIM5_OR_RMP_MASK (TIM_OR_TI4_RMP << TIMx_OR_RMP_SHIFT)
AnnaBridge	145:64910690c574	132	#define TIM11_OR_RMP_MASK (TIM_OR_TI1_RMP << TIMx_OR_RMP_SHIFT)
AnnaBridge	145:64910690c574	133
AnnaBridge	145:64910690c574	134	/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */
AnnaBridge	145:64910690c574	135	#define DT_DELAY_1 ((uint8_t)0x7FU)
AnnaBridge	145:64910690c574	136	#define DT_DELAY_2 ((uint8_t)0x3FU)
AnnaBridge	145:64910690c574	137	#define DT_DELAY_3 ((uint8_t)0x1FU)
AnnaBridge	145:64910690c574	138	#define DT_DELAY_4 ((uint8_t)0x1FU)
AnnaBridge	145:64910690c574	139
AnnaBridge	145:64910690c574	140	/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */
AnnaBridge	145:64910690c574	141	#define DT_RANGE_1 ((uint8_t)0x00U)
AnnaBridge	145:64910690c574	142	#define DT_RANGE_2 ((uint8_t)0x80U)
AnnaBridge	145:64910690c574	143	#define DT_RANGE_3 ((uint8_t)0xC0U)
AnnaBridge	145:64910690c574	144	#define DT_RANGE_4 ((uint8_t)0xE0U)
AnnaBridge	145:64910690c574	145
AnnaBridge	145:64910690c574	146
AnnaBridge	145:64910690c574	147	/**
AnnaBridge	145:64910690c574	148	* @}
AnnaBridge	145:64910690c574	149	*/
AnnaBridge	145:64910690c574	150
AnnaBridge	145:64910690c574	151	/* Private macros ------------------------------------------------------------*/
AnnaBridge	145:64910690c574	152	/** @defgroup TIM_LL_Private_Macros TIM Private Macros
AnnaBridge	145:64910690c574	153	* @{
AnnaBridge	145:64910690c574	154	*/
AnnaBridge	145:64910690c574	155	/** @brief Convert channel id into channel index.
AnnaBridge	145:64910690c574	156	* @param __CHANNEL__ This parameter can be one of the following values:
AnnaBridge	145:64910690c574	157	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	158	* @arg @ref LL_TIM_CHANNEL_CH1N
AnnaBridge	145:64910690c574	159	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	160	* @arg @ref LL_TIM_CHANNEL_CH2N
AnnaBridge	145:64910690c574	161	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	162	* @arg @ref LL_TIM_CHANNEL_CH3N
AnnaBridge	145:64910690c574	163	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	164	* @retval none
AnnaBridge	145:64910690c574	165	*/
AnnaBridge	145:64910690c574	166	#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
AnnaBridge	145:64910690c574	167	(((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
AnnaBridge	145:64910690c574	168	((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
AnnaBridge	145:64910690c574	169	((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
AnnaBridge	145:64910690c574	170	((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
AnnaBridge	145:64910690c574	171	((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
AnnaBridge	145:64910690c574	172	((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U : 6U)
AnnaBridge	145:64910690c574	173
AnnaBridge	145:64910690c574	174	/** @brief Calculate the deadtime sampling period(in ps).
AnnaBridge	145:64910690c574	175	* @param __TIMCLK__ timer input clock frequency (in Hz).
AnnaBridge	145:64910690c574	176	* @param __CKD__ This parameter can be one of the following values:
AnnaBridge	145:64910690c574	177	* @arg @ref LL_TIM_CLOCKDIVISION_DIV1
AnnaBridge	145:64910690c574	178	* @arg @ref LL_TIM_CLOCKDIVISION_DIV2
AnnaBridge	145:64910690c574	179	* @arg @ref LL_TIM_CLOCKDIVISION_DIV4
AnnaBridge	145:64910690c574	180	* @retval none
AnnaBridge	145:64910690c574	181	*/
AnnaBridge	145:64910690c574	182	#define TIM_CALC_DTS(__TIMCLK__, __CKD__) \
AnnaBridge	145:64910690c574	183	(((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__)) : \
AnnaBridge	145:64910690c574	184	((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \
AnnaBridge	145:64910690c574	185	((uint64_t)1000000000000U/((__TIMCLK__) >> 2U)))
AnnaBridge	145:64910690c574	186	/**
AnnaBridge	145:64910690c574	187	* @}
AnnaBridge	145:64910690c574	188	*/
AnnaBridge	145:64910690c574	189
AnnaBridge	145:64910690c574	190
AnnaBridge	145:64910690c574	191	/* Exported types ------------------------------------------------------------*/
AnnaBridge	145:64910690c574	192	#if defined(USE_FULL_LL_DRIVER)
AnnaBridge	145:64910690c574	193	/** @defgroup TIM_LL_ES_INIT TIM Exported Init structure
AnnaBridge	145:64910690c574	194	* @{
AnnaBridge	145:64910690c574	195	*/
AnnaBridge	145:64910690c574	196
AnnaBridge	145:64910690c574	197	/**
AnnaBridge	145:64910690c574	198	* @brief TIM Time Base configuration structure definition.
AnnaBridge	145:64910690c574	199	*/
AnnaBridge	145:64910690c574	200	typedef struct
AnnaBridge	145:64910690c574	201	{
AnnaBridge	145:64910690c574	202	uint16_t Prescaler; /*!< Specifies the prescaler value used to divide the TIM clock.
AnnaBridge	145:64910690c574	203	This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF.
AnnaBridge	145:64910690c574	204
AnnaBridge	145:64910690c574	205	This feature can be modified afterwards using unitary function @ref LL_TIM_SetPrescaler().*/
AnnaBridge	145:64910690c574	206
AnnaBridge	145:64910690c574	207	uint32_t CounterMode; /*!< Specifies the counter mode.
AnnaBridge	145:64910690c574	208	This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.
AnnaBridge	145:64910690c574	209
AnnaBridge	145:64910690c574	210	This feature can be modified afterwards using unitary function @ref LL_TIM_SetCounterMode().*/
AnnaBridge	145:64910690c574	211
AnnaBridge	145:64910690c574	212	uint32_t Autoreload; /*!< Specifies the auto reload value to be loaded into the active
AnnaBridge	145:64910690c574	213	Auto-Reload Register at the next update event.
AnnaBridge	145:64910690c574	214	This parameter must be a number between Min_Data=0x0000 and Max_Data=0xFFFF.
AnnaBridge	145:64910690c574	215	Some timer instances may support 32 bits counters. In that case this parameter must be a number between 0x0000 and 0xFFFFFFFF.
AnnaBridge	145:64910690c574	216
AnnaBridge	145:64910690c574	217	This feature can be modified afterwards using unitary function @ref LL_TIM_SetAutoReload().*/
AnnaBridge	145:64910690c574	218
AnnaBridge	145:64910690c574	219	uint32_t ClockDivision; /*!< Specifies the clock division.
AnnaBridge	145:64910690c574	220	This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.
AnnaBridge	145:64910690c574	221
AnnaBridge	145:64910690c574	222	This feature can be modified afterwards using unitary function @ref LL_TIM_SetClockDivision().*/
AnnaBridge	145:64910690c574	223
AnnaBridge	145:64910690c574	224	uint8_t RepetitionCounter; /*!< Specifies the repetition counter value. Each time the RCR downcounter
AnnaBridge	145:64910690c574	225	reaches zero, an update event is generated and counting restarts
AnnaBridge	145:64910690c574	226	from the RCR value (N).
AnnaBridge	145:64910690c574	227	This means in PWM mode that (N+1) corresponds to:
AnnaBridge	145:64910690c574	228	- the number of PWM periods in edge-aligned mode
AnnaBridge	145:64910690c574	229	- the number of half PWM period in center-aligned mode
AnnaBridge	145:64910690c574	230	This parameter must be a number between 0x00 and 0xFF.
AnnaBridge	145:64910690c574	231
AnnaBridge	145:64910690c574	232	This feature can be modified afterwards using unitary function @ref LL_TIM_SetRepetitionCounter().*/
AnnaBridge	145:64910690c574	233	} LL_TIM_InitTypeDef;
AnnaBridge	145:64910690c574	234
AnnaBridge	145:64910690c574	235	/**
AnnaBridge	145:64910690c574	236	* @brief TIM Output Compare configuration structure definition.
AnnaBridge	145:64910690c574	237	*/
AnnaBridge	145:64910690c574	238	typedef struct
AnnaBridge	145:64910690c574	239	{
AnnaBridge	145:64910690c574	240	uint32_t OCMode; /*!< Specifies the output mode.
AnnaBridge	145:64910690c574	241	This parameter can be a value of @ref TIM_LL_EC_OCMODE.
AnnaBridge	145:64910690c574	242
AnnaBridge	145:64910690c574	243	This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetMode().*/
AnnaBridge	145:64910690c574	244
AnnaBridge	145:64910690c574	245	uint32_t OCState; /*!< Specifies the TIM Output Compare state.
AnnaBridge	145:64910690c574	246	This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
AnnaBridge	145:64910690c574	247
AnnaBridge	145:64910690c574	248	This feature can be modified afterwards using unitary functions @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
AnnaBridge	145:64910690c574	249
AnnaBridge	145:64910690c574	250	uint32_t OCNState; /*!< Specifies the TIM complementary Output Compare state.
AnnaBridge	145:64910690c574	251	This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
AnnaBridge	145:64910690c574	252
AnnaBridge	145:64910690c574	253	This feature can be modified afterwards using unitary functions @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
AnnaBridge	145:64910690c574	254
AnnaBridge	145:64910690c574	255	uint32_t CompareValue; /*!< Specifies the Compare value to be loaded into the Capture Compare Register.
AnnaBridge	145:64910690c574	256	This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF.
AnnaBridge	145:64910690c574	257
AnnaBridge	145:64910690c574	258	This feature can be modified afterwards using unitary function LL_TIM_OC_SetCompareCHx (x=1..6).*/
AnnaBridge	145:64910690c574	259
AnnaBridge	145:64910690c574	260	uint32_t OCPolarity; /*!< Specifies the output polarity.
AnnaBridge	145:64910690c574	261	This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
AnnaBridge	145:64910690c574	262
AnnaBridge	145:64910690c574	263	This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetPolarity().*/
AnnaBridge	145:64910690c574	264
AnnaBridge	145:64910690c574	265	uint32_t OCNPolarity; /*!< Specifies the complementary output polarity.
AnnaBridge	145:64910690c574	266	This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
AnnaBridge	145:64910690c574	267
AnnaBridge	145:64910690c574	268	This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetPolarity().*/
AnnaBridge	145:64910690c574	269
AnnaBridge	145:64910690c574	270
AnnaBridge	145:64910690c574	271	uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state.
AnnaBridge	145:64910690c574	272	This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
AnnaBridge	145:64910690c574	273
AnnaBridge	145:64910690c574	274	This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetIdleState().*/
AnnaBridge	145:64910690c574	275
AnnaBridge	145:64910690c574	276	uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state.
AnnaBridge	145:64910690c574	277	This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
AnnaBridge	145:64910690c574	278
AnnaBridge	145:64910690c574	279	This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetIdleState().*/
AnnaBridge	145:64910690c574	280	} LL_TIM_OC_InitTypeDef;
AnnaBridge	145:64910690c574	281
AnnaBridge	145:64910690c574	282	/**
AnnaBridge	145:64910690c574	283	* @brief TIM Input Capture configuration structure definition.
AnnaBridge	145:64910690c574	284	*/
AnnaBridge	145:64910690c574	285
AnnaBridge	145:64910690c574	286	typedef struct
AnnaBridge	145:64910690c574	287	{
AnnaBridge	145:64910690c574	288
AnnaBridge	145:64910690c574	289	uint32_t ICPolarity; /*!< Specifies the active edge of the input signal.
AnnaBridge	145:64910690c574	290	This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
AnnaBridge	145:64910690c574	291
AnnaBridge	145:64910690c574	292	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/
AnnaBridge	145:64910690c574	293
AnnaBridge	145:64910690c574	294	uint32_t ICActiveInput; /*!< Specifies the input.
AnnaBridge	145:64910690c574	295	This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
AnnaBridge	145:64910690c574	296
AnnaBridge	145:64910690c574	297	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetActiveInput().*/
AnnaBridge	145:64910690c574	298
AnnaBridge	145:64910690c574	299	uint32_t ICPrescaler; /*!< Specifies the Input Capture Prescaler.
AnnaBridge	145:64910690c574	300	This parameter can be a value of @ref TIM_LL_EC_ICPSC.
AnnaBridge	145:64910690c574	301
AnnaBridge	145:64910690c574	302	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/
AnnaBridge	145:64910690c574	303
AnnaBridge	145:64910690c574	304	uint32_t ICFilter; /*!< Specifies the input capture filter.
AnnaBridge	145:64910690c574	305	This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
AnnaBridge	145:64910690c574	306
AnnaBridge	145:64910690c574	307	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/
AnnaBridge	145:64910690c574	308	} LL_TIM_IC_InitTypeDef;
AnnaBridge	145:64910690c574	309
AnnaBridge	145:64910690c574	310
AnnaBridge	145:64910690c574	311	/**
AnnaBridge	145:64910690c574	312	* @brief TIM Encoder interface configuration structure definition.
AnnaBridge	145:64910690c574	313	*/
AnnaBridge	145:64910690c574	314	typedef struct
AnnaBridge	145:64910690c574	315	{
AnnaBridge	145:64910690c574	316	uint32_t EncoderMode; /*!< Specifies the encoder resolution (x2 or x4).
AnnaBridge	145:64910690c574	317	This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.
AnnaBridge	145:64910690c574	318
AnnaBridge	145:64910690c574	319	This feature can be modified afterwards using unitary function @ref LL_TIM_SetEncoderMode().*/
AnnaBridge	145:64910690c574	320
AnnaBridge	145:64910690c574	321	uint32_t IC1Polarity; /*!< Specifies the active edge of TI1 input.
AnnaBridge	145:64910690c574	322	This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
AnnaBridge	145:64910690c574	323
AnnaBridge	145:64910690c574	324	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/
AnnaBridge	145:64910690c574	325
AnnaBridge	145:64910690c574	326	uint32_t IC1ActiveInput; /*!< Specifies the TI1 input source
AnnaBridge	145:64910690c574	327	This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
AnnaBridge	145:64910690c574	328
AnnaBridge	145:64910690c574	329	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetActiveInput().*/
AnnaBridge	145:64910690c574	330
AnnaBridge	145:64910690c574	331	uint32_t IC1Prescaler; /*!< Specifies the TI1 input prescaler value.
AnnaBridge	145:64910690c574	332	This parameter can be a value of @ref TIM_LL_EC_ICPSC.
AnnaBridge	145:64910690c574	333
AnnaBridge	145:64910690c574	334	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/
AnnaBridge	145:64910690c574	335
AnnaBridge	145:64910690c574	336	uint32_t IC1Filter; /*!< Specifies the TI1 input filter.
AnnaBridge	145:64910690c574	337	This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
AnnaBridge	145:64910690c574	338
AnnaBridge	145:64910690c574	339	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/
AnnaBridge	145:64910690c574	340
AnnaBridge	145:64910690c574	341	uint32_t IC2Polarity; /*!< Specifies the active edge of TI2 input.
AnnaBridge	145:64910690c574	342	This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
AnnaBridge	145:64910690c574	343
AnnaBridge	145:64910690c574	344	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/
AnnaBridge	145:64910690c574	345
AnnaBridge	145:64910690c574	346	uint32_t IC2ActiveInput; /*!< Specifies the TI2 input source
AnnaBridge	145:64910690c574	347	This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
AnnaBridge	145:64910690c574	348
AnnaBridge	145:64910690c574	349	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetActiveInput().*/
AnnaBridge	145:64910690c574	350
AnnaBridge	145:64910690c574	351	uint32_t IC2Prescaler; /*!< Specifies the TI2 input prescaler value.
AnnaBridge	145:64910690c574	352	This parameter can be a value of @ref TIM_LL_EC_ICPSC.
AnnaBridge	145:64910690c574	353
AnnaBridge	145:64910690c574	354	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/
AnnaBridge	145:64910690c574	355
AnnaBridge	145:64910690c574	356	uint32_t IC2Filter; /*!< Specifies the TI2 input filter.
AnnaBridge	145:64910690c574	357	This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
AnnaBridge	145:64910690c574	358
AnnaBridge	145:64910690c574	359	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/
AnnaBridge	145:64910690c574	360
AnnaBridge	145:64910690c574	361	} LL_TIM_ENCODER_InitTypeDef;
AnnaBridge	145:64910690c574	362
AnnaBridge	145:64910690c574	363	/**
AnnaBridge	145:64910690c574	364	* @brief TIM Hall sensor interface configuration structure definition.
AnnaBridge	145:64910690c574	365	*/
AnnaBridge	145:64910690c574	366	typedef struct
AnnaBridge	145:64910690c574	367	{
AnnaBridge	145:64910690c574	368
AnnaBridge	145:64910690c574	369	uint32_t IC1Polarity; /*!< Specifies the active edge of TI1 input.
AnnaBridge	145:64910690c574	370	This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
AnnaBridge	145:64910690c574	371
AnnaBridge	145:64910690c574	372	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/
AnnaBridge	145:64910690c574	373
AnnaBridge	145:64910690c574	374	uint32_t IC1Prescaler; /*!< Specifies the TI1 input prescaler value.
AnnaBridge	145:64910690c574	375	Prescaler must be set to get a maximum counter period longer than the
AnnaBridge	145:64910690c574	376	time interval between 2 consecutive changes on the Hall inputs.
AnnaBridge	145:64910690c574	377	This parameter can be a value of @ref TIM_LL_EC_ICPSC.
AnnaBridge	145:64910690c574	378
AnnaBridge	145:64910690c574	379	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/
AnnaBridge	145:64910690c574	380
AnnaBridge	145:64910690c574	381	uint32_t IC1Filter; /*!< Specifies the TI1 input filter.
AnnaBridge	145:64910690c574	382	This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
AnnaBridge	145:64910690c574	383
AnnaBridge	145:64910690c574	384	This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/
AnnaBridge	145:64910690c574	385
AnnaBridge	145:64910690c574	386	uint32_t CommutationDelay; /*!< Specifies the compare value to be loaded into the Capture Compare Register.
AnnaBridge	145:64910690c574	387	A positive pulse (TRGO event) is generated with a programmable delay every time
AnnaBridge	145:64910690c574	388	a change occurs on the Hall inputs.
AnnaBridge	145:64910690c574	389	This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF.
AnnaBridge	145:64910690c574	390
AnnaBridge	145:64910690c574	391	This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetCompareCH2().*/
AnnaBridge	145:64910690c574	392	} LL_TIM_HALLSENSOR_InitTypeDef;
AnnaBridge	145:64910690c574	393
AnnaBridge	145:64910690c574	394	/**
AnnaBridge	145:64910690c574	395	* @brief BDTR (Break and Dead Time) structure definition
AnnaBridge	145:64910690c574	396	*/
AnnaBridge	145:64910690c574	397	typedef struct
AnnaBridge	145:64910690c574	398	{
AnnaBridge	145:64910690c574	399	uint32_t OSSRState; /*!< Specifies the Off-State selection used in Run mode.
AnnaBridge	145:64910690c574	400	This parameter can be a value of @ref TIM_LL_EC_OSSR
AnnaBridge	145:64910690c574	401
AnnaBridge	145:64910690c574	402	This feature can be modified afterwards using unitary function @ref LL_TIM_SetOffStates()
AnnaBridge	145:64910690c574	403
AnnaBridge	145:64910690c574	404	@note This bit-field cannot be modified as long as LOCK level 2 has been programmed. */
AnnaBridge	145:64910690c574	405
AnnaBridge	145:64910690c574	406	uint32_t OSSIState; /*!< Specifies the Off-State used in Idle state.
AnnaBridge	145:64910690c574	407	This parameter can be a value of @ref TIM_LL_EC_OSSI
AnnaBridge	145:64910690c574	408
AnnaBridge	145:64910690c574	409	This feature can be modified afterwards using unitary function @ref LL_TIM_SetOffStates()
AnnaBridge	145:64910690c574	410
AnnaBridge	145:64910690c574	411	@note This bit-field cannot be modified as long as LOCK level 2 has been programmed. */
AnnaBridge	145:64910690c574	412
AnnaBridge	145:64910690c574	413	uint32_t LockLevel; /*!< Specifies the LOCK level parameters.
AnnaBridge	145:64910690c574	414	This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL
AnnaBridge	145:64910690c574	415
AnnaBridge	145:64910690c574	416	@note The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register
AnnaBridge	145:64910690c574	417	has been written, their content is frozen until the next reset.*/
AnnaBridge	145:64910690c574	418
AnnaBridge	145:64910690c574	419	uint8_t DeadTime; /*!< Specifies the delay time between the switching-off and the
AnnaBridge	145:64910690c574	420	switching-on of the outputs.
AnnaBridge	145:64910690c574	421	This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF.
AnnaBridge	145:64910690c574	422
AnnaBridge	145:64910690c574	423	This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetDeadTime()
AnnaBridge	145:64910690c574	424
AnnaBridge	145:64910690c574	425	@note This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed. */
AnnaBridge	145:64910690c574	426
AnnaBridge	145:64910690c574	427	uint16_t BreakState; /*!< Specifies whether the TIM Break input is enabled or not.
AnnaBridge	145:64910690c574	428	This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE
AnnaBridge	145:64910690c574	429
AnnaBridge	145:64910690c574	430	This feature can be modified afterwards using unitary functions @ref LL_TIM_EnableBRK() or @ref LL_TIM_DisableBRK()
AnnaBridge	145:64910690c574	431
AnnaBridge	145:64910690c574	432	@note This bit-field can not be modified as long as LOCK level 1 has been programmed. */
AnnaBridge	145:64910690c574	433
AnnaBridge	145:64910690c574	434	uint32_t BreakPolarity; /*!< Specifies the TIM Break Input pin polarity.
AnnaBridge	145:64910690c574	435	This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARITY
AnnaBridge	145:64910690c574	436
AnnaBridge	145:64910690c574	437	This feature can be modified afterwards using unitary function @ref LL_TIM_ConfigBRK()
AnnaBridge	145:64910690c574	438
AnnaBridge	145:64910690c574	439	@note This bit-field can not be modified as long as LOCK level 1 has been programmed. */
AnnaBridge	145:64910690c574	440
AnnaBridge	145:64910690c574	441	uint32_t AutomaticOutput; /*!< Specifies whether the TIM Automatic Output feature is enabled or not.
AnnaBridge	145:64910690c574	442	This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTPUT_ENABLE
AnnaBridge	145:64910690c574	443
AnnaBridge	145:64910690c574	444	This feature can be modified afterwards using unitary functions @ref LL_TIM_EnableAutomaticOutput() or @ref LL_TIM_DisableAutomaticOutput()
AnnaBridge	145:64910690c574	445
AnnaBridge	145:64910690c574	446	@note This bit-field can not be modified as long as LOCK level 1 has been programmed. */
AnnaBridge	145:64910690c574	447	} LL_TIM_BDTR_InitTypeDef;
AnnaBridge	145:64910690c574	448
AnnaBridge	145:64910690c574	449	/**
AnnaBridge	145:64910690c574	450	* @}
AnnaBridge	145:64910690c574	451	*/
AnnaBridge	145:64910690c574	452	#endif /* USE_FULL_LL_DRIVER */
AnnaBridge	145:64910690c574	453
AnnaBridge	145:64910690c574	454	/* Exported constants --------------------------------------------------------*/
AnnaBridge	145:64910690c574	455	/** @defgroup TIM_LL_Exported_Constants TIM Exported Constants
AnnaBridge	145:64910690c574	456	* @{
AnnaBridge	145:64910690c574	457	*/
AnnaBridge	145:64910690c574	458
AnnaBridge	145:64910690c574	459	/** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines
AnnaBridge	145:64910690c574	460	* @brief Flags defines which can be used with LL_TIM_ReadReg function.
AnnaBridge	145:64910690c574	461	* @{
AnnaBridge	145:64910690c574	462	*/
AnnaBridge	145:64910690c574	463	#define LL_TIM_SR_UIF TIM_SR_UIF /!< Update interrupt flag /
AnnaBridge	145:64910690c574	464	#define LL_TIM_SR_CC1IF TIM_SR_CC1IF /!< Capture/compare 1 interrupt flag /
AnnaBridge	145:64910690c574	465	#define LL_TIM_SR_CC2IF TIM_SR_CC2IF /!< Capture/compare 2 interrupt flag /
AnnaBridge	145:64910690c574	466	#define LL_TIM_SR_CC3IF TIM_SR_CC3IF /!< Capture/compare 3 interrupt flag /
AnnaBridge	145:64910690c574	467	#define LL_TIM_SR_CC4IF TIM_SR_CC4IF /!< Capture/compare 4 interrupt flag /
AnnaBridge	145:64910690c574	468	#define LL_TIM_SR_COMIF TIM_SR_COMIF /!< COM interrupt flag /
AnnaBridge	145:64910690c574	469	#define LL_TIM_SR_TIF TIM_SR_TIF /!< Trigger interrupt flag /
AnnaBridge	145:64910690c574	470	#define LL_TIM_SR_BIF TIM_SR_BIF /!< Break interrupt flag /
AnnaBridge	145:64910690c574	471	#define LL_TIM_SR_CC1OF TIM_SR_CC1OF /!< Capture/Compare 1 overcapture flag /
AnnaBridge	145:64910690c574	472	#define LL_TIM_SR_CC2OF TIM_SR_CC2OF /!< Capture/Compare 2 overcapture flag /
AnnaBridge	145:64910690c574	473	#define LL_TIM_SR_CC3OF TIM_SR_CC3OF /!< Capture/Compare 3 overcapture flag /
AnnaBridge	145:64910690c574	474	#define LL_TIM_SR_CC4OF TIM_SR_CC4OF /!< Capture/Compare 4 overcapture flag /
AnnaBridge	145:64910690c574	475	/**
AnnaBridge	145:64910690c574	476	* @}
AnnaBridge	145:64910690c574	477	*/
AnnaBridge	145:64910690c574	478
AnnaBridge	145:64910690c574	479	#if defined(USE_FULL_LL_DRIVER)
AnnaBridge	145:64910690c574	480	/** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable
AnnaBridge	145:64910690c574	481	* @{
AnnaBridge	145:64910690c574	482	*/
AnnaBridge	145:64910690c574	483	#define LL_TIM_BREAK_DISABLE 0x00000000U /!< Break function disabled /
AnnaBridge	145:64910690c574	484	#define LL_TIM_BREAK_ENABLE TIM_BDTR_BKE /!< Break function enabled /
AnnaBridge	145:64910690c574	485	/**
AnnaBridge	145:64910690c574	486	* @}
AnnaBridge	145:64910690c574	487	*/
AnnaBridge	145:64910690c574	488
AnnaBridge	145:64910690c574	489	/** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable
AnnaBridge	145:64910690c574	490	* @{
AnnaBridge	145:64910690c574	491	*/
AnnaBridge	145:64910690c574	492	#define LL_TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U /!< MOE can be set only by software /
AnnaBridge	145:64910690c574	493	#define LL_TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE /!< MOE can be set by software or automatically at the next update event /
AnnaBridge	145:64910690c574	494	/**
AnnaBridge	145:64910690c574	495	* @}
AnnaBridge	145:64910690c574	496	*/
AnnaBridge	145:64910690c574	497	#endif /* USE_FULL_LL_DRIVER */
AnnaBridge	145:64910690c574	498
AnnaBridge	145:64910690c574	499	/** @defgroup TIM_LL_EC_IT IT Defines
AnnaBridge	145:64910690c574	500	* @brief IT defines which can be used with LL_TIM_ReadReg and LL_TIM_WriteReg functions.
AnnaBridge	145:64910690c574	501	* @{
AnnaBridge	145:64910690c574	502	*/
AnnaBridge	145:64910690c574	503	#define LL_TIM_DIER_UIE TIM_DIER_UIE /!< Update interrupt enable /
AnnaBridge	145:64910690c574	504	#define LL_TIM_DIER_CC1IE TIM_DIER_CC1IE /!< Capture/compare 1 interrupt enable /
AnnaBridge	145:64910690c574	505	#define LL_TIM_DIER_CC2IE TIM_DIER_CC2IE /!< Capture/compare 2 interrupt enable /
AnnaBridge	145:64910690c574	506	#define LL_TIM_DIER_CC3IE TIM_DIER_CC3IE /!< Capture/compare 3 interrupt enable /
AnnaBridge	145:64910690c574	507	#define LL_TIM_DIER_CC4IE TIM_DIER_CC4IE /!< Capture/compare 4 interrupt enable /
AnnaBridge	145:64910690c574	508	#define LL_TIM_DIER_COMIE TIM_DIER_COMIE /!< COM interrupt enable /
AnnaBridge	145:64910690c574	509	#define LL_TIM_DIER_TIE TIM_DIER_TIE /!< Trigger interrupt enable /
AnnaBridge	145:64910690c574	510	#define LL_TIM_DIER_BIE TIM_DIER_BIE /!< Break interrupt enable /
AnnaBridge	145:64910690c574	511	/**
AnnaBridge	145:64910690c574	512	* @}
AnnaBridge	145:64910690c574	513	*/
AnnaBridge	145:64910690c574	514
AnnaBridge	145:64910690c574	515	/** @defgroup TIM_LL_EC_UPDATESOURCE Update Source
AnnaBridge	145:64910690c574	516	* @{
AnnaBridge	145:64910690c574	517	*/
AnnaBridge	145:64910690c574	518	#define LL_TIM_UPDATESOURCE_REGULAR 0x00000000U /!< Counter overflow/underflow, Setting the UG bit or Update generation through the slave mode controller generates an update request /
AnnaBridge	145:64910690c574	519	#define LL_TIM_UPDATESOURCE_COUNTER TIM_CR1_URS /!< Only counter overflow/underflow generates an update request /
AnnaBridge	145:64910690c574	520	/**
AnnaBridge	145:64910690c574	521	* @}
AnnaBridge	145:64910690c574	522	*/
AnnaBridge	145:64910690c574	523
AnnaBridge	145:64910690c574	524	/** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode
AnnaBridge	145:64910690c574	525	* @{
AnnaBridge	145:64910690c574	526	*/
AnnaBridge	145:64910690c574	527	#define LL_TIM_ONEPULSEMODE_SINGLE TIM_CR1_OPM /!< Counter is not stopped at update event /
AnnaBridge	145:64910690c574	528	#define LL_TIM_ONEPULSEMODE_REPETITIVE 0x00000000U /!< Counter stops counting at the next update event /
AnnaBridge	145:64910690c574	529	/**
AnnaBridge	145:64910690c574	530	* @}
AnnaBridge	145:64910690c574	531	*/
AnnaBridge	145:64910690c574	532
AnnaBridge	145:64910690c574	533	/** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode
AnnaBridge	145:64910690c574	534	* @{
AnnaBridge	145:64910690c574	535	*/
AnnaBridge	145:64910690c574	536	#define LL_TIM_COUNTERMODE_UP 0x00000000U /!<Counter used as upcounter /
AnnaBridge	145:64910690c574	537	#define LL_TIM_COUNTERMODE_DOWN TIM_CR1_DIR /!< Counter used as downcounter /
AnnaBridge	145:64910690c574	538	#define LL_TIM_COUNTERMODE_CENTER_UP TIM_CR1_CMS_0 /!< The counter counts up and down alternatively. Output compare interrupt flags of output channels are set only when the counter is counting down. /
AnnaBridge	145:64910690c574	539	#define LL_TIM_COUNTERMODE_CENTER_DOWN TIM_CR1_CMS_1 /!<The counter counts up and down alternatively. Output compare interrupt flags of output channels are set only when the counter is counting up /
AnnaBridge	145:64910690c574	540	#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN TIM_CR1_CMS /!< The counter counts up and down alternatively. Output compare interrupt flags of output channels are set only when the counter is counting up or down. /
AnnaBridge	145:64910690c574	541	/**
AnnaBridge	145:64910690c574	542	* @}
AnnaBridge	145:64910690c574	543	*/
AnnaBridge	145:64910690c574	544
AnnaBridge	145:64910690c574	545	/** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division
AnnaBridge	145:64910690c574	546	* @{
AnnaBridge	145:64910690c574	547	*/
AnnaBridge	145:64910690c574	548	#define LL_TIM_CLOCKDIVISION_DIV1 0x00000000U /!< tDTS=tCK_INT /
AnnaBridge	145:64910690c574	549	#define LL_TIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0 /!< tDTS=2tCK_INT */
AnnaBridge	145:64910690c574	550	#define LL_TIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1 /!< tDTS=4tCK_INT */
AnnaBridge	145:64910690c574	551	/**
AnnaBridge	145:64910690c574	552	* @}
AnnaBridge	145:64910690c574	553	*/
AnnaBridge	145:64910690c574	554
AnnaBridge	145:64910690c574	555	/** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction
AnnaBridge	145:64910690c574	556	* @{
AnnaBridge	145:64910690c574	557	*/
AnnaBridge	145:64910690c574	558	#define LL_TIM_COUNTERDIRECTION_UP 0x00000000U /!< Timer counter counts up /
AnnaBridge	145:64910690c574	559	#define LL_TIM_COUNTERDIRECTION_DOWN TIM_CR1_DIR /!< Timer counter counts down /
AnnaBridge	145:64910690c574	560	/**
AnnaBridge	145:64910690c574	561	* @}
AnnaBridge	145:64910690c574	562	*/
AnnaBridge	145:64910690c574	563
AnnaBridge	145:64910690c574	564	/** @defgroup TIM_LL_EC_CCUPDATESOURCE Capture Compare Update Source
AnnaBridge	145:64910690c574	565	* @{
AnnaBridge	145:64910690c574	566	*/
AnnaBridge	145:64910690c574	567	#define LL_TIM_CCUPDATESOURCE_COMG_ONLY 0x00000000U /!< Capture/compare control bits are updated by setting the COMG bit only /
AnnaBridge	145:64910690c574	568	#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI TIM_CR2_CCUS /!< Capture/compare control bits are updated by setting the COMG bit or when a rising edge occurs on trigger input (TRGI) /
AnnaBridge	145:64910690c574	569	/**
AnnaBridge	145:64910690c574	570	* @}
AnnaBridge	145:64910690c574	571	*/
AnnaBridge	145:64910690c574	572
AnnaBridge	145:64910690c574	573	/** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request
AnnaBridge	145:64910690c574	574	* @{
AnnaBridge	145:64910690c574	575	*/
AnnaBridge	145:64910690c574	576	#define LL_TIM_CCDMAREQUEST_CC 0x00000000U /!< CCx DMA request sent when CCx event occurs /
AnnaBridge	145:64910690c574	577	#define LL_TIM_CCDMAREQUEST_UPDATE TIM_CR2_CCDS /!< CCx DMA requests sent when update event occurs /
AnnaBridge	145:64910690c574	578	/**
AnnaBridge	145:64910690c574	579	* @}
AnnaBridge	145:64910690c574	580	*/
AnnaBridge	145:64910690c574	581
AnnaBridge	145:64910690c574	582	/** @defgroup TIM_LL_EC_LOCKLEVEL Lock Level
AnnaBridge	145:64910690c574	583	* @{
AnnaBridge	145:64910690c574	584	*/
AnnaBridge	145:64910690c574	585	#define LL_TIM_LOCKLEVEL_OFF 0x00000000U /!< LOCK OFF - No bit is write protected /
AnnaBridge	145:64910690c574	586	#define LL_TIM_LOCKLEVEL_1 TIM_BDTR_LOCK_0 /!< LOCK Level 1 /
AnnaBridge	145:64910690c574	587	#define LL_TIM_LOCKLEVEL_2 TIM_BDTR_LOCK_1 /!< LOCK Level 2 /
AnnaBridge	145:64910690c574	588	#define LL_TIM_LOCKLEVEL_3 TIM_BDTR_LOCK /!< LOCK Level 3 /
AnnaBridge	145:64910690c574	589	/**
AnnaBridge	145:64910690c574	590	* @}
AnnaBridge	145:64910690c574	591	*/
AnnaBridge	145:64910690c574	592
AnnaBridge	145:64910690c574	593	/** @defgroup TIM_LL_EC_CHANNEL Channel
AnnaBridge	145:64910690c574	594	* @{
AnnaBridge	145:64910690c574	595	*/
AnnaBridge	145:64910690c574	596	#define LL_TIM_CHANNEL_CH1 TIM_CCER_CC1E /!< Timer input/output channel 1 /
AnnaBridge	145:64910690c574	597	#define LL_TIM_CHANNEL_CH1N TIM_CCER_CC1NE /!< Timer complementary output channel 1 /
AnnaBridge	145:64910690c574	598	#define LL_TIM_CHANNEL_CH2 TIM_CCER_CC2E /!< Timer input/output channel 2 /
AnnaBridge	145:64910690c574	599	#define LL_TIM_CHANNEL_CH2N TIM_CCER_CC2NE /!< Timer complementary output channel 2 /
AnnaBridge	145:64910690c574	600	#define LL_TIM_CHANNEL_CH3 TIM_CCER_CC3E /!< Timer input/output channel 3 /
AnnaBridge	145:64910690c574	601	#define LL_TIM_CHANNEL_CH3N TIM_CCER_CC3NE /!< Timer complementary output channel 3 /
AnnaBridge	145:64910690c574	602	#define LL_TIM_CHANNEL_CH4 TIM_CCER_CC4E /!< Timer input/output channel 4 /
AnnaBridge	145:64910690c574	603	/**
AnnaBridge	145:64910690c574	604	* @}
AnnaBridge	145:64910690c574	605	*/
AnnaBridge	145:64910690c574	606
AnnaBridge	145:64910690c574	607	#if defined(USE_FULL_LL_DRIVER)
AnnaBridge	145:64910690c574	608	/** @defgroup TIM_LL_EC_OCSTATE Output Configuration State
AnnaBridge	145:64910690c574	609	* @{
AnnaBridge	145:64910690c574	610	*/
AnnaBridge	145:64910690c574	611	#define LL_TIM_OCSTATE_DISABLE 0x00000000U /!< OCx is not active /
AnnaBridge	145:64910690c574	612	#define LL_TIM_OCSTATE_ENABLE TIM_CCER_CC1E /!< OCx signal is output on the corresponding output pin /
AnnaBridge	145:64910690c574	613	/**
AnnaBridge	145:64910690c574	614	* @}
AnnaBridge	145:64910690c574	615	*/
AnnaBridge	145:64910690c574	616	#endif /* USE_FULL_LL_DRIVER */
AnnaBridge	145:64910690c574	617
AnnaBridge	145:64910690c574	618	/** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode
AnnaBridge	145:64910690c574	619	* @{
AnnaBridge	145:64910690c574	620	*/
AnnaBridge	145:64910690c574	621	#define LL_TIM_OCMODE_FROZEN 0x00000000U /!<The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the output channel level /
AnnaBridge	145:64910690c574	622	#define LL_TIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0 /!<OCyREF is forced high on compare match/
AnnaBridge	145:64910690c574	623	#define LL_TIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1 /!<OCyREF is forced low on compare match/
AnnaBridge	145:64910690c574	624	#define LL_TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 \| TIM_CCMR1_OC1M_0) /!<OCyREF toggles on compare match/
AnnaBridge	145:64910690c574	625	#define LL_TIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2 /!<OCyREF is forced low/
AnnaBridge	145:64910690c574	626	#define LL_TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 \| TIM_CCMR1_OC1M_0) /!<OCyREF is forced high/
AnnaBridge	145:64910690c574	627	#define LL_TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 \| TIM_CCMR1_OC1M_1) /!<In upcounting, channel y is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel y is inactive as long as TIMx_CNT>TIMx_CCRy else active./
AnnaBridge	145:64910690c574	628	#define LL_TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 \| TIM_CCMR1_OC1M_1 \| TIM_CCMR1_OC1M_0) /!<In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive/
AnnaBridge	145:64910690c574	629	/**
AnnaBridge	145:64910690c574	630	* @}
AnnaBridge	145:64910690c574	631	*/
AnnaBridge	145:64910690c574	632
AnnaBridge	145:64910690c574	633	/** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity
AnnaBridge	145:64910690c574	634	* @{
AnnaBridge	145:64910690c574	635	*/
AnnaBridge	145:64910690c574	636	#define LL_TIM_OCPOLARITY_HIGH 0x00000000U /!< OCxactive high/
AnnaBridge	145:64910690c574	637	#define LL_TIM_OCPOLARITY_LOW TIM_CCER_CC1P /!< OCxactive low/
AnnaBridge	145:64910690c574	638	/**
AnnaBridge	145:64910690c574	639	* @}
AnnaBridge	145:64910690c574	640	*/
AnnaBridge	145:64910690c574	641
AnnaBridge	145:64910690c574	642	/** @defgroup TIM_LL_EC_OCIDLESTATE Output Configuration Idle State
AnnaBridge	145:64910690c574	643	* @{
AnnaBridge	145:64910690c574	644	*/
AnnaBridge	145:64910690c574	645	#define LL_TIM_OCIDLESTATE_LOW 0x00000000U /!<OCx=0 (after a dead-time if OC is implemented) when MOE=0/
AnnaBridge	145:64910690c574	646	#define LL_TIM_OCIDLESTATE_HIGH TIM_CR2_OIS1 /!<OCx=1 (after a dead-time if OC is implemented) when MOE=0/
AnnaBridge	145:64910690c574	647	/**
AnnaBridge	145:64910690c574	648	* @}
AnnaBridge	145:64910690c574	649	*/
AnnaBridge	145:64910690c574	650
AnnaBridge	145:64910690c574	651
AnnaBridge	145:64910690c574	652	/** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection
AnnaBridge	145:64910690c574	653	* @{
AnnaBridge	145:64910690c574	654	*/
AnnaBridge	145:64910690c574	655	#define LL_TIM_ACTIVEINPUT_DIRECTTI (TIM_CCMR1_CC1S_0 << 16U) /!< ICx is mapped on TIx /
AnnaBridge	145:64910690c574	656	#define LL_TIM_ACTIVEINPUT_INDIRECTTI (TIM_CCMR1_CC1S_1 << 16U) /!< ICx is mapped on TIy /
AnnaBridge	145:64910690c574	657	#define LL_TIM_ACTIVEINPUT_TRC (TIM_CCMR1_CC1S << 16U) /!< ICx is mapped on TRC /
AnnaBridge	145:64910690c574	658	/**
AnnaBridge	145:64910690c574	659	* @}
AnnaBridge	145:64910690c574	660	*/
AnnaBridge	145:64910690c574	661
AnnaBridge	145:64910690c574	662	/** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler
AnnaBridge	145:64910690c574	663	* @{
AnnaBridge	145:64910690c574	664	*/
AnnaBridge	145:64910690c574	665	#define LL_TIM_ICPSC_DIV1 0x00000000U /!< No prescaler, capture is done each time an edge is detected on the capture input /
AnnaBridge	145:64910690c574	666	#define LL_TIM_ICPSC_DIV2 (TIM_CCMR1_IC1PSC_0 << 16U) /!< Capture is done once every 2 events /
AnnaBridge	145:64910690c574	667	#define LL_TIM_ICPSC_DIV4 (TIM_CCMR1_IC1PSC_1 << 16U) /!< Capture is done once every 4 events /
AnnaBridge	145:64910690c574	668	#define LL_TIM_ICPSC_DIV8 (TIM_CCMR1_IC1PSC << 16U) /!< Capture is done once every 8 events /
AnnaBridge	145:64910690c574	669	/**
AnnaBridge	145:64910690c574	670	* @}
AnnaBridge	145:64910690c574	671	*/
AnnaBridge	145:64910690c574	672
AnnaBridge	145:64910690c574	673	/** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter
AnnaBridge	145:64910690c574	674	* @{
AnnaBridge	145:64910690c574	675	*/
AnnaBridge	145:64910690c574	676	#define LL_TIM_IC_FILTER_FDIV1 0x00000000U /!< No filter, sampling is done at fDTS /
AnnaBridge	145:64910690c574	677	#define LL_TIM_IC_FILTER_FDIV1_N2 (TIM_CCMR1_IC1F_0 << 16U) /!< fSAMPLING=fCK_INT, N=2 /
AnnaBridge	145:64910690c574	678	#define LL_TIM_IC_FILTER_FDIV1_N4 (TIM_CCMR1_IC1F_1 << 16U) /!< fSAMPLING=fCK_INT, N=4 /
AnnaBridge	145:64910690c574	679	#define LL_TIM_IC_FILTER_FDIV1_N8 ((TIM_CCMR1_IC1F_1 \| TIM_CCMR1_IC1F_0) << 16U) /!< fSAMPLING=fCK_INT, N=8 /
AnnaBridge	145:64910690c574	680	#define LL_TIM_IC_FILTER_FDIV2_N6 (TIM_CCMR1_IC1F_2 << 16U) /!< fSAMPLING=fDTS/2, N=6 /
AnnaBridge	145:64910690c574	681	#define LL_TIM_IC_FILTER_FDIV2_N8 ((TIM_CCMR1_IC1F_2 \| TIM_CCMR1_IC1F_0) << 16U) /!< fSAMPLING=fDTS/2, N=8 /
AnnaBridge	145:64910690c574	682	#define LL_TIM_IC_FILTER_FDIV4_N6 ((TIM_CCMR1_IC1F_2 \| TIM_CCMR1_IC1F_1) << 16U) /!< fSAMPLING=fDTS/4, N=6 /
AnnaBridge	145:64910690c574	683	#define LL_TIM_IC_FILTER_FDIV4_N8 ((TIM_CCMR1_IC1F_2 \| TIM_CCMR1_IC1F_1 \| TIM_CCMR1_IC1F_0) << 16U) /!< fSAMPLING=fDTS/4, N=8 /
AnnaBridge	145:64910690c574	684	#define LL_TIM_IC_FILTER_FDIV8_N6 (TIM_CCMR1_IC1F_3 << 16U) /!< fSAMPLING=fDTS/8, N=6 /
AnnaBridge	145:64910690c574	685	#define LL_TIM_IC_FILTER_FDIV8_N8 ((TIM_CCMR1_IC1F_3 \| TIM_CCMR1_IC1F_0) << 16U) /!< fSAMPLING=fDTS/8, N=8 /
AnnaBridge	145:64910690c574	686	#define LL_TIM_IC_FILTER_FDIV16_N5 ((TIM_CCMR1_IC1F_3 \| TIM_CCMR1_IC1F_1) << 16U) /!< fSAMPLING=fDTS/16, N=5 /
AnnaBridge	145:64910690c574	687	#define LL_TIM_IC_FILTER_FDIV16_N6 ((TIM_CCMR1_IC1F_3 \| TIM_CCMR1_IC1F_1 \| TIM_CCMR1_IC1F_0) << 16U) /!< fSAMPLING=fDTS/16, N=6 /
AnnaBridge	145:64910690c574	688	#define LL_TIM_IC_FILTER_FDIV16_N8 ((TIM_CCMR1_IC1F_3 \| TIM_CCMR1_IC1F_2) << 16U) /!< fSAMPLING=fDTS/16, N=8 /
AnnaBridge	145:64910690c574	689	#define LL_TIM_IC_FILTER_FDIV32_N5 ((TIM_CCMR1_IC1F_3 \| TIM_CCMR1_IC1F_2 \| TIM_CCMR1_IC1F_0) << 16U) /!< fSAMPLING=fDTS/32, N=5 /
AnnaBridge	145:64910690c574	690	#define LL_TIM_IC_FILTER_FDIV32_N6 ((TIM_CCMR1_IC1F_3 \| TIM_CCMR1_IC1F_2 \| TIM_CCMR1_IC1F_1) << 16U) /!< fSAMPLING=fDTS/32, N=6 /
AnnaBridge	145:64910690c574	691	#define LL_TIM_IC_FILTER_FDIV32_N8 (TIM_CCMR1_IC1F << 16U) /!< fSAMPLING=fDTS/32, N=8 /
AnnaBridge	145:64910690c574	692	/**
AnnaBridge	145:64910690c574	693	* @}
AnnaBridge	145:64910690c574	694	*/
AnnaBridge	145:64910690c574	695
AnnaBridge	145:64910690c574	696	/** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity
AnnaBridge	145:64910690c574	697	* @{
AnnaBridge	145:64910690c574	698	*/
AnnaBridge	145:64910690c574	699	#define LL_TIM_IC_POLARITY_RISING 0x00000000U /!< The circuit is sensitive to TIxFP1 rising edge, TIxFP1 is not inverted /
AnnaBridge	145:64910690c574	700	#define LL_TIM_IC_POLARITY_FALLING TIM_CCER_CC1P /!< The circuit is sensitive to TIxFP1 falling edge, TIxFP1 is inverted /
AnnaBridge	145:64910690c574	701	#define LL_TIM_IC_POLARITY_BOTHEDGE (TIM_CCER_CC1P \| TIM_CCER_CC1NP) /!< The circuit is sensitive to both TIxFP1 rising and falling edges, TIxFP1 is not inverted /
AnnaBridge	145:64910690c574	702	/**
AnnaBridge	145:64910690c574	703	* @}
AnnaBridge	145:64910690c574	704	*/
AnnaBridge	145:64910690c574	705
AnnaBridge	145:64910690c574	706	/** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source
AnnaBridge	145:64910690c574	707	* @{
AnnaBridge	145:64910690c574	708	*/
AnnaBridge	145:64910690c574	709	#define LL_TIM_CLOCKSOURCE_INTERNAL 0x00000000U /!< The timer is clocked by the internal clock provided from the RCC /
AnnaBridge	145:64910690c574	710	#define LL_TIM_CLOCKSOURCE_EXT_MODE1 (TIM_SMCR_SMS_2 \| TIM_SMCR_SMS_1 \| TIM_SMCR_SMS_0) /!< Counter counts at each rising or falling edge on a selected inpu t/
AnnaBridge	145:64910690c574	711	#define LL_TIM_CLOCKSOURCE_EXT_MODE2 TIM_SMCR_ECE /!< Counter counts at each rising or falling edge on the external trigger input ETR /
AnnaBridge	145:64910690c574	712	/**
AnnaBridge	145:64910690c574	713	* @}
AnnaBridge	145:64910690c574	714	*/
AnnaBridge	145:64910690c574	715
AnnaBridge	145:64910690c574	716	/** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode
AnnaBridge	145:64910690c574	717	* @{
AnnaBridge	145:64910690c574	718	*/
AnnaBridge	145:64910690c574	719	#define LL_TIM_ENCODERMODE_X2_TI1 TIM_SMCR_SMS_0 /!< Encoder mode 1 - Counter counts up/down on TI2FP2 edge depending on TI1FP1 level /
AnnaBridge	145:64910690c574	720	#define LL_TIM_ENCODERMODE_X2_TI2 TIM_SMCR_SMS_1 /!< Encoder mode 2 - Counter counts up/down on TI1FP1 edge depending on TI2FP2 level /
AnnaBridge	145:64910690c574	721	#define LL_TIM_ENCODERMODE_X4_TI12 (TIM_SMCR_SMS_1 \| TIM_SMCR_SMS_0) /!< Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input l /
AnnaBridge	145:64910690c574	722	/**
AnnaBridge	145:64910690c574	723	* @}
AnnaBridge	145:64910690c574	724	*/
AnnaBridge	145:64910690c574	725
AnnaBridge	145:64910690c574	726	/** @defgroup TIM_LL_EC_TRGO Trigger Output
AnnaBridge	145:64910690c574	727	* @{
AnnaBridge	145:64910690c574	728	*/
AnnaBridge	145:64910690c574	729	#define LL_TIM_TRGO_RESET 0x00000000U /!< UG bit from the TIMx_EGR register is used as trigger output /
AnnaBridge	145:64910690c574	730	#define LL_TIM_TRGO_ENABLE TIM_CR2_MMS_0 /!< Counter Enable signal (CNT_EN) is used as trigger output /
AnnaBridge	145:64910690c574	731	#define LL_TIM_TRGO_UPDATE TIM_CR2_MMS_1 /!< Update event is used as trigger output /
AnnaBridge	145:64910690c574	732	#define LL_TIM_TRGO_CC1IF (TIM_CR2_MMS_1 \| TIM_CR2_MMS_0) /!< CC1 capture or a compare match is used as trigger output /
AnnaBridge	145:64910690c574	733	#define LL_TIM_TRGO_OC1REF TIM_CR2_MMS_2 /!< OC1REF signal is used as trigger output /
AnnaBridge	145:64910690c574	734	#define LL_TIM_TRGO_OC2REF (TIM_CR2_MMS_2 \| TIM_CR2_MMS_0) /!< OC2REF signal is used as trigger output /
AnnaBridge	145:64910690c574	735	#define LL_TIM_TRGO_OC3REF (TIM_CR2_MMS_2 \| TIM_CR2_MMS_1) /!< OC3REF signal is used as trigger output /
AnnaBridge	145:64910690c574	736	#define LL_TIM_TRGO_OC4REF (TIM_CR2_MMS_2 \| TIM_CR2_MMS_1 \| TIM_CR2_MMS_0) /!< OC4REF signal is used as trigger output /
AnnaBridge	145:64910690c574	737	/**
AnnaBridge	145:64910690c574	738	* @}
AnnaBridge	145:64910690c574	739	*/
AnnaBridge	145:64910690c574	740
AnnaBridge	145:64910690c574	741
AnnaBridge	145:64910690c574	742	/** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode
AnnaBridge	145:64910690c574	743	* @{
AnnaBridge	145:64910690c574	744	*/
AnnaBridge	145:64910690c574	745	#define LL_TIM_SLAVEMODE_DISABLED 0x00000000U /!< Slave mode disabled /
AnnaBridge	145:64910690c574	746	#define LL_TIM_SLAVEMODE_RESET TIM_SMCR_SMS_2 /!< Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter /
AnnaBridge	145:64910690c574	747	#define LL_TIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 \| TIM_SMCR_SMS_0) /!< Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high /
AnnaBridge	145:64910690c574	748	#define LL_TIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 \| TIM_SMCR_SMS_1) /!< Trigger Mode - The counter starts at a rising edge of the trigger TRGI /
AnnaBridge	145:64910690c574	749	/**
AnnaBridge	145:64910690c574	750	* @}
AnnaBridge	145:64910690c574	751	*/
AnnaBridge	145:64910690c574	752
AnnaBridge	145:64910690c574	753	/** @defgroup TIM_LL_EC_TS Trigger Selection
AnnaBridge	145:64910690c574	754	* @{
AnnaBridge	145:64910690c574	755	*/
AnnaBridge	145:64910690c574	756	#define LL_TIM_TS_ITR0 0x00000000U /!< Internal Trigger 0 (ITR0) is used as trigger input /
AnnaBridge	145:64910690c574	757	#define LL_TIM_TS_ITR1 TIM_SMCR_TS_0 /!< Internal Trigger 1 (ITR1) is used as trigger input /
AnnaBridge	145:64910690c574	758	#define LL_TIM_TS_ITR2 TIM_SMCR_TS_1 /!< Internal Trigger 2 (ITR2) is used as trigger input /
AnnaBridge	145:64910690c574	759	#define LL_TIM_TS_ITR3 (TIM_SMCR_TS_0 \| TIM_SMCR_TS_1) /!< Internal Trigger 3 (ITR3) is used as trigger input /
AnnaBridge	145:64910690c574	760	#define LL_TIM_TS_TI1F_ED TIM_SMCR_TS_2 /!< TI1 Edge Detector (TI1F_ED) is used as trigger input /
AnnaBridge	145:64910690c574	761	#define LL_TIM_TS_TI1FP1 (TIM_SMCR_TS_2 \| TIM_SMCR_TS_0) /!< Filtered Timer Input 1 (TI1FP1) is used as trigger input /
AnnaBridge	145:64910690c574	762	#define LL_TIM_TS_TI2FP2 (TIM_SMCR_TS_2 \| TIM_SMCR_TS_1) /!< Filtered Timer Input 2 (TI12P2) is used as trigger input /
AnnaBridge	145:64910690c574	763	#define LL_TIM_TS_ETRF (TIM_SMCR_TS_2 \| TIM_SMCR_TS_1 \| TIM_SMCR_TS_0) /!< Filtered external Trigger (ETRF) is used as trigger input /
AnnaBridge	145:64910690c574	764	/**
AnnaBridge	145:64910690c574	765	* @}
AnnaBridge	145:64910690c574	766	*/
AnnaBridge	145:64910690c574	767
AnnaBridge	145:64910690c574	768	/** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity
AnnaBridge	145:64910690c574	769	* @{
AnnaBridge	145:64910690c574	770	*/
AnnaBridge	145:64910690c574	771	#define LL_TIM_ETR_POLARITY_NONINVERTED 0x00000000U /!< ETR is non-inverted, active at high level or rising edge /
AnnaBridge	145:64910690c574	772	#define LL_TIM_ETR_POLARITY_INVERTED TIM_SMCR_ETP /!< ETR is inverted, active at low level or falling edge /
AnnaBridge	145:64910690c574	773	/**
AnnaBridge	145:64910690c574	774	* @}
AnnaBridge	145:64910690c574	775	*/
AnnaBridge	145:64910690c574	776
AnnaBridge	145:64910690c574	777	/** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler
AnnaBridge	145:64910690c574	778	* @{
AnnaBridge	145:64910690c574	779	*/
AnnaBridge	145:64910690c574	780	#define LL_TIM_ETR_PRESCALER_DIV1 0x00000000U /!< ETR prescaler OFF /
AnnaBridge	145:64910690c574	781	#define LL_TIM_ETR_PRESCALER_DIV2 TIM_SMCR_ETPS_0 /!< ETR frequency is divided by 2 /
AnnaBridge	145:64910690c574	782	#define LL_TIM_ETR_PRESCALER_DIV4 TIM_SMCR_ETPS_1 /!< ETR frequency is divided by 4 /
AnnaBridge	145:64910690c574	783	#define LL_TIM_ETR_PRESCALER_DIV8 TIM_SMCR_ETPS /!< ETR frequency is divided by 8 /
AnnaBridge	145:64910690c574	784	/**
AnnaBridge	145:64910690c574	785	* @}
AnnaBridge	145:64910690c574	786	*/
AnnaBridge	145:64910690c574	787
AnnaBridge	145:64910690c574	788	/** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter
AnnaBridge	145:64910690c574	789	* @{
AnnaBridge	145:64910690c574	790	*/
AnnaBridge	145:64910690c574	791	#define LL_TIM_ETR_FILTER_FDIV1 0x00000000U /!< No filter, sampling is done at fDTS /
AnnaBridge	145:64910690c574	792	#define LL_TIM_ETR_FILTER_FDIV1_N2 TIM_SMCR_ETF_0 /!< fSAMPLING=fCK_INT, N=2 /
AnnaBridge	145:64910690c574	793	#define LL_TIM_ETR_FILTER_FDIV1_N4 TIM_SMCR_ETF_1 /!< fSAMPLING=fCK_INT, N=4 /
AnnaBridge	145:64910690c574	794	#define LL_TIM_ETR_FILTER_FDIV1_N8 (TIM_SMCR_ETF_1 \| TIM_SMCR_ETF_0) /!< fSAMPLING=fCK_INT, N=8 /
AnnaBridge	145:64910690c574	795	#define LL_TIM_ETR_FILTER_FDIV2_N6 TIM_SMCR_ETF_2 /!< fSAMPLING=fDTS/2, N=6 /
AnnaBridge	145:64910690c574	796	#define LL_TIM_ETR_FILTER_FDIV2_N8 (TIM_SMCR_ETF_2 \| TIM_SMCR_ETF_0) /!< fSAMPLING=fDTS/2, N=8 /
AnnaBridge	145:64910690c574	797	#define LL_TIM_ETR_FILTER_FDIV4_N6 (TIM_SMCR_ETF_2 \| TIM_SMCR_ETF_1) /!< fSAMPLING=fDTS/4, N=6 /
AnnaBridge	145:64910690c574	798	#define LL_TIM_ETR_FILTER_FDIV4_N8 (TIM_SMCR_ETF_2 \| TIM_SMCR_ETF_1 \| TIM_SMCR_ETF_0) /!< fSAMPLING=fDTS/4, N=8 /
AnnaBridge	145:64910690c574	799	#define LL_TIM_ETR_FILTER_FDIV8_N6 TIM_SMCR_ETF_3 /!< fSAMPLING=fDTS/8, N=8 /
AnnaBridge	145:64910690c574	800	#define LL_TIM_ETR_FILTER_FDIV8_N8 (TIM_SMCR_ETF_3 \| TIM_SMCR_ETF_0) /!< fSAMPLING=fDTS/16, N=5 /
AnnaBridge	145:64910690c574	801	#define LL_TIM_ETR_FILTER_FDIV16_N5 (TIM_SMCR_ETF_3 \| TIM_SMCR_ETF_1) /!< fSAMPLING=fDTS/16, N=6 /
AnnaBridge	145:64910690c574	802	#define LL_TIM_ETR_FILTER_FDIV16_N6 (TIM_SMCR_ETF_3 \| TIM_SMCR_ETF_1 \| TIM_SMCR_ETF_0) /!< fSAMPLING=fDTS/16, N=8 /
AnnaBridge	145:64910690c574	803	#define LL_TIM_ETR_FILTER_FDIV16_N8 (TIM_SMCR_ETF_3 \| TIM_SMCR_ETF_2) /!< fSAMPLING=fDTS/16, N=5 /
AnnaBridge	145:64910690c574	804	#define LL_TIM_ETR_FILTER_FDIV32_N5 (TIM_SMCR_ETF_3 \| TIM_SMCR_ETF_2 \| TIM_SMCR_ETF_0) /!< fSAMPLING=fDTS/32, N=5 /
AnnaBridge	145:64910690c574	805	#define LL_TIM_ETR_FILTER_FDIV32_N6 (TIM_SMCR_ETF_3 \| TIM_SMCR_ETF_2 \| TIM_SMCR_ETF_1) /!< fSAMPLING=fDTS/32, N=6 /
AnnaBridge	145:64910690c574	806	#define LL_TIM_ETR_FILTER_FDIV32_N8 TIM_SMCR_ETF /!< fSAMPLING=fDTS/32, N=8 /
AnnaBridge	145:64910690c574	807	/**
AnnaBridge	145:64910690c574	808	* @}
AnnaBridge	145:64910690c574	809	*/
AnnaBridge	145:64910690c574	810
AnnaBridge	145:64910690c574	811
AnnaBridge	145:64910690c574	812	/** @defgroup TIM_LL_EC_BREAK_POLARITY break polarity
AnnaBridge	145:64910690c574	813	* @{
AnnaBridge	145:64910690c574	814	*/
AnnaBridge	145:64910690c574	815	#define LL_TIM_BREAK_POLARITY_LOW 0x00000000U /!< Break input BRK is active low /
AnnaBridge	145:64910690c574	816	#define LL_TIM_BREAK_POLARITY_HIGH TIM_BDTR_BKP /!< Break input BRK is active high /
AnnaBridge	145:64910690c574	817	/**
AnnaBridge	145:64910690c574	818	* @}
AnnaBridge	145:64910690c574	819	*/
AnnaBridge	145:64910690c574	820
AnnaBridge	145:64910690c574	821
AnnaBridge	145:64910690c574	822
AnnaBridge	145:64910690c574	823
AnnaBridge	145:64910690c574	824	/** @defgroup TIM_LL_EC_OSSI OSSI
AnnaBridge	145:64910690c574	825	* @{
AnnaBridge	145:64910690c574	826	*/
AnnaBridge	145:64910690c574	827	#define LL_TIM_OSSI_DISABLE 0x00000000U /!< When inactive, OCx/OCxN outputs are disabled /
AnnaBridge	145:64910690c574	828	#define LL_TIM_OSSI_ENABLE TIM_BDTR_OSSI /!< When inactive, OxC/OCxN outputs are first forced with their inactive level then forced to their idle level after the deadtime /
AnnaBridge	145:64910690c574	829	/**
AnnaBridge	145:64910690c574	830	* @}
AnnaBridge	145:64910690c574	831	*/
AnnaBridge	145:64910690c574	832
AnnaBridge	145:64910690c574	833	/** @defgroup TIM_LL_EC_OSSR OSSR
AnnaBridge	145:64910690c574	834	* @{
AnnaBridge	145:64910690c574	835	*/
AnnaBridge	145:64910690c574	836	#define LL_TIM_OSSR_DISABLE 0x00000000U /!< When inactive, OCx/OCxN outputs are disabled /
AnnaBridge	145:64910690c574	837	#define LL_TIM_OSSR_ENABLE TIM_BDTR_OSSR /!< When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 /
AnnaBridge	145:64910690c574	838	/**
AnnaBridge	145:64910690c574	839	* @}
AnnaBridge	145:64910690c574	840	*/
AnnaBridge	145:64910690c574	841
AnnaBridge	145:64910690c574	842
AnnaBridge	145:64910690c574	843	/** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address
AnnaBridge	145:64910690c574	844	* @{
AnnaBridge	145:64910690c574	845	*/
AnnaBridge	145:64910690c574	846	#define LL_TIM_DMABURST_BASEADDR_CR1 0x00000000U /!< TIMx_CR1 register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	847	#define LL_TIM_DMABURST_BASEADDR_CR2 TIM_DCR_DBA_0 /!< TIMx_CR2 register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	848	#define LL_TIM_DMABURST_BASEADDR_SMCR TIM_DCR_DBA_1 /!< TIMx_SMCR register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	849	#define LL_TIM_DMABURST_BASEADDR_DIER (TIM_DCR_DBA_1 \| TIM_DCR_DBA_0) /!< TIMx_DIER register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	850	#define LL_TIM_DMABURST_BASEADDR_SR TIM_DCR_DBA_2 /!< TIMx_SR register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	851	#define LL_TIM_DMABURST_BASEADDR_EGR (TIM_DCR_DBA_2 \| TIM_DCR_DBA_0) /!< TIMx_EGR register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	852	#define LL_TIM_DMABURST_BASEADDR_CCMR1 (TIM_DCR_DBA_2 \| TIM_DCR_DBA_1) /!< TIMx_CCMR1 register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	853	#define LL_TIM_DMABURST_BASEADDR_CCMR2 (TIM_DCR_DBA_2 \| TIM_DCR_DBA_1 \| TIM_DCR_DBA_0) /!< TIMx_CCMR2 register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	854	#define LL_TIM_DMABURST_BASEADDR_CCER TIM_DCR_DBA_3 /!< TIMx_CCER register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	855	#define LL_TIM_DMABURST_BASEADDR_CNT (TIM_DCR_DBA_3 \| TIM_DCR_DBA_0) /!< TIMx_CNT register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	856	#define LL_TIM_DMABURST_BASEADDR_PSC (TIM_DCR_DBA_3 \| TIM_DCR_DBA_1) /!< TIMx_PSC register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	857	#define LL_TIM_DMABURST_BASEADDR_ARR (TIM_DCR_DBA_3 \| TIM_DCR_DBA_1 \| TIM_DCR_DBA_0) /!< TIMx_ARR register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	858	#define LL_TIM_DMABURST_BASEADDR_RCR (TIM_DCR_DBA_3 \| TIM_DCR_DBA_2) /!< TIMx_RCR register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	859	#define LL_TIM_DMABURST_BASEADDR_CCR1 (TIM_DCR_DBA_3 \| TIM_DCR_DBA_2 \| TIM_DCR_DBA_0) /!< TIMx_CCR1 register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	860	#define LL_TIM_DMABURST_BASEADDR_CCR2 (TIM_DCR_DBA_3 \| TIM_DCR_DBA_2 \| TIM_DCR_DBA_1) /!< TIMx_CCR2 register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	861	#define LL_TIM_DMABURST_BASEADDR_CCR3 (TIM_DCR_DBA_3 \| TIM_DCR_DBA_2 \| TIM_DCR_DBA_1 \| TIM_DCR_DBA_0) /!< TIMx_CCR3 register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	862	#define LL_TIM_DMABURST_BASEADDR_CCR4 TIM_DCR_DBA_4 /!< TIMx_CCR4 register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	863	#define LL_TIM_DMABURST_BASEADDR_BDTR (TIM_DCR_DBA_4 \| TIM_DCR_DBA_0) /!< TIMx_BDTR register is the DMA base address for DMA burst /
AnnaBridge	145:64910690c574	864	#define LL_TIM_DMABURST_BASEADDR_OR (TIM_DCR_DBA_4 \| TIM_DCR_DBA_2 \| TIM_DCR_DBA_0)
AnnaBridge	145:64910690c574	865	/**
AnnaBridge	145:64910690c574	866	* @}
AnnaBridge	145:64910690c574	867	*/
AnnaBridge	145:64910690c574	868
AnnaBridge	145:64910690c574	869	/** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length
AnnaBridge	145:64910690c574	870	* @{
AnnaBridge	145:64910690c574	871	*/
AnnaBridge	145:64910690c574	872	#define LL_TIM_DMABURST_LENGTH_1TRANSFER 0x00000000U /!< Transfer is done to 1 register starting from the DMA burst base address /
AnnaBridge	145:64910690c574	873	#define LL_TIM_DMABURST_LENGTH_2TRANSFERS TIM_DCR_DBL_0 /!< Transfer is done to 2 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	874	#define LL_TIM_DMABURST_LENGTH_3TRANSFERS TIM_DCR_DBL_1 /!< Transfer is done to 3 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	875	#define LL_TIM_DMABURST_LENGTH_4TRANSFERS (TIM_DCR_DBL_1 \| TIM_DCR_DBL_0) /!< Transfer is done to 4 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	876	#define LL_TIM_DMABURST_LENGTH_5TRANSFERS TIM_DCR_DBL_2 /!< Transfer is done to 5 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	877	#define LL_TIM_DMABURST_LENGTH_6TRANSFERS (TIM_DCR_DBL_2 \| TIM_DCR_DBL_0) /!< Transfer is done to 6 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	878	#define LL_TIM_DMABURST_LENGTH_7TRANSFERS (TIM_DCR_DBL_2 \| TIM_DCR_DBL_1) /!< Transfer is done to 7 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	879	#define LL_TIM_DMABURST_LENGTH_8TRANSFERS (TIM_DCR_DBL_2 \| TIM_DCR_DBL_1 \| TIM_DCR_DBL_0) /!< Transfer is done to 1 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	880	#define LL_TIM_DMABURST_LENGTH_9TRANSFERS TIM_DCR_DBL_3 /!< Transfer is done to 9 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	881	#define LL_TIM_DMABURST_LENGTH_10TRANSFERS (TIM_DCR_DBL_3 \| TIM_DCR_DBL_0) /!< Transfer is done to 10 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	882	#define LL_TIM_DMABURST_LENGTH_11TRANSFERS (TIM_DCR_DBL_3 \| TIM_DCR_DBL_1) /!< Transfer is done to 11 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	883	#define LL_TIM_DMABURST_LENGTH_12TRANSFERS (TIM_DCR_DBL_3 \| TIM_DCR_DBL_1 \| TIM_DCR_DBL_0) /!< Transfer is done to 12 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	884	#define LL_TIM_DMABURST_LENGTH_13TRANSFERS (TIM_DCR_DBL_3 \| TIM_DCR_DBL_2) /!< Transfer is done to 13 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	885	#define LL_TIM_DMABURST_LENGTH_14TRANSFERS (TIM_DCR_DBL_3 \| TIM_DCR_DBL_2 \| TIM_DCR_DBL_0) /!< Transfer is done to 14 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	886	#define LL_TIM_DMABURST_LENGTH_15TRANSFERS (TIM_DCR_DBL_3 \| TIM_DCR_DBL_2 \| TIM_DCR_DBL_1) /!< Transfer is done to 15 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	887	#define LL_TIM_DMABURST_LENGTH_16TRANSFERS (TIM_DCR_DBL_3 \| TIM_DCR_DBL_2 \| TIM_DCR_DBL_1 \| TIM_DCR_DBL_0) /!< Transfer is done to 16 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	888	#define LL_TIM_DMABURST_LENGTH_17TRANSFERS TIM_DCR_DBL_4 /!< Transfer is done to 17 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	889	#define LL_TIM_DMABURST_LENGTH_18TRANSFERS (TIM_DCR_DBL_4 \| TIM_DCR_DBL_0) /!< Transfer is done to 18 registers starting from the DMA burst base address /
AnnaBridge	145:64910690c574	890	/**
AnnaBridge	145:64910690c574	891	* @}
AnnaBridge	145:64910690c574	892	*/
AnnaBridge	145:64910690c574	893
AnnaBridge	145:64910690c574	894
AnnaBridge	145:64910690c574	895	/** @defgroup TIM_LL_EC_TIM2_ITR1_RMP_TIM8 TIM2 Internal Trigger1 Remap TIM8
AnnaBridge	145:64910690c574	896	* @{
AnnaBridge	145:64910690c574	897	*/
AnnaBridge	145:64910690c574	898	#define LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO TIM2_OR_RMP_MASK /!< TIM2_ITR1 is connected to TIM8_TRGO /
AnnaBridge	145:64910690c574	899	#define LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF (TIM_OR_ITR1_RMP_1 \| TIM2_OR_RMP_MASK) /!< TIM2_ITR1 is connected to OTG_FS SOF /
AnnaBridge	145:64910690c574	900	#define LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF (TIM_OR_ITR1_RMP \| TIM2_OR_RMP_MASK) /!< TIM2_ITR1 is connected to OTG_HS SOF /
AnnaBridge	145:64910690c574	901	/**
AnnaBridge	145:64910690c574	902	* @}
AnnaBridge	145:64910690c574	903	*/
AnnaBridge	145:64910690c574	904
AnnaBridge	145:64910690c574	905	/** @defgroup TIM_LL_EC_TIM5_TI4_RMP TIM5 External Input Ch4 Remap
AnnaBridge	145:64910690c574	906	* @{
AnnaBridge	145:64910690c574	907	*/
AnnaBridge	145:64910690c574	908	#define LL_TIM_TIM5_TI4_RMP_GPIO TIM5_OR_RMP_MASK /!< TIM5 channel 4 is connected to GPIO /
AnnaBridge	145:64910690c574	909	#define LL_TIM_TIM5_TI4_RMP_LSI (TIM_OR_TI4_RMP_0 \| TIM5_OR_RMP_MASK) /!< TIM5 channel 4 is connected to LSI internal clock /
AnnaBridge	145:64910690c574	910	#define LL_TIM_TIM5_TI4_RMP_LSE (TIM_OR_TI4_RMP_1 \| TIM5_OR_RMP_MASK) /!< TIM5 channel 4 is connected to LSE /
AnnaBridge	145:64910690c574	911	#define LL_TIM_TIM5_TI4_RMP_RTC (TIM_OR_TI4_RMP \| TIM5_OR_RMP_MASK) /!< TIM5 channel 4 is connected to RTC wakeup interrupt /
AnnaBridge	145:64910690c574	912	/**
AnnaBridge	145:64910690c574	913	* @}
AnnaBridge	145:64910690c574	914	*/
AnnaBridge	145:64910690c574	915
AnnaBridge	145:64910690c574	916	/** @defgroup TIM_LL_EC_TIM11_TI1_RMP TIM11 External Input Capture 1 Remap
AnnaBridge	145:64910690c574	917	* @{
AnnaBridge	145:64910690c574	918	*/
AnnaBridge	145:64910690c574	919	#define LL_TIM_TIM11_TI1_RMP_GPIO TIM11_OR_RMP_MASK /!< TIM11 channel 1 is connected to GPIO /
AnnaBridge	145:64910690c574	920	#define LL_TIM_TIM11_TI1_RMP_GPIO1 (TIM_OR_TI1_RMP_0 \| TIM11_OR_RMP_MASK) /!< TIM11 channel 1 is connected to GPIO /
AnnaBridge	145:64910690c574	921	#define LL_TIM_TIM11_TI1_RMP_GPIO2 (TIM_OR_TI1_RMP \| TIM11_OR_RMP_MASK) /!< TIM11 channel 1 is connected to GPIO /
AnnaBridge	145:64910690c574	922	#define LL_TIM_TIM11_TI1_RMP_HSE_RTC (TIM_OR_TI1_RMP_1 \| TIM11_OR_RMP_MASK) /!< TIM11 channel 1 is connected to HSE_RTC /
AnnaBridge	145:64910690c574	923	/**
AnnaBridge	145:64910690c574	924	* @}
AnnaBridge	145:64910690c574	925	*/
AnnaBridge	145:64910690c574	926
AnnaBridge	145:64910690c574	927
AnnaBridge	145:64910690c574	928	/**
AnnaBridge	145:64910690c574	929	* @}
AnnaBridge	145:64910690c574	930	*/
AnnaBridge	145:64910690c574	931
AnnaBridge	145:64910690c574	932	/* Exported macro ------------------------------------------------------------*/
AnnaBridge	145:64910690c574	933	/** @defgroup TIM_LL_Exported_Macros TIM Exported Macros
AnnaBridge	145:64910690c574	934	* @{
AnnaBridge	145:64910690c574	935	*/
AnnaBridge	145:64910690c574	936
AnnaBridge	145:64910690c574	937	/** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros
AnnaBridge	145:64910690c574	938	* @{
AnnaBridge	145:64910690c574	939	*/
AnnaBridge	145:64910690c574	940	/**
AnnaBridge	145:64910690c574	941	* @brief Write a value in TIM register.
AnnaBridge	145:64910690c574	942	* @param __INSTANCE__ TIM Instance
AnnaBridge	145:64910690c574	943	* @param __REG__ Register to be written
AnnaBridge	145:64910690c574	944	* @param __VALUE__ Value to be written in the register
AnnaBridge	145:64910690c574	945	* @retval None
AnnaBridge	145:64910690c574	946	*/
AnnaBridge	145:64910690c574	947	#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
AnnaBridge	145:64910690c574	948
AnnaBridge	145:64910690c574	949	/**
AnnaBridge	145:64910690c574	950	* @brief Read a value in TIM register.
AnnaBridge	145:64910690c574	951	* @param __INSTANCE__ TIM Instance
AnnaBridge	145:64910690c574	952	* @param __REG__ Register to be read
AnnaBridge	145:64910690c574	953	* @retval Register value
AnnaBridge	145:64910690c574	954	*/
AnnaBridge	145:64910690c574	955	#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
AnnaBridge	145:64910690c574	956	/**
AnnaBridge	145:64910690c574	957	* @}
AnnaBridge	145:64910690c574	958	*/
AnnaBridge	145:64910690c574	959
AnnaBridge	145:64910690c574	960	/** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros
AnnaBridge	145:64910690c574	961	* @{
AnnaBridge	145:64910690c574	962	*/
AnnaBridge	145:64910690c574	963
AnnaBridge	145:64910690c574	964	/**
AnnaBridge	145:64910690c574	965	* @brief HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested dead time duration.
AnnaBridge	145:64910690c574	966	* @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120);
AnnaBridge	145:64910690c574	967	* @param __TIMCLK__ timer input clock frequency (in Hz)
AnnaBridge	145:64910690c574	968	* @param __CKD__ This parameter can be one of the following values:
AnnaBridge	145:64910690c574	969	* @arg @ref LL_TIM_CLOCKDIVISION_DIV1
AnnaBridge	145:64910690c574	970	* @arg @ref LL_TIM_CLOCKDIVISION_DIV2
AnnaBridge	145:64910690c574	971	* @arg @ref LL_TIM_CLOCKDIVISION_DIV4
AnnaBridge	145:64910690c574	972	* @param __DT__ deadtime duration (in ns)
AnnaBridge	145:64910690c574	973	* @retval DTG[0:7]
AnnaBridge	145:64910690c574	974	*/
AnnaBridge	145:64910690c574	975	#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__) \
AnnaBridge	145:64910690c574	976	( (((uint64_t)((__DT__)1000U)) < ((DT_DELAY_1+1U) TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__))) & DT_DELAY_1) : \
AnnaBridge	145:64910690c574	977	(((uint64_t)((__DT__)1000U)) < (64U + (DT_DELAY_2+1U)) 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))) ? (uint8_t)(DT_RANGE_2 \| ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) >> 1U) - (uint8_t) 64U) & DT_DELAY_2)) :\
AnnaBridge	145:64910690c574	978	(((uint64_t)((__DT__)1000U)) < (32U + (DT_DELAY_3+1U)) 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))) ? (uint8_t)(DT_RANGE_3 \| ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) >> 3U) - (uint8_t) 32U) & DT_DELAY_3)) :\
AnnaBridge	145:64910690c574	979	(((uint64_t)((__DT__)1000U)) < (32U + (DT_DELAY_4+1U)) 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))) ? (uint8_t)(DT_RANGE_4 \| ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) >> 4U) - (uint8_t) 32U) & DT_DELAY_4)) :\
AnnaBridge	145:64910690c574	980	0U)
AnnaBridge	145:64910690c574	981
AnnaBridge	145:64910690c574	982	/**
AnnaBridge	145:64910690c574	983	* @brief HELPER macro calculating the prescaler value to achieve the required counter clock frequency.
AnnaBridge	145:64910690c574	984	* @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);
AnnaBridge	145:64910690c574	985	* @param __TIMCLK__ timer input clock frequency (in Hz)
AnnaBridge	145:64910690c574	986	* @param __CNTCLK__ counter clock frequency (in Hz)
AnnaBridge	145:64910690c574	987	* @retval Prescaler value (between Min_Data=0 and Max_Data=65535)
AnnaBridge	145:64910690c574	988	*/
AnnaBridge	145:64910690c574	989	#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__) \
AnnaBridge	145:64910690c574	990	((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)((__TIMCLK__)/(__CNTCLK__) - 1U) : 0U
AnnaBridge	145:64910690c574	991
AnnaBridge	145:64910690c574	992	/**
AnnaBridge	145:64910690c574	993	* @brief HELPER macro calculating the auto-reload value to achieve the required output signal frequency.
AnnaBridge	145:64910690c574	994	* @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);
AnnaBridge	145:64910690c574	995	* @param __TIMCLK__ timer input clock frequency (in Hz)
AnnaBridge	145:64910690c574	996	* @param __PSC__ prescaler
AnnaBridge	145:64910690c574	997	* @param __FREQ__ output signal frequency (in Hz)
AnnaBridge	145:64910690c574	998	* @retval Auto-reload value (between Min_Data=0 and Max_Data=65535)
AnnaBridge	145:64910690c574	999	*/
AnnaBridge	145:64910690c574	1000	#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
AnnaBridge	145:64910690c574	1001	(((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? ((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U)) - 1U) : 0U
AnnaBridge	145:64910690c574	1002
AnnaBridge	145:64910690c574	1003	/**
AnnaBridge	145:64910690c574	1004	* @brief HELPER macro calculating the compare value required to achieve the required timer output compare active/inactive delay.
AnnaBridge	145:64910690c574	1005	* @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);
AnnaBridge	145:64910690c574	1006	* @param __TIMCLK__ timer input clock frequency (in Hz)
AnnaBridge	145:64910690c574	1007	* @param __PSC__ prescaler
AnnaBridge	145:64910690c574	1008	* @param __DELAY__ timer output compare active/inactive delay (in us)
AnnaBridge	145:64910690c574	1009	* @retval Compare value (between Min_Data=0 and Max_Data=65535)
AnnaBridge	145:64910690c574	1010	*/
AnnaBridge	145:64910690c574	1011	#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__) \
AnnaBridge	145:64910690c574	1012	((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
AnnaBridge	145:64910690c574	1013	/ ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
AnnaBridge	145:64910690c574	1014
AnnaBridge	145:64910690c574	1015	/**
AnnaBridge	145:64910690c574	1016	* @brief HELPER macro calculating the auto-reload value to achieve the required pulse duration (when the timer operates in one pulse mode).
AnnaBridge	145:64910690c574	1017	* @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
AnnaBridge	145:64910690c574	1018	* @param __TIMCLK__ timer input clock frequency (in Hz)
AnnaBridge	145:64910690c574	1019	* @param __PSC__ prescaler
AnnaBridge	145:64910690c574	1020	* @param __DELAY__ timer output compare active/inactive delay (in us)
AnnaBridge	145:64910690c574	1021	* @param __PULSE__ pulse duration (in us)
AnnaBridge	145:64910690c574	1022	* @retval Auto-reload value (between Min_Data=0 and Max_Data=65535)
AnnaBridge	145:64910690c574	1023	*/
AnnaBridge	145:64910690c574	1024	#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__) \
AnnaBridge	145:64910690c574	1025	((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
AnnaBridge	145:64910690c574	1026	+ __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
AnnaBridge	145:64910690c574	1027
AnnaBridge	145:64910690c574	1028	/**
AnnaBridge	145:64910690c574	1029	* @brief HELPER macro retrieving the ratio of the input capture prescaler
AnnaBridge	145:64910690c574	1030	* @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());
AnnaBridge	145:64910690c574	1031	* @param __ICPSC__ This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1032	* @arg @ref LL_TIM_ICPSC_DIV1
AnnaBridge	145:64910690c574	1033	* @arg @ref LL_TIM_ICPSC_DIV2
AnnaBridge	145:64910690c574	1034	* @arg @ref LL_TIM_ICPSC_DIV4
AnnaBridge	145:64910690c574	1035	* @arg @ref LL_TIM_ICPSC_DIV8
AnnaBridge	145:64910690c574	1036	* @retval Input capture prescaler ratio (1, 2, 4 or 8)
AnnaBridge	145:64910690c574	1037	*/
AnnaBridge	145:64910690c574	1038	#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__) \
AnnaBridge	145:64910690c574	1039	((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
AnnaBridge	145:64910690c574	1040
AnnaBridge	145:64910690c574	1041
AnnaBridge	145:64910690c574	1042	/**
AnnaBridge	145:64910690c574	1043	* @}
AnnaBridge	145:64910690c574	1044	*/
AnnaBridge	145:64910690c574	1045
AnnaBridge	145:64910690c574	1046
AnnaBridge	145:64910690c574	1047	/**
AnnaBridge	145:64910690c574	1048	* @}
AnnaBridge	145:64910690c574	1049	*/
AnnaBridge	145:64910690c574	1050
AnnaBridge	145:64910690c574	1051	/* Exported functions --------------------------------------------------------*/
AnnaBridge	145:64910690c574	1052	/** @defgroup TIM_LL_Exported_Functions TIM Exported Functions
AnnaBridge	145:64910690c574	1053	* @{
AnnaBridge	145:64910690c574	1054	*/
AnnaBridge	145:64910690c574	1055
AnnaBridge	145:64910690c574	1056	/** @defgroup TIM_LL_EF_Time_Base Time Base configuration
AnnaBridge	145:64910690c574	1057	* @{
AnnaBridge	145:64910690c574	1058	*/
AnnaBridge	145:64910690c574	1059	/**
AnnaBridge	145:64910690c574	1060	* @brief Enable timer counter.
AnnaBridge	145:64910690c574	1061	* @rmtoll CR1 CEN LL_TIM_EnableCounter
AnnaBridge	145:64910690c574	1062	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1063	* @retval None
AnnaBridge	145:64910690c574	1064	*/
AnnaBridge	145:64910690c574	1065	__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1066	{
AnnaBridge	145:64910690c574	1067	SET_BIT(TIMx->CR1, TIM_CR1_CEN);
AnnaBridge	145:64910690c574	1068	}
AnnaBridge	145:64910690c574	1069
AnnaBridge	145:64910690c574	1070	/**
AnnaBridge	145:64910690c574	1071	* @brief Disable timer counter.
AnnaBridge	145:64910690c574	1072	* @rmtoll CR1 CEN LL_TIM_DisableCounter
AnnaBridge	145:64910690c574	1073	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1074	* @retval None
AnnaBridge	145:64910690c574	1075	*/
AnnaBridge	145:64910690c574	1076	__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1077	{
AnnaBridge	145:64910690c574	1078	CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
AnnaBridge	145:64910690c574	1079	}
AnnaBridge	145:64910690c574	1080
AnnaBridge	145:64910690c574	1081	/**
AnnaBridge	145:64910690c574	1082	* @brief Indicates whether the timer counter is enabled.
AnnaBridge	145:64910690c574	1083	* @rmtoll CR1 CEN LL_TIM_IsEnabledCounter
AnnaBridge	145:64910690c574	1084	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1085	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	1086	*/
AnnaBridge	145:64910690c574	1087	__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1088	{
AnnaBridge	145:64910690c574	1089	return (READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN));
AnnaBridge	145:64910690c574	1090	}
AnnaBridge	145:64910690c574	1091
AnnaBridge	145:64910690c574	1092	/**
AnnaBridge	145:64910690c574	1093	* @brief Enable update event generation.
AnnaBridge	145:64910690c574	1094	* @rmtoll CR1 UDIS LL_TIM_EnableUpdateEvent
AnnaBridge	145:64910690c574	1095	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1096	* @retval None
AnnaBridge	145:64910690c574	1097	*/
AnnaBridge	145:64910690c574	1098	__STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1099	{
AnnaBridge	163:e59c8e839560	1100	CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
AnnaBridge	145:64910690c574	1101	}
AnnaBridge	145:64910690c574	1102
AnnaBridge	145:64910690c574	1103	/**
AnnaBridge	145:64910690c574	1104	* @brief Disable update event generation.
AnnaBridge	145:64910690c574	1105	* @rmtoll CR1 UDIS LL_TIM_DisableUpdateEvent
AnnaBridge	145:64910690c574	1106	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1107	* @retval None
AnnaBridge	145:64910690c574	1108	*/
AnnaBridge	145:64910690c574	1109	__STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1110	{
AnnaBridge	163:e59c8e839560	1111	SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
AnnaBridge	145:64910690c574	1112	}
AnnaBridge	145:64910690c574	1113
AnnaBridge	145:64910690c574	1114	/**
AnnaBridge	145:64910690c574	1115	* @brief Indicates whether update event generation is enabled.
AnnaBridge	145:64910690c574	1116	* @rmtoll CR1 UDIS LL_TIM_IsEnabledUpdateEvent
AnnaBridge	145:64910690c574	1117	* @param TIMx Timer instance
AnnaBridge	163:e59c8e839560	1118	* @retval Inverted state of bit (0 or 1).
AnnaBridge	145:64910690c574	1119	*/
AnnaBridge	145:64910690c574	1120	__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1121	{
AnnaBridge	163:e59c8e839560	1122	return (READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == RESET);
AnnaBridge	145:64910690c574	1123	}
AnnaBridge	145:64910690c574	1124
AnnaBridge	145:64910690c574	1125	/**
AnnaBridge	145:64910690c574	1126	* @brief Set update event source
AnnaBridge	145:64910690c574	1127	* @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
AnnaBridge	145:64910690c574	1128	* generate an update interrupt or DMA request if enabled:
AnnaBridge	145:64910690c574	1129	* - Counter overflow/underflow
AnnaBridge	145:64910690c574	1130	* - Setting the UG bit
AnnaBridge	145:64910690c574	1131	* - Update generation through the slave mode controller
AnnaBridge	145:64910690c574	1132	* @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
AnnaBridge	145:64910690c574	1133	* overflow/underflow generates an update interrupt or DMA request if enabled.
AnnaBridge	145:64910690c574	1134	* @rmtoll CR1 URS LL_TIM_SetUpdateSource
AnnaBridge	145:64910690c574	1135	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1136	* @param UpdateSource This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1137	* @arg @ref LL_TIM_UPDATESOURCE_REGULAR
AnnaBridge	145:64910690c574	1138	* @arg @ref LL_TIM_UPDATESOURCE_COUNTER
AnnaBridge	145:64910690c574	1139	* @retval None
AnnaBridge	145:64910690c574	1140	*/
AnnaBridge	145:64910690c574	1141	__STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
AnnaBridge	145:64910690c574	1142	{
AnnaBridge	145:64910690c574	1143	MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
AnnaBridge	145:64910690c574	1144	}
AnnaBridge	145:64910690c574	1145
AnnaBridge	145:64910690c574	1146	/**
AnnaBridge	145:64910690c574	1147	* @brief Get actual event update source
AnnaBridge	145:64910690c574	1148	* @rmtoll CR1 URS LL_TIM_GetUpdateSource
AnnaBridge	145:64910690c574	1149	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1150	* @retval Returned value can be one of the following values:
AnnaBridge	145:64910690c574	1151	* @arg @ref LL_TIM_UPDATESOURCE_REGULAR
AnnaBridge	145:64910690c574	1152	* @arg @ref LL_TIM_UPDATESOURCE_COUNTER
AnnaBridge	145:64910690c574	1153	*/
AnnaBridge	145:64910690c574	1154	__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1155	{
AnnaBridge	145:64910690c574	1156	return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
AnnaBridge	145:64910690c574	1157	}
AnnaBridge	145:64910690c574	1158
AnnaBridge	145:64910690c574	1159	/**
AnnaBridge	145:64910690c574	1160	* @brief Set one pulse mode (one shot v.s. repetitive).
AnnaBridge	145:64910690c574	1161	* @rmtoll CR1 OPM LL_TIM_SetOnePulseMode
AnnaBridge	145:64910690c574	1162	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1163	* @param OnePulseMode This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1164	* @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
AnnaBridge	145:64910690c574	1165	* @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
AnnaBridge	145:64910690c574	1166	* @retval None
AnnaBridge	145:64910690c574	1167	*/
AnnaBridge	145:64910690c574	1168	__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
AnnaBridge	145:64910690c574	1169	{
AnnaBridge	145:64910690c574	1170	MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
AnnaBridge	145:64910690c574	1171	}
AnnaBridge	145:64910690c574	1172
AnnaBridge	145:64910690c574	1173	/**
AnnaBridge	145:64910690c574	1174	* @brief Get actual one pulse mode.
AnnaBridge	145:64910690c574	1175	* @rmtoll CR1 OPM LL_TIM_GetOnePulseMode
AnnaBridge	145:64910690c574	1176	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1177	* @retval Returned value can be one of the following values:
AnnaBridge	145:64910690c574	1178	* @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
AnnaBridge	145:64910690c574	1179	* @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
AnnaBridge	145:64910690c574	1180	*/
AnnaBridge	145:64910690c574	1181	__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1182	{
AnnaBridge	145:64910690c574	1183	return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
AnnaBridge	145:64910690c574	1184	}
AnnaBridge	145:64910690c574	1185
AnnaBridge	145:64910690c574	1186	/**
AnnaBridge	145:64910690c574	1187	* @brief Set the timer counter counting mode.
AnnaBridge	145:64910690c574	1188	* @note Macro @ref IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
AnnaBridge	145:64910690c574	1189	* check whether or not the counter mode selection feature is supported
AnnaBridge	145:64910690c574	1190	* by a timer instance.
AnnaBridge	145:64910690c574	1191	* @rmtoll CR1 DIR LL_TIM_SetCounterMode\n
AnnaBridge	145:64910690c574	1192	* CR1 CMS LL_TIM_SetCounterMode
AnnaBridge	145:64910690c574	1193	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1194	* @param CounterMode This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1195	* @arg @ref LL_TIM_COUNTERMODE_UP
AnnaBridge	145:64910690c574	1196	* @arg @ref LL_TIM_COUNTERMODE_DOWN
AnnaBridge	145:64910690c574	1197	* @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
AnnaBridge	145:64910690c574	1198	* @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
AnnaBridge	145:64910690c574	1199	* @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
AnnaBridge	145:64910690c574	1200	* @retval None
AnnaBridge	145:64910690c574	1201	*/
AnnaBridge	145:64910690c574	1202	__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
AnnaBridge	145:64910690c574	1203	{
AnnaBridge	145:64910690c574	1204	MODIFY_REG(TIMx->CR1, TIM_CR1_DIR \| TIM_CR1_CMS, CounterMode);
AnnaBridge	145:64910690c574	1205	}
AnnaBridge	145:64910690c574	1206
AnnaBridge	145:64910690c574	1207	/**
AnnaBridge	145:64910690c574	1208	* @brief Get actual counter mode.
AnnaBridge	145:64910690c574	1209	* @note Macro @ref IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
AnnaBridge	145:64910690c574	1210	* check whether or not the counter mode selection feature is supported
AnnaBridge	145:64910690c574	1211	* by a timer instance.
AnnaBridge	145:64910690c574	1212	* @rmtoll CR1 DIR LL_TIM_GetCounterMode\n
AnnaBridge	145:64910690c574	1213	* CR1 CMS LL_TIM_GetCounterMode
AnnaBridge	145:64910690c574	1214	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1215	* @retval Returned value can be one of the following values:
AnnaBridge	145:64910690c574	1216	* @arg @ref LL_TIM_COUNTERMODE_UP
AnnaBridge	145:64910690c574	1217	* @arg @ref LL_TIM_COUNTERMODE_DOWN
AnnaBridge	145:64910690c574	1218	* @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
AnnaBridge	145:64910690c574	1219	* @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
AnnaBridge	145:64910690c574	1220	* @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
AnnaBridge	145:64910690c574	1221	*/
AnnaBridge	145:64910690c574	1222	__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1223	{
AnnaBridge	145:64910690c574	1224	return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR \| TIM_CR1_CMS));
AnnaBridge	145:64910690c574	1225	}
AnnaBridge	145:64910690c574	1226
AnnaBridge	145:64910690c574	1227	/**
AnnaBridge	145:64910690c574	1228	* @brief Enable auto-reload (ARR) preload.
AnnaBridge	145:64910690c574	1229	* @rmtoll CR1 ARPE LL_TIM_EnableARRPreload
AnnaBridge	145:64910690c574	1230	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1231	* @retval None
AnnaBridge	145:64910690c574	1232	*/
AnnaBridge	145:64910690c574	1233	__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1234	{
AnnaBridge	145:64910690c574	1235	SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
AnnaBridge	145:64910690c574	1236	}
AnnaBridge	145:64910690c574	1237
AnnaBridge	145:64910690c574	1238	/**
AnnaBridge	145:64910690c574	1239	* @brief Disable auto-reload (ARR) preload.
AnnaBridge	145:64910690c574	1240	* @rmtoll CR1 ARPE LL_TIM_DisableARRPreload
AnnaBridge	145:64910690c574	1241	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1242	* @retval None
AnnaBridge	145:64910690c574	1243	*/
AnnaBridge	145:64910690c574	1244	__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1245	{
AnnaBridge	145:64910690c574	1246	CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
AnnaBridge	145:64910690c574	1247	}
AnnaBridge	145:64910690c574	1248
AnnaBridge	145:64910690c574	1249	/**
AnnaBridge	145:64910690c574	1250	* @brief Indicates whether auto-reload (ARR) preload is enabled.
AnnaBridge	145:64910690c574	1251	* @rmtoll CR1 ARPE LL_TIM_IsEnabledARRPreload
AnnaBridge	145:64910690c574	1252	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1253	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	1254	*/
AnnaBridge	145:64910690c574	1255	__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1256	{
AnnaBridge	145:64910690c574	1257	return (READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE));
AnnaBridge	145:64910690c574	1258	}
AnnaBridge	145:64910690c574	1259
AnnaBridge	145:64910690c574	1260	/**
AnnaBridge	145:64910690c574	1261	* @brief Set the division ratio between the timer clock and the sampling clock used by the dead-time generators (when supported) and the digital filters.
AnnaBridge	145:64910690c574	1262	* @note Macro @ref IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	1263	* whether or not the clock division feature is supported by the timer
AnnaBridge	145:64910690c574	1264	* instance.
AnnaBridge	145:64910690c574	1265	* @rmtoll CR1 CKD LL_TIM_SetClockDivision
AnnaBridge	145:64910690c574	1266	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1267	* @param ClockDivision This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1268	* @arg @ref LL_TIM_CLOCKDIVISION_DIV1
AnnaBridge	145:64910690c574	1269	* @arg @ref LL_TIM_CLOCKDIVISION_DIV2
AnnaBridge	145:64910690c574	1270	* @arg @ref LL_TIM_CLOCKDIVISION_DIV4
AnnaBridge	145:64910690c574	1271	* @retval None
AnnaBridge	145:64910690c574	1272	*/
AnnaBridge	145:64910690c574	1273	__STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
AnnaBridge	145:64910690c574	1274	{
AnnaBridge	145:64910690c574	1275	MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
AnnaBridge	145:64910690c574	1276	}
AnnaBridge	145:64910690c574	1277
AnnaBridge	145:64910690c574	1278	/**
AnnaBridge	145:64910690c574	1279	* @brief Get the actual division ratio between the timer clock and the sampling clock used by the dead-time generators (when supported) and the digital filters.
AnnaBridge	145:64910690c574	1280	* @note Macro @ref IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	1281	* whether or not the clock division feature is supported by the timer
AnnaBridge	145:64910690c574	1282	* instance.
AnnaBridge	145:64910690c574	1283	* @rmtoll CR1 CKD LL_TIM_GetClockDivision
AnnaBridge	145:64910690c574	1284	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1285	* @retval Returned value can be one of the following values:
AnnaBridge	145:64910690c574	1286	* @arg @ref LL_TIM_CLOCKDIVISION_DIV1
AnnaBridge	145:64910690c574	1287	* @arg @ref LL_TIM_CLOCKDIVISION_DIV2
AnnaBridge	145:64910690c574	1288	* @arg @ref LL_TIM_CLOCKDIVISION_DIV4
AnnaBridge	145:64910690c574	1289	*/
AnnaBridge	145:64910690c574	1290	__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1291	{
AnnaBridge	145:64910690c574	1292	return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
AnnaBridge	145:64910690c574	1293	}
AnnaBridge	145:64910690c574	1294
AnnaBridge	145:64910690c574	1295	/**
AnnaBridge	145:64910690c574	1296	* @brief Set the counter value.
AnnaBridge	145:64910690c574	1297	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	1298	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	1299	* @rmtoll CNT CNT LL_TIM_SetCounter
AnnaBridge	145:64910690c574	1300	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1301	* @param Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
AnnaBridge	145:64910690c574	1302	* @retval None
AnnaBridge	145:64910690c574	1303	*/
AnnaBridge	145:64910690c574	1304	__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
AnnaBridge	145:64910690c574	1305	{
AnnaBridge	145:64910690c574	1306	WRITE_REG(TIMx->CNT, Counter);
AnnaBridge	145:64910690c574	1307	}
AnnaBridge	145:64910690c574	1308
AnnaBridge	145:64910690c574	1309	/**
AnnaBridge	145:64910690c574	1310	* @brief Get the counter value.
AnnaBridge	145:64910690c574	1311	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	1312	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	1313	* @rmtoll CNT CNT LL_TIM_GetCounter
AnnaBridge	145:64910690c574	1314	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1315	* @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
AnnaBridge	145:64910690c574	1316	*/
AnnaBridge	145:64910690c574	1317	__STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1318	{
AnnaBridge	145:64910690c574	1319	return (uint32_t)(READ_REG(TIMx->CNT));
AnnaBridge	145:64910690c574	1320	}
AnnaBridge	145:64910690c574	1321
AnnaBridge	145:64910690c574	1322	/**
AnnaBridge	145:64910690c574	1323	* @brief Get the current direction of the counter
AnnaBridge	145:64910690c574	1324	* @rmtoll CR1 DIR LL_TIM_GetDirection
AnnaBridge	145:64910690c574	1325	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1326	* @retval Returned value can be one of the following values:
AnnaBridge	145:64910690c574	1327	* @arg @ref LL_TIM_COUNTERDIRECTION_UP
AnnaBridge	145:64910690c574	1328	* @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
AnnaBridge	145:64910690c574	1329	*/
AnnaBridge	145:64910690c574	1330	__STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1331	{
AnnaBridge	145:64910690c574	1332	return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
AnnaBridge	145:64910690c574	1333	}
AnnaBridge	145:64910690c574	1334
AnnaBridge	145:64910690c574	1335	/**
AnnaBridge	145:64910690c574	1336	* @brief Set the prescaler value.
AnnaBridge	145:64910690c574	1337	* @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
AnnaBridge	145:64910690c574	1338	* @note The prescaler can be changed on the fly as this control register is buffered. The new
AnnaBridge	145:64910690c574	1339	* prescaler ratio is taken into account at the next update event.
AnnaBridge	145:64910690c574	1340	* @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
AnnaBridge	145:64910690c574	1341	* @rmtoll PSC PSC LL_TIM_SetPrescaler
AnnaBridge	145:64910690c574	1342	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1343	* @param Prescaler between Min_Data=0 and Max_Data=65535
AnnaBridge	145:64910690c574	1344	* @retval None
AnnaBridge	145:64910690c574	1345	*/
AnnaBridge	145:64910690c574	1346	__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
AnnaBridge	145:64910690c574	1347	{
AnnaBridge	145:64910690c574	1348	WRITE_REG(TIMx->PSC, Prescaler);
AnnaBridge	145:64910690c574	1349	}
AnnaBridge	145:64910690c574	1350
AnnaBridge	145:64910690c574	1351	/**
AnnaBridge	145:64910690c574	1352	* @brief Get the prescaler value.
AnnaBridge	145:64910690c574	1353	* @rmtoll PSC PSC LL_TIM_GetPrescaler
AnnaBridge	145:64910690c574	1354	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1355	* @retval Prescaler value between Min_Data=0 and Max_Data=65535
AnnaBridge	145:64910690c574	1356	*/
AnnaBridge	145:64910690c574	1357	__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1358	{
AnnaBridge	145:64910690c574	1359	return (uint32_t)(READ_REG(TIMx->PSC));
AnnaBridge	145:64910690c574	1360	}
AnnaBridge	145:64910690c574	1361
AnnaBridge	145:64910690c574	1362	/**
AnnaBridge	145:64910690c574	1363	* @brief Set the auto-reload value.
AnnaBridge	145:64910690c574	1364	* @note The counter is blocked while the auto-reload value is null.
AnnaBridge	145:64910690c574	1365	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	1366	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	1367	* @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
AnnaBridge	145:64910690c574	1368	* @rmtoll ARR ARR LL_TIM_SetAutoReload
AnnaBridge	145:64910690c574	1369	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1370	* @param AutoReload between Min_Data=0 and Max_Data=65535
AnnaBridge	145:64910690c574	1371	* @retval None
AnnaBridge	145:64910690c574	1372	*/
AnnaBridge	145:64910690c574	1373	__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
AnnaBridge	145:64910690c574	1374	{
AnnaBridge	145:64910690c574	1375	WRITE_REG(TIMx->ARR, AutoReload);
AnnaBridge	145:64910690c574	1376	}
AnnaBridge	145:64910690c574	1377
AnnaBridge	145:64910690c574	1378	/**
AnnaBridge	145:64910690c574	1379	* @brief Get the auto-reload value.
AnnaBridge	145:64910690c574	1380	* @rmtoll ARR ARR LL_TIM_GetAutoReload
AnnaBridge	145:64910690c574	1381	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	1382	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	1383	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1384	* @retval Auto-reload value
AnnaBridge	145:64910690c574	1385	*/
AnnaBridge	145:64910690c574	1386	__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1387	{
AnnaBridge	145:64910690c574	1388	return (uint32_t)(READ_REG(TIMx->ARR));
AnnaBridge	145:64910690c574	1389	}
AnnaBridge	145:64910690c574	1390
AnnaBridge	145:64910690c574	1391	/**
AnnaBridge	145:64910690c574	1392	* @brief Set the repetition counter value.
AnnaBridge	145:64910690c574	1393	* @note Macro @ref IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	1394	* whether or not a timer instance supports a repetition counter.
AnnaBridge	145:64910690c574	1395	* @rmtoll RCR REP LL_TIM_SetRepetitionCounter
AnnaBridge	145:64910690c574	1396	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1397	* @param RepetitionCounter between Min_Data=0 and Max_Data=255
AnnaBridge	145:64910690c574	1398	* @retval None
AnnaBridge	145:64910690c574	1399	*/
AnnaBridge	145:64910690c574	1400	__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
AnnaBridge	145:64910690c574	1401	{
AnnaBridge	145:64910690c574	1402	WRITE_REG(TIMx->RCR, RepetitionCounter);
AnnaBridge	145:64910690c574	1403	}
AnnaBridge	145:64910690c574	1404
AnnaBridge	145:64910690c574	1405	/**
AnnaBridge	145:64910690c574	1406	* @brief Get the repetition counter value.
AnnaBridge	145:64910690c574	1407	* @note Macro @ref IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	1408	* whether or not a timer instance supports a repetition counter.
AnnaBridge	145:64910690c574	1409	* @rmtoll RCR REP LL_TIM_GetRepetitionCounter
AnnaBridge	145:64910690c574	1410	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1411	* @retval Repetition counter value
AnnaBridge	145:64910690c574	1412	*/
AnnaBridge	145:64910690c574	1413	__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1414	{
AnnaBridge	145:64910690c574	1415	return (uint32_t)(READ_REG(TIMx->RCR));
AnnaBridge	145:64910690c574	1416	}
AnnaBridge	145:64910690c574	1417
AnnaBridge	145:64910690c574	1418	/**
AnnaBridge	145:64910690c574	1419	* @}
AnnaBridge	145:64910690c574	1420	*/
AnnaBridge	145:64910690c574	1421
AnnaBridge	145:64910690c574	1422	/** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
AnnaBridge	145:64910690c574	1423	* @{
AnnaBridge	145:64910690c574	1424	*/
AnnaBridge	145:64910690c574	1425	/**
AnnaBridge	145:64910690c574	1426	* @brief Enable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
AnnaBridge	145:64910690c574	1427	* @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,
AnnaBridge	145:64910690c574	1428	* they are updated only when a commutation event (COM) occurs.
AnnaBridge	145:64910690c574	1429	* @note Only on channels that have a complementary output.
AnnaBridge	145:64910690c574	1430	* @note Macro @ref IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	1431	* whether or not a timer instance is able to generate a commutation event.
AnnaBridge	145:64910690c574	1432	* @rmtoll CR2 CCPC LL_TIM_CC_EnablePreload
AnnaBridge	145:64910690c574	1433	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1434	* @retval None
AnnaBridge	145:64910690c574	1435	*/
AnnaBridge	145:64910690c574	1436	__STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1437	{
AnnaBridge	145:64910690c574	1438	SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
AnnaBridge	145:64910690c574	1439	}
AnnaBridge	145:64910690c574	1440
AnnaBridge	145:64910690c574	1441	/**
AnnaBridge	145:64910690c574	1442	* @brief Disable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
AnnaBridge	145:64910690c574	1443	* @note Macro @ref IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	1444	* whether or not a timer instance is able to generate a commutation event.
AnnaBridge	145:64910690c574	1445	* @rmtoll CR2 CCPC LL_TIM_CC_DisablePreload
AnnaBridge	145:64910690c574	1446	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1447	* @retval None
AnnaBridge	145:64910690c574	1448	*/
AnnaBridge	145:64910690c574	1449	__STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1450	{
AnnaBridge	145:64910690c574	1451	CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC);
AnnaBridge	145:64910690c574	1452	}
AnnaBridge	145:64910690c574	1453
AnnaBridge	145:64910690c574	1454	/**
AnnaBridge	145:64910690c574	1455	* @brief Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).
AnnaBridge	145:64910690c574	1456	* @note Macro @ref IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	1457	* whether or not a timer instance is able to generate a commutation event.
AnnaBridge	145:64910690c574	1458	* @rmtoll CR2 CCUS LL_TIM_CC_SetUpdate
AnnaBridge	145:64910690c574	1459	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1460	* @param CCUpdateSource This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1461	* @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY
AnnaBridge	145:64910690c574	1462	* @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
AnnaBridge	145:64910690c574	1463	* @retval None
AnnaBridge	145:64910690c574	1464	*/
AnnaBridge	145:64910690c574	1465	__STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
AnnaBridge	145:64910690c574	1466	{
AnnaBridge	145:64910690c574	1467	MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
AnnaBridge	145:64910690c574	1468	}
AnnaBridge	145:64910690c574	1469
AnnaBridge	145:64910690c574	1470	/**
AnnaBridge	145:64910690c574	1471	* @brief Set the trigger of the capture/compare DMA request.
AnnaBridge	145:64910690c574	1472	* @rmtoll CR2 CCDS LL_TIM_CC_SetDMAReqTrigger
AnnaBridge	145:64910690c574	1473	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1474	* @param DMAReqTrigger This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1475	* @arg @ref LL_TIM_CCDMAREQUEST_CC
AnnaBridge	145:64910690c574	1476	* @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
AnnaBridge	145:64910690c574	1477	* @retval None
AnnaBridge	145:64910690c574	1478	*/
AnnaBridge	145:64910690c574	1479	__STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
AnnaBridge	145:64910690c574	1480	{
AnnaBridge	145:64910690c574	1481	MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
AnnaBridge	145:64910690c574	1482	}
AnnaBridge	145:64910690c574	1483
AnnaBridge	145:64910690c574	1484	/**
AnnaBridge	145:64910690c574	1485	* @brief Get actual trigger of the capture/compare DMA request.
AnnaBridge	145:64910690c574	1486	* @rmtoll CR2 CCDS LL_TIM_CC_GetDMAReqTrigger
AnnaBridge	145:64910690c574	1487	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1488	* @retval Returned value can be one of the following values:
AnnaBridge	145:64910690c574	1489	* @arg @ref LL_TIM_CCDMAREQUEST_CC
AnnaBridge	145:64910690c574	1490	* @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
AnnaBridge	145:64910690c574	1491	*/
AnnaBridge	145:64910690c574	1492	__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	1493	{
AnnaBridge	145:64910690c574	1494	return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
AnnaBridge	145:64910690c574	1495	}
AnnaBridge	145:64910690c574	1496
AnnaBridge	145:64910690c574	1497	/**
AnnaBridge	145:64910690c574	1498	* @brief Set the lock level to freeze the
AnnaBridge	145:64910690c574	1499	* configuration of several capture/compare parameters.
AnnaBridge	145:64910690c574	1500	* @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	1501	* the lock mechanism is supported by a timer instance.
AnnaBridge	145:64910690c574	1502	* @rmtoll BDTR LOCK LL_TIM_CC_SetLockLevel
AnnaBridge	145:64910690c574	1503	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1504	* @param LockLevel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1505	* @arg @ref LL_TIM_LOCKLEVEL_OFF
AnnaBridge	145:64910690c574	1506	* @arg @ref LL_TIM_LOCKLEVEL_1
AnnaBridge	145:64910690c574	1507	* @arg @ref LL_TIM_LOCKLEVEL_2
AnnaBridge	145:64910690c574	1508	* @arg @ref LL_TIM_LOCKLEVEL_3
AnnaBridge	145:64910690c574	1509	* @retval None
AnnaBridge	145:64910690c574	1510	*/
AnnaBridge	145:64910690c574	1511	__STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)
AnnaBridge	145:64910690c574	1512	{
AnnaBridge	145:64910690c574	1513	MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel);
AnnaBridge	145:64910690c574	1514	}
AnnaBridge	145:64910690c574	1515
AnnaBridge	145:64910690c574	1516	/**
AnnaBridge	145:64910690c574	1517	* @brief Enable capture/compare channels.
AnnaBridge	145:64910690c574	1518	* @rmtoll CCER CC1E LL_TIM_CC_EnableChannel\n
AnnaBridge	145:64910690c574	1519	* CCER CC1NE LL_TIM_CC_EnableChannel\n
AnnaBridge	145:64910690c574	1520	* CCER CC2E LL_TIM_CC_EnableChannel\n
AnnaBridge	145:64910690c574	1521	* CCER CC2NE LL_TIM_CC_EnableChannel\n
AnnaBridge	145:64910690c574	1522	* CCER CC3E LL_TIM_CC_EnableChannel\n
AnnaBridge	145:64910690c574	1523	* CCER CC3NE LL_TIM_CC_EnableChannel\n
AnnaBridge	145:64910690c574	1524	* CCER CC4E LL_TIM_CC_EnableChannel
AnnaBridge	145:64910690c574	1525	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1526	* @param Channels This parameter can be a combination of the following values:
AnnaBridge	145:64910690c574	1527	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1528	* @arg @ref LL_TIM_CHANNEL_CH1N
AnnaBridge	145:64910690c574	1529	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1530	* @arg @ref LL_TIM_CHANNEL_CH2N
AnnaBridge	145:64910690c574	1531	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1532	* @arg @ref LL_TIM_CHANNEL_CH3N
AnnaBridge	145:64910690c574	1533	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1534	* @retval None
AnnaBridge	145:64910690c574	1535	*/
AnnaBridge	145:64910690c574	1536	__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
AnnaBridge	145:64910690c574	1537	{
AnnaBridge	145:64910690c574	1538	SET_BIT(TIMx->CCER, Channels);
AnnaBridge	145:64910690c574	1539	}
AnnaBridge	145:64910690c574	1540
AnnaBridge	145:64910690c574	1541	/**
AnnaBridge	145:64910690c574	1542	* @brief Disable capture/compare channels.
AnnaBridge	145:64910690c574	1543	* @rmtoll CCER CC1E LL_TIM_CC_DisableChannel\n
AnnaBridge	145:64910690c574	1544	* CCER CC1NE LL_TIM_CC_DisableChannel\n
AnnaBridge	145:64910690c574	1545	* CCER CC2E LL_TIM_CC_DisableChannel\n
AnnaBridge	145:64910690c574	1546	* CCER CC2NE LL_TIM_CC_DisableChannel\n
AnnaBridge	145:64910690c574	1547	* CCER CC3E LL_TIM_CC_DisableChannel\n
AnnaBridge	145:64910690c574	1548	* CCER CC3NE LL_TIM_CC_DisableChannel\n
AnnaBridge	145:64910690c574	1549	* CCER CC4E LL_TIM_CC_DisableChannel
AnnaBridge	145:64910690c574	1550	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1551	* @param Channels This parameter can be a combination of the following values:
AnnaBridge	145:64910690c574	1552	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1553	* @arg @ref LL_TIM_CHANNEL_CH1N
AnnaBridge	145:64910690c574	1554	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1555	* @arg @ref LL_TIM_CHANNEL_CH2N
AnnaBridge	145:64910690c574	1556	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1557	* @arg @ref LL_TIM_CHANNEL_CH3N
AnnaBridge	145:64910690c574	1558	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1559	* @retval None
AnnaBridge	145:64910690c574	1560	*/
AnnaBridge	145:64910690c574	1561	__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
AnnaBridge	145:64910690c574	1562	{
AnnaBridge	145:64910690c574	1563	CLEAR_BIT(TIMx->CCER, Channels);
AnnaBridge	145:64910690c574	1564	}
AnnaBridge	145:64910690c574	1565
AnnaBridge	145:64910690c574	1566	/**
AnnaBridge	145:64910690c574	1567	* @brief Indicate whether channel(s) is(are) enabled.
AnnaBridge	145:64910690c574	1568	* @rmtoll CCER CC1E LL_TIM_CC_IsEnabledChannel\n
AnnaBridge	145:64910690c574	1569	* CCER CC1NE LL_TIM_CC_IsEnabledChannel\n
AnnaBridge	145:64910690c574	1570	* CCER CC2E LL_TIM_CC_IsEnabledChannel\n
AnnaBridge	145:64910690c574	1571	* CCER CC2NE LL_TIM_CC_IsEnabledChannel\n
AnnaBridge	145:64910690c574	1572	* CCER CC3E LL_TIM_CC_IsEnabledChannel\n
AnnaBridge	145:64910690c574	1573	* CCER CC3NE LL_TIM_CC_IsEnabledChannel\n
AnnaBridge	145:64910690c574	1574	* CCER CC4E LL_TIM_CC_IsEnabledChannel
AnnaBridge	145:64910690c574	1575	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1576	* @param Channels This parameter can be a combination of the following values:
AnnaBridge	145:64910690c574	1577	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1578	* @arg @ref LL_TIM_CHANNEL_CH1N
AnnaBridge	145:64910690c574	1579	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1580	* @arg @ref LL_TIM_CHANNEL_CH2N
AnnaBridge	145:64910690c574	1581	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1582	* @arg @ref LL_TIM_CHANNEL_CH3N
AnnaBridge	145:64910690c574	1583	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1584	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	1585	*/
AnnaBridge	145:64910690c574	1586	__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
AnnaBridge	145:64910690c574	1587	{
AnnaBridge	145:64910690c574	1588	return (READ_BIT(TIMx->CCER, Channels) == (Channels));
AnnaBridge	145:64910690c574	1589	}
AnnaBridge	145:64910690c574	1590
AnnaBridge	145:64910690c574	1591	/**
AnnaBridge	145:64910690c574	1592	* @}
AnnaBridge	145:64910690c574	1593	*/
AnnaBridge	145:64910690c574	1594
AnnaBridge	145:64910690c574	1595	/** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
AnnaBridge	145:64910690c574	1596	* @{
AnnaBridge	145:64910690c574	1597	*/
AnnaBridge	145:64910690c574	1598	/**
AnnaBridge	145:64910690c574	1599	* @brief Configure an output channel.
AnnaBridge	145:64910690c574	1600	* @rmtoll CCMR1 CC1S LL_TIM_OC_ConfigOutput\n
AnnaBridge	145:64910690c574	1601	* CCMR1 CC2S LL_TIM_OC_ConfigOutput\n
AnnaBridge	145:64910690c574	1602	* CCMR2 CC3S LL_TIM_OC_ConfigOutput\n
AnnaBridge	145:64910690c574	1603	* CCMR2 CC4S LL_TIM_OC_ConfigOutput\n
AnnaBridge	145:64910690c574	1604	* CCER CC1P LL_TIM_OC_ConfigOutput\n
AnnaBridge	145:64910690c574	1605	* CCER CC2P LL_TIM_OC_ConfigOutput\n
AnnaBridge	145:64910690c574	1606	* CCER CC3P LL_TIM_OC_ConfigOutput\n
AnnaBridge	145:64910690c574	1607	* CCER CC4P LL_TIM_OC_ConfigOutput\n
AnnaBridge	145:64910690c574	1608	* CR2 OIS1 LL_TIM_OC_ConfigOutput\n
AnnaBridge	145:64910690c574	1609	* CR2 OIS2 LL_TIM_OC_ConfigOutput\n
AnnaBridge	145:64910690c574	1610	* CR2 OIS3 LL_TIM_OC_ConfigOutput\n
AnnaBridge	145:64910690c574	1611	* CR2 OIS4 LL_TIM_OC_ConfigOutput
AnnaBridge	145:64910690c574	1612	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1613	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1614	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1615	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1616	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1617	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1618	* @param Configuration This parameter must be a combination of all the following values:
AnnaBridge	145:64910690c574	1619	* @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
AnnaBridge	145:64910690c574	1620	* @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH
AnnaBridge	145:64910690c574	1621	* @retval None
AnnaBridge	145:64910690c574	1622	*/
AnnaBridge	145:64910690c574	1623	__STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
AnnaBridge	145:64910690c574	1624	{
AnnaBridge	145:64910690c574	1625	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1626	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	1627	CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
AnnaBridge	145:64910690c574	1628	MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
AnnaBridge	145:64910690c574	1629	(Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
AnnaBridge	145:64910690c574	1630	MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),
AnnaBridge	145:64910690c574	1631	(Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]);
AnnaBridge	145:64910690c574	1632	}
AnnaBridge	145:64910690c574	1633
AnnaBridge	145:64910690c574	1634	/**
AnnaBridge	145:64910690c574	1635	* @brief Define the behavior of the output reference signal OCxREF from which
AnnaBridge	145:64910690c574	1636	* OCx and OCxN (when relevant) are derived.
AnnaBridge	145:64910690c574	1637	* @rmtoll CCMR1 OC1M LL_TIM_OC_SetMode\n
AnnaBridge	145:64910690c574	1638	* CCMR1 OC2M LL_TIM_OC_SetMode\n
AnnaBridge	145:64910690c574	1639	* CCMR2 OC3M LL_TIM_OC_SetMode\n
AnnaBridge	145:64910690c574	1640	* CCMR2 OC4M LL_TIM_OC_SetMode
AnnaBridge	145:64910690c574	1641	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1642	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1643	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1644	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1645	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1646	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1647	* @param Mode This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1648	* @arg @ref LL_TIM_OCMODE_FROZEN
AnnaBridge	145:64910690c574	1649	* @arg @ref LL_TIM_OCMODE_ACTIVE
AnnaBridge	145:64910690c574	1650	* @arg @ref LL_TIM_OCMODE_INACTIVE
AnnaBridge	145:64910690c574	1651	* @arg @ref LL_TIM_OCMODE_TOGGLE
AnnaBridge	145:64910690c574	1652	* @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
AnnaBridge	145:64910690c574	1653	* @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
AnnaBridge	145:64910690c574	1654	* @arg @ref LL_TIM_OCMODE_PWM1
AnnaBridge	145:64910690c574	1655	* @arg @ref LL_TIM_OCMODE_PWM2
AnnaBridge	145:64910690c574	1656	* @retval None
AnnaBridge	145:64910690c574	1657	*/
AnnaBridge	145:64910690c574	1658	__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
AnnaBridge	145:64910690c574	1659	{
AnnaBridge	145:64910690c574	1660	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1661	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	1662	MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M \| TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
AnnaBridge	145:64910690c574	1663	}
AnnaBridge	145:64910690c574	1664
AnnaBridge	145:64910690c574	1665	/**
AnnaBridge	145:64910690c574	1666	* @brief Get the output compare mode of an output channel.
AnnaBridge	145:64910690c574	1667	* @rmtoll CCMR1 OC1M LL_TIM_OC_GetMode\n
AnnaBridge	145:64910690c574	1668	* CCMR1 OC2M LL_TIM_OC_GetMode\n
AnnaBridge	145:64910690c574	1669	* CCMR2 OC3M LL_TIM_OC_GetMode\n
AnnaBridge	145:64910690c574	1670	* CCMR2 OC4M LL_TIM_OC_GetMode
AnnaBridge	145:64910690c574	1671	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1672	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1673	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1674	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1675	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1676	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1677	* @retval Returned value can be one of the following values:
AnnaBridge	145:64910690c574	1678	* @arg @ref LL_TIM_OCMODE_FROZEN
AnnaBridge	145:64910690c574	1679	* @arg @ref LL_TIM_OCMODE_ACTIVE
AnnaBridge	145:64910690c574	1680	* @arg @ref LL_TIM_OCMODE_INACTIVE
AnnaBridge	145:64910690c574	1681	* @arg @ref LL_TIM_OCMODE_TOGGLE
AnnaBridge	145:64910690c574	1682	* @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
AnnaBridge	145:64910690c574	1683	* @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
AnnaBridge	145:64910690c574	1684	* @arg @ref LL_TIM_OCMODE_PWM1
AnnaBridge	145:64910690c574	1685	* @arg @ref LL_TIM_OCMODE_PWM2
AnnaBridge	145:64910690c574	1686	*/
AnnaBridge	145:64910690c574	1687	__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	1688	{
AnnaBridge	145:64910690c574	1689	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1690	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	1691	return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M \| TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIFT_TAB_OCxx[iChannel]);
AnnaBridge	145:64910690c574	1692	}
AnnaBridge	145:64910690c574	1693
AnnaBridge	145:64910690c574	1694	/**
AnnaBridge	145:64910690c574	1695	* @brief Set the polarity of an output channel.
AnnaBridge	145:64910690c574	1696	* @rmtoll CCER CC1P LL_TIM_OC_SetPolarity\n
AnnaBridge	145:64910690c574	1697	* CCER CC1NP LL_TIM_OC_SetPolarity\n
AnnaBridge	145:64910690c574	1698	* CCER CC2P LL_TIM_OC_SetPolarity\n
AnnaBridge	145:64910690c574	1699	* CCER CC2NP LL_TIM_OC_SetPolarity\n
AnnaBridge	145:64910690c574	1700	* CCER CC3P LL_TIM_OC_SetPolarity\n
AnnaBridge	145:64910690c574	1701	* CCER CC3NP LL_TIM_OC_SetPolarity\n
AnnaBridge	145:64910690c574	1702	* CCER CC4P LL_TIM_OC_SetPolarity
AnnaBridge	145:64910690c574	1703	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1704	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1705	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1706	* @arg @ref LL_TIM_CHANNEL_CH1N
AnnaBridge	145:64910690c574	1707	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1708	* @arg @ref LL_TIM_CHANNEL_CH2N
AnnaBridge	145:64910690c574	1709	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1710	* @arg @ref LL_TIM_CHANNEL_CH3N
AnnaBridge	145:64910690c574	1711	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1712	* @param Polarity This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1713	* @arg @ref LL_TIM_OCPOLARITY_HIGH
AnnaBridge	145:64910690c574	1714	* @arg @ref LL_TIM_OCPOLARITY_LOW
AnnaBridge	145:64910690c574	1715	* @retval None
AnnaBridge	145:64910690c574	1716	*/
AnnaBridge	145:64910690c574	1717	__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
AnnaBridge	145:64910690c574	1718	{
AnnaBridge	145:64910690c574	1719	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1720	MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]), Polarity << SHIFT_TAB_CCxP[iChannel]);
AnnaBridge	145:64910690c574	1721	}
AnnaBridge	145:64910690c574	1722
AnnaBridge	145:64910690c574	1723	/**
AnnaBridge	145:64910690c574	1724	* @brief Get the polarity of an output channel.
AnnaBridge	145:64910690c574	1725	* @rmtoll CCER CC1P LL_TIM_OC_GetPolarity\n
AnnaBridge	145:64910690c574	1726	* CCER CC1NP LL_TIM_OC_GetPolarity\n
AnnaBridge	145:64910690c574	1727	* CCER CC2P LL_TIM_OC_GetPolarity\n
AnnaBridge	145:64910690c574	1728	* CCER CC2NP LL_TIM_OC_GetPolarity\n
AnnaBridge	145:64910690c574	1729	* CCER CC3P LL_TIM_OC_GetPolarity\n
AnnaBridge	145:64910690c574	1730	* CCER CC3NP LL_TIM_OC_GetPolarity\n
AnnaBridge	145:64910690c574	1731	* CCER CC4P LL_TIM_OC_GetPolarity
AnnaBridge	145:64910690c574	1732	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1733	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1734	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1735	* @arg @ref LL_TIM_CHANNEL_CH1N
AnnaBridge	145:64910690c574	1736	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1737	* @arg @ref LL_TIM_CHANNEL_CH2N
AnnaBridge	145:64910690c574	1738	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1739	* @arg @ref LL_TIM_CHANNEL_CH3N
AnnaBridge	145:64910690c574	1740	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1741	* @retval Returned value can be one of the following values:
AnnaBridge	145:64910690c574	1742	* @arg @ref LL_TIM_OCPOLARITY_HIGH
AnnaBridge	145:64910690c574	1743	* @arg @ref LL_TIM_OCPOLARITY_LOW
AnnaBridge	145:64910690c574	1744	*/
AnnaBridge	145:64910690c574	1745	__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	1746	{
AnnaBridge	145:64910690c574	1747	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1748	return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChannel]);
AnnaBridge	145:64910690c574	1749	}
AnnaBridge	145:64910690c574	1750
AnnaBridge	145:64910690c574	1751	/**
AnnaBridge	145:64910690c574	1752	* @brief Set the IDLE state of an output channel
AnnaBridge	145:64910690c574	1753	* @note This function is significant only for the timer instances
AnnaBridge	145:64910690c574	1754	* supporting the break feature. Macro @ref IS_TIM_BREAK_INSTANCE(TIMx)
AnnaBridge	145:64910690c574	1755	* can be used to check whether or not a timer instance provides
AnnaBridge	145:64910690c574	1756	* a break input.
AnnaBridge	145:64910690c574	1757	* @rmtoll CR2 OIS1 LL_TIM_OC_SetIdleState\n
AnnaBridge	145:64910690c574	1758	* CR2 OIS1N LL_TIM_OC_SetIdleState\n
AnnaBridge	145:64910690c574	1759	* CR2 OIS2 LL_TIM_OC_SetIdleState\n
AnnaBridge	145:64910690c574	1760	* CR2 OIS2N LL_TIM_OC_SetIdleState\n
AnnaBridge	145:64910690c574	1761	* CR2 OIS3 LL_TIM_OC_SetIdleState\n
AnnaBridge	145:64910690c574	1762	* CR2 OIS3N LL_TIM_OC_SetIdleState\n
AnnaBridge	145:64910690c574	1763	* CR2 OIS4 LL_TIM_OC_SetIdleState
AnnaBridge	145:64910690c574	1764	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1765	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1766	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1767	* @arg @ref LL_TIM_CHANNEL_CH1N
AnnaBridge	145:64910690c574	1768	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1769	* @arg @ref LL_TIM_CHANNEL_CH2N
AnnaBridge	145:64910690c574	1770	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1771	* @arg @ref LL_TIM_CHANNEL_CH3N
AnnaBridge	145:64910690c574	1772	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1773	* @param IdleState This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1774	* @arg @ref LL_TIM_OCIDLESTATE_LOW
AnnaBridge	145:64910690c574	1775	* @arg @ref LL_TIM_OCIDLESTATE_HIGH
AnnaBridge	145:64910690c574	1776	* @retval None
AnnaBridge	145:64910690c574	1777	*/
AnnaBridge	145:64910690c574	1778	__STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)
AnnaBridge	145:64910690c574	1779	{
AnnaBridge	145:64910690c574	1780	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1781	MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]), IdleState << SHIFT_TAB_OISx[iChannel]);
AnnaBridge	145:64910690c574	1782	}
AnnaBridge	145:64910690c574	1783
AnnaBridge	145:64910690c574	1784	/**
AnnaBridge	145:64910690c574	1785	* @brief Get the IDLE state of an output channel
AnnaBridge	145:64910690c574	1786	* @rmtoll CR2 OIS1 LL_TIM_OC_GetIdleState\n
AnnaBridge	145:64910690c574	1787	* CR2 OIS1N LL_TIM_OC_GetIdleState\n
AnnaBridge	145:64910690c574	1788	* CR2 OIS2 LL_TIM_OC_GetIdleState\n
AnnaBridge	145:64910690c574	1789	* CR2 OIS2N LL_TIM_OC_GetIdleState\n
AnnaBridge	145:64910690c574	1790	* CR2 OIS3 LL_TIM_OC_GetIdleState\n
AnnaBridge	145:64910690c574	1791	* CR2 OIS3N LL_TIM_OC_GetIdleState\n
AnnaBridge	145:64910690c574	1792	* CR2 OIS4 LL_TIM_OC_GetIdleState
AnnaBridge	145:64910690c574	1793	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1794	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1795	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1796	* @arg @ref LL_TIM_CHANNEL_CH1N
AnnaBridge	145:64910690c574	1797	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1798	* @arg @ref LL_TIM_CHANNEL_CH2N
AnnaBridge	145:64910690c574	1799	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1800	* @arg @ref LL_TIM_CHANNEL_CH3N
AnnaBridge	145:64910690c574	1801	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1802	* @retval Returned value can be one of the following values:
AnnaBridge	145:64910690c574	1803	* @arg @ref LL_TIM_OCIDLESTATE_LOW
AnnaBridge	145:64910690c574	1804	* @arg @ref LL_TIM_OCIDLESTATE_HIGH
AnnaBridge	145:64910690c574	1805	*/
AnnaBridge	145:64910690c574	1806	__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	1807	{
AnnaBridge	145:64910690c574	1808	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1809	return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChannel]);
AnnaBridge	145:64910690c574	1810	}
AnnaBridge	145:64910690c574	1811
AnnaBridge	145:64910690c574	1812	/**
AnnaBridge	145:64910690c574	1813	* @brief Enable fast mode for the output channel.
AnnaBridge	145:64910690c574	1814	* @note Acts only if the channel is configured in PWM1 or PWM2 mode.
AnnaBridge	145:64910690c574	1815	* @rmtoll CCMR1 OC1FE LL_TIM_OC_EnableFast\n
AnnaBridge	145:64910690c574	1816	* CCMR1 OC2FE LL_TIM_OC_EnableFast\n
AnnaBridge	145:64910690c574	1817	* CCMR2 OC3FE LL_TIM_OC_EnableFast\n
AnnaBridge	145:64910690c574	1818	* CCMR2 OC4FE LL_TIM_OC_EnableFast
AnnaBridge	145:64910690c574	1819	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1820	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1821	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1822	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1823	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1824	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1825	* @retval None
AnnaBridge	145:64910690c574	1826	*/
AnnaBridge	145:64910690c574	1827	__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	1828	{
AnnaBridge	145:64910690c574	1829	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1830	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	1831	SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
AnnaBridge	145:64910690c574	1832
AnnaBridge	145:64910690c574	1833	}
AnnaBridge	145:64910690c574	1834
AnnaBridge	145:64910690c574	1835	/**
AnnaBridge	145:64910690c574	1836	* @brief Disable fast mode for the output channel.
AnnaBridge	145:64910690c574	1837	* @rmtoll CCMR1 OC1FE LL_TIM_OC_DisableFast\n
AnnaBridge	145:64910690c574	1838	* CCMR1 OC2FE LL_TIM_OC_DisableFast\n
AnnaBridge	145:64910690c574	1839	* CCMR2 OC3FE LL_TIM_OC_DisableFast\n
AnnaBridge	145:64910690c574	1840	* CCMR2 OC4FE LL_TIM_OC_DisableFast
AnnaBridge	145:64910690c574	1841	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1842	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1843	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1844	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1845	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1846	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1847	* @retval None
AnnaBridge	145:64910690c574	1848	*/
AnnaBridge	145:64910690c574	1849	__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	1850	{
AnnaBridge	145:64910690c574	1851	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1852	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	1853	CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
AnnaBridge	145:64910690c574	1854
AnnaBridge	145:64910690c574	1855	}
AnnaBridge	145:64910690c574	1856
AnnaBridge	145:64910690c574	1857	/**
AnnaBridge	145:64910690c574	1858	* @brief Indicates whether fast mode is enabled for the output channel.
AnnaBridge	145:64910690c574	1859	* @rmtoll CCMR1 OC1FE LL_TIM_OC_IsEnabledFast\n
AnnaBridge	145:64910690c574	1860	* CCMR1 OC2FE LL_TIM_OC_IsEnabledFast\n
AnnaBridge	145:64910690c574	1861	* CCMR2 OC3FE LL_TIM_OC_IsEnabledFast\n
AnnaBridge	145:64910690c574	1862	* CCMR2 OC4FE LL_TIM_OC_IsEnabledFast\n
AnnaBridge	145:64910690c574	1863	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1864	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1865	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1866	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1867	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1868	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1869	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	1870	*/
AnnaBridge	145:64910690c574	1871	__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	1872	{
AnnaBridge	145:64910690c574	1873	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1874	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	1875	register uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
AnnaBridge	145:64910690c574	1876	return (READ_BIT(*pReg, bitfield) == bitfield);
AnnaBridge	145:64910690c574	1877	}
AnnaBridge	145:64910690c574	1878
AnnaBridge	145:64910690c574	1879	/**
AnnaBridge	145:64910690c574	1880	* @brief Enable compare register (TIMx_CCRx) preload for the output channel.
AnnaBridge	145:64910690c574	1881	* @rmtoll CCMR1 OC1PE LL_TIM_OC_EnablePreload\n
AnnaBridge	145:64910690c574	1882	* CCMR1 OC2PE LL_TIM_OC_EnablePreload\n
AnnaBridge	145:64910690c574	1883	* CCMR2 OC3PE LL_TIM_OC_EnablePreload\n
AnnaBridge	145:64910690c574	1884	* CCMR2 OC4PE LL_TIM_OC_EnablePreload
AnnaBridge	145:64910690c574	1885	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1886	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1887	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1888	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1889	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1890	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1891	* @retval None
AnnaBridge	145:64910690c574	1892	*/
AnnaBridge	145:64910690c574	1893	__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	1894	{
AnnaBridge	145:64910690c574	1895	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1896	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	1897	SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
AnnaBridge	145:64910690c574	1898	}
AnnaBridge	145:64910690c574	1899
AnnaBridge	145:64910690c574	1900	/**
AnnaBridge	145:64910690c574	1901	* @brief Disable compare register (TIMx_CCRx) preload for the output channel.
AnnaBridge	145:64910690c574	1902	* @rmtoll CCMR1 OC1PE LL_TIM_OC_DisablePreload\n
AnnaBridge	145:64910690c574	1903	* CCMR1 OC2PE LL_TIM_OC_DisablePreload\n
AnnaBridge	145:64910690c574	1904	* CCMR2 OC3PE LL_TIM_OC_DisablePreload\n
AnnaBridge	145:64910690c574	1905	* CCMR2 OC4PE LL_TIM_OC_DisablePreload
AnnaBridge	145:64910690c574	1906	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1907	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1908	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1909	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1910	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1911	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1912	* @retval None
AnnaBridge	145:64910690c574	1913	*/
AnnaBridge	145:64910690c574	1914	__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	1915	{
AnnaBridge	145:64910690c574	1916	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1917	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	1918	CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
AnnaBridge	145:64910690c574	1919	}
AnnaBridge	145:64910690c574	1920
AnnaBridge	145:64910690c574	1921	/**
AnnaBridge	145:64910690c574	1922	* @brief Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel.
AnnaBridge	145:64910690c574	1923	* @rmtoll CCMR1 OC1PE LL_TIM_OC_IsEnabledPreload\n
AnnaBridge	145:64910690c574	1924	* CCMR1 OC2PE LL_TIM_OC_IsEnabledPreload\n
AnnaBridge	145:64910690c574	1925	* CCMR2 OC3PE LL_TIM_OC_IsEnabledPreload\n
AnnaBridge	145:64910690c574	1926	* CCMR2 OC4PE LL_TIM_OC_IsEnabledPreload\n
AnnaBridge	145:64910690c574	1927	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1928	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1929	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1930	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1931	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1932	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1933	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	1934	*/
AnnaBridge	145:64910690c574	1935	__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	1936	{
AnnaBridge	145:64910690c574	1937	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1938	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	1939	register uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
AnnaBridge	145:64910690c574	1940	return (READ_BIT(*pReg, bitfield) == bitfield);
AnnaBridge	145:64910690c574	1941	}
AnnaBridge	145:64910690c574	1942
AnnaBridge	145:64910690c574	1943	/**
AnnaBridge	145:64910690c574	1944	* @brief Enable clearing the output channel on an external event.
AnnaBridge	145:64910690c574	1945	* @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode.
AnnaBridge	145:64910690c574	1946	* @note Macro @ref IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
AnnaBridge	145:64910690c574	1947	* or not a timer instance can clear the OCxREF signal on an external event.
AnnaBridge	145:64910690c574	1948	* @rmtoll CCMR1 OC1CE LL_TIM_OC_EnableClear\n
AnnaBridge	145:64910690c574	1949	* CCMR1 OC2CE LL_TIM_OC_EnableClear\n
AnnaBridge	145:64910690c574	1950	* CCMR2 OC3CE LL_TIM_OC_EnableClear\n
AnnaBridge	145:64910690c574	1951	* CCMR2 OC4CE LL_TIM_OC_EnableClear
AnnaBridge	145:64910690c574	1952	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1953	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1954	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1955	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1956	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1957	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1958	* @retval None
AnnaBridge	145:64910690c574	1959	*/
AnnaBridge	145:64910690c574	1960	__STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	1961	{
AnnaBridge	145:64910690c574	1962	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1963	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	1964	SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
AnnaBridge	145:64910690c574	1965	}
AnnaBridge	145:64910690c574	1966
AnnaBridge	145:64910690c574	1967	/**
AnnaBridge	145:64910690c574	1968	* @brief Disable clearing the output channel on an external event.
AnnaBridge	145:64910690c574	1969	* @note Macro @ref IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
AnnaBridge	145:64910690c574	1970	* or not a timer instance can clear the OCxREF signal on an external event.
AnnaBridge	145:64910690c574	1971	* @rmtoll CCMR1 OC1CE LL_TIM_OC_DisableClear\n
AnnaBridge	145:64910690c574	1972	* CCMR1 OC2CE LL_TIM_OC_DisableClear\n
AnnaBridge	145:64910690c574	1973	* CCMR2 OC3CE LL_TIM_OC_DisableClear\n
AnnaBridge	145:64910690c574	1974	* CCMR2 OC4CE LL_TIM_OC_DisableClear
AnnaBridge	145:64910690c574	1975	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	1976	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	1977	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	1978	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	1979	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	1980	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	1981	* @retval None
AnnaBridge	145:64910690c574	1982	*/
AnnaBridge	145:64910690c574	1983	__STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	1984	{
AnnaBridge	145:64910690c574	1985	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	1986	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	1987	CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
AnnaBridge	145:64910690c574	1988	}
AnnaBridge	145:64910690c574	1989
AnnaBridge	145:64910690c574	1990	/**
AnnaBridge	145:64910690c574	1991	* @brief Indicates clearing the output channel on an external event is enabled for the output channel.
AnnaBridge	145:64910690c574	1992	* @note This function enables clearing the output channel on an external event.
AnnaBridge	145:64910690c574	1993	* @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode.
AnnaBridge	145:64910690c574	1994	* @note Macro @ref IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
AnnaBridge	145:64910690c574	1995	* or not a timer instance can clear the OCxREF signal on an external event.
AnnaBridge	145:64910690c574	1996	* @rmtoll CCMR1 OC1CE LL_TIM_OC_IsEnabledClear\n
AnnaBridge	145:64910690c574	1997	* CCMR1 OC2CE LL_TIM_OC_IsEnabledClear\n
AnnaBridge	145:64910690c574	1998	* CCMR2 OC3CE LL_TIM_OC_IsEnabledClear\n
AnnaBridge	145:64910690c574	1999	* CCMR2 OC4CE LL_TIM_OC_IsEnabledClear\n
AnnaBridge	145:64910690c574	2000	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2001	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2002	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	2003	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	2004	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	2005	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	2006	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	2007	*/
AnnaBridge	145:64910690c574	2008	__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	2009	{
AnnaBridge	145:64910690c574	2010	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	2011	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	2012	register uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
AnnaBridge	145:64910690c574	2013	return (READ_BIT(*pReg, bitfield) == bitfield);
AnnaBridge	145:64910690c574	2014	}
AnnaBridge	145:64910690c574	2015
AnnaBridge	145:64910690c574	2016	/**
AnnaBridge	145:64910690c574	2017	* @brief Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising edge if the Ocx and OCxN signals).
AnnaBridge	145:64910690c574	2018	* @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2019	* dead-time insertion feature is supported by a timer instance.
AnnaBridge	145:64910690c574	2020	* @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
AnnaBridge	145:64910690c574	2021	* @rmtoll BDTR DTG LL_TIM_OC_SetDeadTime
AnnaBridge	145:64910690c574	2022	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2023	* @param DeadTime between Min_Data=0 and Max_Data=255
AnnaBridge	145:64910690c574	2024	* @retval None
AnnaBridge	145:64910690c574	2025	*/
AnnaBridge	145:64910690c574	2026	__STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
AnnaBridge	145:64910690c574	2027	{
AnnaBridge	145:64910690c574	2028	MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime);
AnnaBridge	145:64910690c574	2029	}
AnnaBridge	145:64910690c574	2030
AnnaBridge	145:64910690c574	2031	/**
AnnaBridge	145:64910690c574	2032	* @brief Set compare value for output channel 1 (TIMx_CCR1).
AnnaBridge	145:64910690c574	2033	* @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
AnnaBridge	145:64910690c574	2034	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2035	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	2036	* @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2037	* output channel 1 is supported by a timer instance.
AnnaBridge	145:64910690c574	2038	* @rmtoll CCR1 CCR1 LL_TIM_OC_SetCompareCH1
AnnaBridge	145:64910690c574	2039	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2040	* @param CompareValue between Min_Data=0 and Max_Data=65535
AnnaBridge	145:64910690c574	2041	* @retval None
AnnaBridge	145:64910690c574	2042	*/
AnnaBridge	145:64910690c574	2043	__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
AnnaBridge	145:64910690c574	2044	{
AnnaBridge	145:64910690c574	2045	WRITE_REG(TIMx->CCR1, CompareValue);
AnnaBridge	145:64910690c574	2046	}
AnnaBridge	145:64910690c574	2047
AnnaBridge	145:64910690c574	2048	/**
AnnaBridge	145:64910690c574	2049	* @brief Set compare value for output channel 2 (TIMx_CCR2).
AnnaBridge	145:64910690c574	2050	* @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
AnnaBridge	145:64910690c574	2051	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2052	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	2053	* @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2054	* output channel 2 is supported by a timer instance.
AnnaBridge	145:64910690c574	2055	* @rmtoll CCR2 CCR2 LL_TIM_OC_SetCompareCH2
AnnaBridge	145:64910690c574	2056	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2057	* @param CompareValue between Min_Data=0 and Max_Data=65535
AnnaBridge	145:64910690c574	2058	* @retval None
AnnaBridge	145:64910690c574	2059	*/
AnnaBridge	145:64910690c574	2060	__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
AnnaBridge	145:64910690c574	2061	{
AnnaBridge	145:64910690c574	2062	WRITE_REG(TIMx->CCR2, CompareValue);
AnnaBridge	145:64910690c574	2063	}
AnnaBridge	145:64910690c574	2064
AnnaBridge	145:64910690c574	2065	/**
AnnaBridge	145:64910690c574	2066	* @brief Set compare value for output channel 3 (TIMx_CCR3).
AnnaBridge	145:64910690c574	2067	* @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
AnnaBridge	145:64910690c574	2068	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2069	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	2070	* @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2071	* output channel is supported by a timer instance.
AnnaBridge	145:64910690c574	2072	* @rmtoll CCR3 CCR3 LL_TIM_OC_SetCompareCH3
AnnaBridge	145:64910690c574	2073	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2074	* @param CompareValue between Min_Data=0 and Max_Data=65535
AnnaBridge	145:64910690c574	2075	* @retval None
AnnaBridge	145:64910690c574	2076	*/
AnnaBridge	145:64910690c574	2077	__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
AnnaBridge	145:64910690c574	2078	{
AnnaBridge	145:64910690c574	2079	WRITE_REG(TIMx->CCR3, CompareValue);
AnnaBridge	145:64910690c574	2080	}
AnnaBridge	145:64910690c574	2081
AnnaBridge	145:64910690c574	2082	/**
AnnaBridge	145:64910690c574	2083	* @brief Set compare value for output channel 4 (TIMx_CCR4).
AnnaBridge	145:64910690c574	2084	* @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
AnnaBridge	145:64910690c574	2085	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2086	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	2087	* @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2088	* output channel 4 is supported by a timer instance.
AnnaBridge	145:64910690c574	2089	* @rmtoll CCR4 CCR4 LL_TIM_OC_SetCompareCH4
AnnaBridge	145:64910690c574	2090	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2091	* @param CompareValue between Min_Data=0 and Max_Data=65535
AnnaBridge	145:64910690c574	2092	* @retval None
AnnaBridge	145:64910690c574	2093	*/
AnnaBridge	145:64910690c574	2094	__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
AnnaBridge	145:64910690c574	2095	{
AnnaBridge	145:64910690c574	2096	WRITE_REG(TIMx->CCR4, CompareValue);
AnnaBridge	145:64910690c574	2097	}
AnnaBridge	145:64910690c574	2098
AnnaBridge	145:64910690c574	2099	/**
AnnaBridge	145:64910690c574	2100	* @brief Get compare value (TIMx_CCR1) set for output channel 1.
AnnaBridge	145:64910690c574	2101	* @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF.
AnnaBridge	145:64910690c574	2102	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2103	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	2104	* @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2105	* output channel 1 is supported by a timer instance.
AnnaBridge	145:64910690c574	2106	* @rmtoll CCR1 CCR1 LL_TIM_OC_GetCompareCH1
AnnaBridge	145:64910690c574	2107	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2108	* @retval CompareValue (between Min_Data=0 and Max_Data=65535)
AnnaBridge	145:64910690c574	2109	*/
AnnaBridge	145:64910690c574	2110	__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2111	{
AnnaBridge	145:64910690c574	2112	return (uint32_t)(READ_REG(TIMx->CCR1));
AnnaBridge	145:64910690c574	2113	}
AnnaBridge	145:64910690c574	2114
AnnaBridge	145:64910690c574	2115	/**
AnnaBridge	145:64910690c574	2116	* @brief Get compare value (TIMx_CCR2) set for output channel 2.
AnnaBridge	145:64910690c574	2117	* @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF.
AnnaBridge	145:64910690c574	2118	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2119	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	2120	* @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2121	* output channel 2 is supported by a timer instance.
AnnaBridge	145:64910690c574	2122	* @rmtoll CCR2 CCR2 LL_TIM_OC_GetCompareCH2
AnnaBridge	145:64910690c574	2123	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2124	* @retval CompareValue (between Min_Data=0 and Max_Data=65535)
AnnaBridge	145:64910690c574	2125	*/
AnnaBridge	145:64910690c574	2126	__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2127	{
AnnaBridge	145:64910690c574	2128	return (uint32_t)(READ_REG(TIMx->CCR2));
AnnaBridge	145:64910690c574	2129	}
AnnaBridge	145:64910690c574	2130
AnnaBridge	145:64910690c574	2131	/**
AnnaBridge	145:64910690c574	2132	* @brief Get compare value (TIMx_CCR3) set for output channel 3.
AnnaBridge	145:64910690c574	2133	* @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF.
AnnaBridge	145:64910690c574	2134	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2135	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	2136	* @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2137	* output channel 3 is supported by a timer instance.
AnnaBridge	145:64910690c574	2138	* @rmtoll CCR3 CCR3 LL_TIM_OC_GetCompareCH3
AnnaBridge	145:64910690c574	2139	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2140	* @retval CompareValue (between Min_Data=0 and Max_Data=65535)
AnnaBridge	145:64910690c574	2141	*/
AnnaBridge	145:64910690c574	2142	__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2143	{
AnnaBridge	145:64910690c574	2144	return (uint32_t)(READ_REG(TIMx->CCR3));
AnnaBridge	145:64910690c574	2145	}
AnnaBridge	145:64910690c574	2146
AnnaBridge	145:64910690c574	2147	/**
AnnaBridge	145:64910690c574	2148	* @brief Get compare value (TIMx_CCR4) set for output channel 4.
AnnaBridge	145:64910690c574	2149	* @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF.
AnnaBridge	145:64910690c574	2150	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2151	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	2152	* @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2153	* output channel 4 is supported by a timer instance.
AnnaBridge	145:64910690c574	2154	* @rmtoll CCR4 CCR4 LL_TIM_OC_GetCompareCH4
AnnaBridge	145:64910690c574	2155	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2156	* @retval CompareValue (between Min_Data=0 and Max_Data=65535)
AnnaBridge	145:64910690c574	2157	*/
AnnaBridge	145:64910690c574	2158	__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2159	{
AnnaBridge	145:64910690c574	2160	return (uint32_t)(READ_REG(TIMx->CCR4));
AnnaBridge	145:64910690c574	2161	}
AnnaBridge	145:64910690c574	2162
AnnaBridge	145:64910690c574	2163	/**
AnnaBridge	145:64910690c574	2164	* @}
AnnaBridge	145:64910690c574	2165	*/
AnnaBridge	145:64910690c574	2166
AnnaBridge	145:64910690c574	2167	/** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
AnnaBridge	145:64910690c574	2168	* @{
AnnaBridge	145:64910690c574	2169	*/
AnnaBridge	145:64910690c574	2170	/**
AnnaBridge	145:64910690c574	2171	* @brief Configure input channel.
AnnaBridge	145:64910690c574	2172	* @rmtoll CCMR1 CC1S LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2173	* CCMR1 IC1PSC LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2174	* CCMR1 IC1F LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2175	* CCMR1 CC2S LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2176	* CCMR1 IC2PSC LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2177	* CCMR1 IC2F LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2178	* CCMR2 CC3S LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2179	* CCMR2 IC3PSC LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2180	* CCMR2 IC3F LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2181	* CCMR2 CC4S LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2182	* CCMR2 IC4PSC LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2183	* CCMR2 IC4F LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2184	* CCER CC1P LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2185	* CCER CC1NP LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2186	* CCER CC2P LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2187	* CCER CC2NP LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2188	* CCER CC3P LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2189	* CCER CC3NP LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2190	* CCER CC4P LL_TIM_IC_Config\n
AnnaBridge	145:64910690c574	2191	* CCER CC4NP LL_TIM_IC_Config
AnnaBridge	145:64910690c574	2192	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2193	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2194	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	2195	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	2196	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	2197	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	2198	* @param Configuration This parameter must be a combination of all the following values:
AnnaBridge	145:64910690c574	2199	* @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_TIM_ACTIVEINPUT_TRC
AnnaBridge	145:64910690c574	2200	* @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
AnnaBridge	145:64910690c574	2201	* @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
AnnaBridge	145:64910690c574	2202	* @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_IC_POLARITY_BOTHEDGE
AnnaBridge	145:64910690c574	2203	* @retval None
AnnaBridge	145:64910690c574	2204	*/
AnnaBridge	145:64910690c574	2205	__STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
AnnaBridge	145:64910690c574	2206	{
AnnaBridge	145:64910690c574	2207	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	2208	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	2209	MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F \| TIM_CCMR1_IC1PSC \| TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]),
AnnaBridge	145:64910690c574	2210	((Configuration >> 16U) & (TIM_CCMR1_IC1F \| TIM_CCMR1_IC1PSC \| TIM_CCMR1_CC1S)) << SHIFT_TAB_ICxx[iChannel]);
AnnaBridge	145:64910690c574	2211	MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP \| TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
AnnaBridge	145:64910690c574	2212	(Configuration & (TIM_CCER_CC1NP \| TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
AnnaBridge	145:64910690c574	2213	}
AnnaBridge	145:64910690c574	2214
AnnaBridge	145:64910690c574	2215	/**
AnnaBridge	145:64910690c574	2216	* @brief Set the active input.
AnnaBridge	145:64910690c574	2217	* @rmtoll CCMR1 CC1S LL_TIM_IC_SetActiveInput\n
AnnaBridge	145:64910690c574	2218	* CCMR1 CC2S LL_TIM_IC_SetActiveInput\n
AnnaBridge	145:64910690c574	2219	* CCMR2 CC3S LL_TIM_IC_SetActiveInput\n
AnnaBridge	145:64910690c574	2220	* CCMR2 CC4S LL_TIM_IC_SetActiveInput
AnnaBridge	145:64910690c574	2221	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2222	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2223	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	2224	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	2225	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	2226	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	2227	* @param ICActiveInput This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2228	* @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
AnnaBridge	145:64910690c574	2229	* @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
AnnaBridge	145:64910690c574	2230	* @arg @ref LL_TIM_ACTIVEINPUT_TRC
AnnaBridge	145:64910690c574	2231	* @retval None
AnnaBridge	145:64910690c574	2232	*/
AnnaBridge	145:64910690c574	2233	__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
AnnaBridge	145:64910690c574	2234	{
AnnaBridge	145:64910690c574	2235	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	2236	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	2237	MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
AnnaBridge	145:64910690c574	2238	}
AnnaBridge	145:64910690c574	2239
AnnaBridge	145:64910690c574	2240	/**
AnnaBridge	145:64910690c574	2241	* @brief Get the current active input.
AnnaBridge	145:64910690c574	2242	* @rmtoll CCMR1 CC1S LL_TIM_IC_GetActiveInput\n
AnnaBridge	145:64910690c574	2243	* CCMR1 CC2S LL_TIM_IC_GetActiveInput\n
AnnaBridge	145:64910690c574	2244	* CCMR2 CC3S LL_TIM_IC_GetActiveInput\n
AnnaBridge	145:64910690c574	2245	* CCMR2 CC4S LL_TIM_IC_GetActiveInput
AnnaBridge	145:64910690c574	2246	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2247	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2248	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	2249	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	2250	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	2251	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	2252	* @retval Returned value can be one of the following values:
AnnaBridge	145:64910690c574	2253	* @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
AnnaBridge	145:64910690c574	2254	* @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
AnnaBridge	145:64910690c574	2255	* @arg @ref LL_TIM_ACTIVEINPUT_TRC
AnnaBridge	145:64910690c574	2256	*/
AnnaBridge	145:64910690c574	2257	__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	2258	{
AnnaBridge	145:64910690c574	2259	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	2260	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	2261	return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
AnnaBridge	145:64910690c574	2262	}
AnnaBridge	145:64910690c574	2263
AnnaBridge	145:64910690c574	2264	/**
AnnaBridge	145:64910690c574	2265	* @brief Set the prescaler of input channel.
AnnaBridge	145:64910690c574	2266	* @rmtoll CCMR1 IC1PSC LL_TIM_IC_SetPrescaler\n
AnnaBridge	145:64910690c574	2267	* CCMR1 IC2PSC LL_TIM_IC_SetPrescaler\n
AnnaBridge	145:64910690c574	2268	* CCMR2 IC3PSC LL_TIM_IC_SetPrescaler\n
AnnaBridge	145:64910690c574	2269	* CCMR2 IC4PSC LL_TIM_IC_SetPrescaler
AnnaBridge	145:64910690c574	2270	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2271	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2272	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	2273	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	2274	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	2275	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	2276	* @param ICPrescaler This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2277	* @arg @ref LL_TIM_ICPSC_DIV1
AnnaBridge	145:64910690c574	2278	* @arg @ref LL_TIM_ICPSC_DIV2
AnnaBridge	145:64910690c574	2279	* @arg @ref LL_TIM_ICPSC_DIV4
AnnaBridge	145:64910690c574	2280	* @arg @ref LL_TIM_ICPSC_DIV8
AnnaBridge	145:64910690c574	2281	* @retval None
AnnaBridge	145:64910690c574	2282	*/
AnnaBridge	145:64910690c574	2283	__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
AnnaBridge	145:64910690c574	2284	{
AnnaBridge	145:64910690c574	2285	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	2286	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	2287	MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
AnnaBridge	145:64910690c574	2288	}
AnnaBridge	145:64910690c574	2289
AnnaBridge	145:64910690c574	2290	/**
AnnaBridge	145:64910690c574	2291	* @brief Get the current prescaler value acting on an input channel.
AnnaBridge	145:64910690c574	2292	* @rmtoll CCMR1 IC1PSC LL_TIM_IC_GetPrescaler\n
AnnaBridge	145:64910690c574	2293	* CCMR1 IC2PSC LL_TIM_IC_GetPrescaler\n
AnnaBridge	145:64910690c574	2294	* CCMR2 IC3PSC LL_TIM_IC_GetPrescaler\n
AnnaBridge	145:64910690c574	2295	* CCMR2 IC4PSC LL_TIM_IC_GetPrescaler
AnnaBridge	145:64910690c574	2296	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2297	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2298	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	2299	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	2300	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	2301	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	2302	* @retval Returned value can be one of the following values:
AnnaBridge	145:64910690c574	2303	* @arg @ref LL_TIM_ICPSC_DIV1
AnnaBridge	145:64910690c574	2304	* @arg @ref LL_TIM_ICPSC_DIV2
AnnaBridge	145:64910690c574	2305	* @arg @ref LL_TIM_ICPSC_DIV4
AnnaBridge	145:64910690c574	2306	* @arg @ref LL_TIM_ICPSC_DIV8
AnnaBridge	145:64910690c574	2307	*/
AnnaBridge	145:64910690c574	2308	__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	2309	{
AnnaBridge	145:64910690c574	2310	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	2311	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	2312	return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
AnnaBridge	145:64910690c574	2313	}
AnnaBridge	145:64910690c574	2314
AnnaBridge	145:64910690c574	2315	/**
AnnaBridge	145:64910690c574	2316	* @brief Set the input filter duration.
AnnaBridge	145:64910690c574	2317	* @rmtoll CCMR1 IC1F LL_TIM_IC_SetFilter\n
AnnaBridge	145:64910690c574	2318	* CCMR1 IC2F LL_TIM_IC_SetFilter\n
AnnaBridge	145:64910690c574	2319	* CCMR2 IC3F LL_TIM_IC_SetFilter\n
AnnaBridge	145:64910690c574	2320	* CCMR2 IC4F LL_TIM_IC_SetFilter
AnnaBridge	145:64910690c574	2321	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2322	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2323	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	2324	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	2325	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	2326	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	2327	* @param ICFilter This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2328	* @arg @ref LL_TIM_IC_FILTER_FDIV1
AnnaBridge	145:64910690c574	2329	* @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
AnnaBridge	145:64910690c574	2330	* @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
AnnaBridge	145:64910690c574	2331	* @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
AnnaBridge	145:64910690c574	2332	* @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
AnnaBridge	145:64910690c574	2333	* @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
AnnaBridge	145:64910690c574	2334	* @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
AnnaBridge	145:64910690c574	2335	* @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
AnnaBridge	145:64910690c574	2336	* @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
AnnaBridge	145:64910690c574	2337	* @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
AnnaBridge	145:64910690c574	2338	* @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
AnnaBridge	145:64910690c574	2339	* @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
AnnaBridge	145:64910690c574	2340	* @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
AnnaBridge	145:64910690c574	2341	* @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
AnnaBridge	145:64910690c574	2342	* @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
AnnaBridge	145:64910690c574	2343	* @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
AnnaBridge	145:64910690c574	2344	* @retval None
AnnaBridge	145:64910690c574	2345	*/
AnnaBridge	145:64910690c574	2346	__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
AnnaBridge	145:64910690c574	2347	{
AnnaBridge	145:64910690c574	2348	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	2349	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	2350	MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
AnnaBridge	145:64910690c574	2351	}
AnnaBridge	145:64910690c574	2352
AnnaBridge	145:64910690c574	2353	/**
AnnaBridge	145:64910690c574	2354	* @brief Get the input filter duration.
AnnaBridge	145:64910690c574	2355	* @rmtoll CCMR1 IC1F LL_TIM_IC_GetFilter\n
AnnaBridge	145:64910690c574	2356	* CCMR1 IC2F LL_TIM_IC_GetFilter\n
AnnaBridge	145:64910690c574	2357	* CCMR2 IC3F LL_TIM_IC_GetFilter\n
AnnaBridge	145:64910690c574	2358	* CCMR2 IC4F LL_TIM_IC_GetFilter
AnnaBridge	145:64910690c574	2359	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2360	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2361	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	2362	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	2363	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	2364	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	2365	* @retval Returned value can be one of the following values:
AnnaBridge	145:64910690c574	2366	* @arg @ref LL_TIM_IC_FILTER_FDIV1
AnnaBridge	145:64910690c574	2367	* @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
AnnaBridge	145:64910690c574	2368	* @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
AnnaBridge	145:64910690c574	2369	* @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
AnnaBridge	145:64910690c574	2370	* @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
AnnaBridge	145:64910690c574	2371	* @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
AnnaBridge	145:64910690c574	2372	* @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
AnnaBridge	145:64910690c574	2373	* @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
AnnaBridge	145:64910690c574	2374	* @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
AnnaBridge	145:64910690c574	2375	* @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
AnnaBridge	145:64910690c574	2376	* @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
AnnaBridge	145:64910690c574	2377	* @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
AnnaBridge	145:64910690c574	2378	* @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
AnnaBridge	145:64910690c574	2379	* @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
AnnaBridge	145:64910690c574	2380	* @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
AnnaBridge	145:64910690c574	2381	* @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
AnnaBridge	145:64910690c574	2382	*/
AnnaBridge	145:64910690c574	2383	__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	2384	{
AnnaBridge	145:64910690c574	2385	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	2386	register uint32_t pReg = (uint32_t )((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
AnnaBridge	145:64910690c574	2387	return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
AnnaBridge	145:64910690c574	2388	}
AnnaBridge	145:64910690c574	2389
AnnaBridge	145:64910690c574	2390	/**
AnnaBridge	145:64910690c574	2391	* @brief Set the input channel polarity.
AnnaBridge	145:64910690c574	2392	* @rmtoll CCER CC1P LL_TIM_IC_SetPolarity\n
AnnaBridge	145:64910690c574	2393	* CCER CC1NP LL_TIM_IC_SetPolarity\n
AnnaBridge	145:64910690c574	2394	* CCER CC2P LL_TIM_IC_SetPolarity\n
AnnaBridge	145:64910690c574	2395	* CCER CC2NP LL_TIM_IC_SetPolarity\n
AnnaBridge	145:64910690c574	2396	* CCER CC3P LL_TIM_IC_SetPolarity\n
AnnaBridge	145:64910690c574	2397	* CCER CC3NP LL_TIM_IC_SetPolarity\n
AnnaBridge	145:64910690c574	2398	* CCER CC4P LL_TIM_IC_SetPolarity\n
AnnaBridge	145:64910690c574	2399	* CCER CC4NP LL_TIM_IC_SetPolarity
AnnaBridge	145:64910690c574	2400	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2401	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2402	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	2403	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	2404	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	2405	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	2406	* @param ICPolarity This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2407	* @arg @ref LL_TIM_IC_POLARITY_RISING
AnnaBridge	145:64910690c574	2408	* @arg @ref LL_TIM_IC_POLARITY_FALLING
AnnaBridge	145:64910690c574	2409	* @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
AnnaBridge	145:64910690c574	2410	* @retval None
AnnaBridge	145:64910690c574	2411	*/
AnnaBridge	145:64910690c574	2412	__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
AnnaBridge	145:64910690c574	2413	{
AnnaBridge	145:64910690c574	2414	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	2415	MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP \| TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
AnnaBridge	145:64910690c574	2416	ICPolarity << SHIFT_TAB_CCxP[iChannel]);
AnnaBridge	145:64910690c574	2417	}
AnnaBridge	145:64910690c574	2418
AnnaBridge	145:64910690c574	2419	/**
AnnaBridge	145:64910690c574	2420	* @brief Get the current input channel polarity.
AnnaBridge	145:64910690c574	2421	* @rmtoll CCER CC1P LL_TIM_IC_GetPolarity\n
AnnaBridge	145:64910690c574	2422	* CCER CC1NP LL_TIM_IC_GetPolarity\n
AnnaBridge	145:64910690c574	2423	* CCER CC2P LL_TIM_IC_GetPolarity\n
AnnaBridge	145:64910690c574	2424	* CCER CC2NP LL_TIM_IC_GetPolarity\n
AnnaBridge	145:64910690c574	2425	* CCER CC3P LL_TIM_IC_GetPolarity\n
AnnaBridge	145:64910690c574	2426	* CCER CC3NP LL_TIM_IC_GetPolarity\n
AnnaBridge	145:64910690c574	2427	* CCER CC4P LL_TIM_IC_GetPolarity\n
AnnaBridge	145:64910690c574	2428	* CCER CC4NP LL_TIM_IC_GetPolarity
AnnaBridge	145:64910690c574	2429	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2430	* @param Channel This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2431	* @arg @ref LL_TIM_CHANNEL_CH1
AnnaBridge	145:64910690c574	2432	* @arg @ref LL_TIM_CHANNEL_CH2
AnnaBridge	145:64910690c574	2433	* @arg @ref LL_TIM_CHANNEL_CH3
AnnaBridge	145:64910690c574	2434	* @arg @ref LL_TIM_CHANNEL_CH4
AnnaBridge	145:64910690c574	2435	* @retval Returned value can be one of the following values:
AnnaBridge	145:64910690c574	2436	* @arg @ref LL_TIM_IC_POLARITY_RISING
AnnaBridge	145:64910690c574	2437	* @arg @ref LL_TIM_IC_POLARITY_FALLING
AnnaBridge	145:64910690c574	2438	* @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
AnnaBridge	145:64910690c574	2439	*/
AnnaBridge	145:64910690c574	2440	__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
AnnaBridge	145:64910690c574	2441	{
AnnaBridge	145:64910690c574	2442	register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
AnnaBridge	145:64910690c574	2443	return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP \| TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
AnnaBridge	145:64910690c574	2444	SHIFT_TAB_CCxP[iChannel]);
AnnaBridge	145:64910690c574	2445	}
AnnaBridge	145:64910690c574	2446
AnnaBridge	145:64910690c574	2447	/**
AnnaBridge	145:64910690c574	2448	* @brief Connect the TIMx_CH1, CH2 and CH3 pins to the TI1 input (XOR combination).
AnnaBridge	145:64910690c574	2449	* @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2450	* a timer instance provides an XOR input.
AnnaBridge	145:64910690c574	2451	* @rmtoll CR2 TI1S LL_TIM_IC_EnableXORCombination
AnnaBridge	145:64910690c574	2452	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2453	* @retval None
AnnaBridge	145:64910690c574	2454	*/
AnnaBridge	145:64910690c574	2455	__STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2456	{
AnnaBridge	145:64910690c574	2457	SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
AnnaBridge	145:64910690c574	2458	}
AnnaBridge	145:64910690c574	2459
AnnaBridge	145:64910690c574	2460	/**
AnnaBridge	145:64910690c574	2461	* @brief Disconnect the TIMx_CH1, CH2 and CH3 pins from the TI1 input.
AnnaBridge	145:64910690c574	2462	* @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2463	* a timer instance provides an XOR input.
AnnaBridge	145:64910690c574	2464	* @rmtoll CR2 TI1S LL_TIM_IC_DisableXORCombination
AnnaBridge	145:64910690c574	2465	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2466	* @retval None
AnnaBridge	145:64910690c574	2467	*/
AnnaBridge	145:64910690c574	2468	__STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2469	{
AnnaBridge	145:64910690c574	2470	CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
AnnaBridge	145:64910690c574	2471	}
AnnaBridge	145:64910690c574	2472
AnnaBridge	145:64910690c574	2473	/**
AnnaBridge	145:64910690c574	2474	* @brief Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
AnnaBridge	145:64910690c574	2475	* @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2476	* a timer instance provides an XOR input.
AnnaBridge	145:64910690c574	2477	* @rmtoll CR2 TI1S LL_TIM_IC_IsEnabledXORCombination
AnnaBridge	145:64910690c574	2478	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2479	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	2480	*/
AnnaBridge	145:64910690c574	2481	__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2482	{
AnnaBridge	145:64910690c574	2483	return (READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S));
AnnaBridge	145:64910690c574	2484	}
AnnaBridge	145:64910690c574	2485
AnnaBridge	145:64910690c574	2486	/**
AnnaBridge	145:64910690c574	2487	* @brief Get captured value for input channel 1.
AnnaBridge	145:64910690c574	2488	* @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF.
AnnaBridge	145:64910690c574	2489	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2490	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	2491	* @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2492	* input channel 1 is supported by a timer instance.
AnnaBridge	145:64910690c574	2493	* @rmtoll CCR1 CCR1 LL_TIM_IC_GetCaptureCH1
AnnaBridge	145:64910690c574	2494	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2495	* @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
AnnaBridge	145:64910690c574	2496	*/
AnnaBridge	145:64910690c574	2497	__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2498	{
AnnaBridge	145:64910690c574	2499	return (uint32_t)(READ_REG(TIMx->CCR1));
AnnaBridge	145:64910690c574	2500	}
AnnaBridge	145:64910690c574	2501
AnnaBridge	145:64910690c574	2502	/**
AnnaBridge	145:64910690c574	2503	* @brief Get captured value for input channel 2.
AnnaBridge	145:64910690c574	2504	* @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF.
AnnaBridge	145:64910690c574	2505	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2506	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	2507	* @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2508	* input channel 2 is supported by a timer instance.
AnnaBridge	145:64910690c574	2509	* @rmtoll CCR2 CCR2 LL_TIM_IC_GetCaptureCH2
AnnaBridge	145:64910690c574	2510	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2511	* @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
AnnaBridge	145:64910690c574	2512	*/
AnnaBridge	145:64910690c574	2513	__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2514	{
AnnaBridge	145:64910690c574	2515	return (uint32_t)(READ_REG(TIMx->CCR2));
AnnaBridge	145:64910690c574	2516	}
AnnaBridge	145:64910690c574	2517
AnnaBridge	145:64910690c574	2518	/**
AnnaBridge	145:64910690c574	2519	* @brief Get captured value for input channel 3.
AnnaBridge	145:64910690c574	2520	* @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF.
AnnaBridge	145:64910690c574	2521	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2522	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	2523	* @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2524	* input channel 3 is supported by a timer instance.
AnnaBridge	145:64910690c574	2525	* @rmtoll CCR3 CCR3 LL_TIM_IC_GetCaptureCH3
AnnaBridge	145:64910690c574	2526	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2527	* @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
AnnaBridge	145:64910690c574	2528	*/
AnnaBridge	145:64910690c574	2529	__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2530	{
AnnaBridge	145:64910690c574	2531	return (uint32_t)(READ_REG(TIMx->CCR3));
AnnaBridge	145:64910690c574	2532	}
AnnaBridge	145:64910690c574	2533
AnnaBridge	145:64910690c574	2534	/**
AnnaBridge	145:64910690c574	2535	* @brief Get captured value for input channel 4.
AnnaBridge	145:64910690c574	2536	* @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF.
AnnaBridge	145:64910690c574	2537	* @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2538	* whether or not a timer instance supports a 32 bits counter.
AnnaBridge	145:64910690c574	2539	* @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2540	* input channel 4 is supported by a timer instance.
AnnaBridge	145:64910690c574	2541	* @rmtoll CCR4 CCR4 LL_TIM_IC_GetCaptureCH4
AnnaBridge	145:64910690c574	2542	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2543	* @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
AnnaBridge	145:64910690c574	2544	*/
AnnaBridge	145:64910690c574	2545	__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2546	{
AnnaBridge	145:64910690c574	2547	return (uint32_t)(READ_REG(TIMx->CCR4));
AnnaBridge	145:64910690c574	2548	}
AnnaBridge	145:64910690c574	2549
AnnaBridge	145:64910690c574	2550	/**
AnnaBridge	145:64910690c574	2551	* @}
AnnaBridge	145:64910690c574	2552	*/
AnnaBridge	145:64910690c574	2553
AnnaBridge	145:64910690c574	2554	/** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
AnnaBridge	145:64910690c574	2555	* @{
AnnaBridge	145:64910690c574	2556	*/
AnnaBridge	145:64910690c574	2557	/**
AnnaBridge	145:64910690c574	2558	* @brief Enable external clock mode 2.
AnnaBridge	145:64910690c574	2559	* @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ETRF signal.
AnnaBridge	145:64910690c574	2560	* @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2561	* whether or not a timer instance supports external clock mode2.
AnnaBridge	145:64910690c574	2562	* @rmtoll SMCR ECE LL_TIM_EnableExternalClock
AnnaBridge	145:64910690c574	2563	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2564	* @retval None
AnnaBridge	145:64910690c574	2565	*/
AnnaBridge	145:64910690c574	2566	__STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2567	{
AnnaBridge	145:64910690c574	2568	SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
AnnaBridge	145:64910690c574	2569	}
AnnaBridge	145:64910690c574	2570
AnnaBridge	145:64910690c574	2571	/**
AnnaBridge	145:64910690c574	2572	* @brief Disable external clock mode 2.
AnnaBridge	145:64910690c574	2573	* @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2574	* whether or not a timer instance supports external clock mode2.
AnnaBridge	145:64910690c574	2575	* @rmtoll SMCR ECE LL_TIM_DisableExternalClock
AnnaBridge	145:64910690c574	2576	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2577	* @retval None
AnnaBridge	145:64910690c574	2578	*/
AnnaBridge	145:64910690c574	2579	__STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2580	{
AnnaBridge	145:64910690c574	2581	CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
AnnaBridge	145:64910690c574	2582	}
AnnaBridge	145:64910690c574	2583
AnnaBridge	145:64910690c574	2584	/**
AnnaBridge	145:64910690c574	2585	* @brief Indicate whether external clock mode 2 is enabled.
AnnaBridge	145:64910690c574	2586	* @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2587	* whether or not a timer instance supports external clock mode2.
AnnaBridge	145:64910690c574	2588	* @rmtoll SMCR ECE LL_TIM_IsEnabledExternalClock
AnnaBridge	145:64910690c574	2589	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2590	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	2591	*/
AnnaBridge	145:64910690c574	2592	__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2593	{
AnnaBridge	145:64910690c574	2594	return (READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE));
AnnaBridge	145:64910690c574	2595	}
AnnaBridge	145:64910690c574	2596
AnnaBridge	145:64910690c574	2597	/**
AnnaBridge	145:64910690c574	2598	* @brief Set the clock source of the counter clock.
AnnaBridge	145:64910690c574	2599	* @note when selected clock source is external clock mode 1, the timer input
AnnaBridge	145:64910690c574	2600	* the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
AnnaBridge	145:64910690c574	2601	* function. This timer input must be configured by calling
AnnaBridge	145:64910690c574	2602	* the @ref LL_TIM_IC_Config() function.
AnnaBridge	145:64910690c574	2603	* @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2604	* whether or not a timer instance supports external clock mode1.
AnnaBridge	145:64910690c574	2605	* @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2606	* whether or not a timer instance supports external clock mode2.
AnnaBridge	145:64910690c574	2607	* @rmtoll SMCR SMS LL_TIM_SetClockSource\n
AnnaBridge	145:64910690c574	2608	* SMCR ECE LL_TIM_SetClockSource
AnnaBridge	145:64910690c574	2609	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2610	* @param ClockSource This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2611	* @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
AnnaBridge	145:64910690c574	2612	* @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
AnnaBridge	145:64910690c574	2613	* @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
AnnaBridge	145:64910690c574	2614	* @retval None
AnnaBridge	145:64910690c574	2615	*/
AnnaBridge	145:64910690c574	2616	__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
AnnaBridge	145:64910690c574	2617	{
AnnaBridge	145:64910690c574	2618	MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS \| TIM_SMCR_ECE, ClockSource);
AnnaBridge	145:64910690c574	2619	}
AnnaBridge	145:64910690c574	2620
AnnaBridge	145:64910690c574	2621	/**
AnnaBridge	145:64910690c574	2622	* @brief Set the encoder interface mode.
AnnaBridge	145:64910690c574	2623	* @note Macro @ref IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2624	* whether or not a timer instance supports the encoder mode.
AnnaBridge	145:64910690c574	2625	* @rmtoll SMCR SMS LL_TIM_SetEncoderMode
AnnaBridge	145:64910690c574	2626	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2627	* @param EncoderMode This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2628	* @arg @ref LL_TIM_ENCODERMODE_X2_TI1
AnnaBridge	145:64910690c574	2629	* @arg @ref LL_TIM_ENCODERMODE_X2_TI2
AnnaBridge	145:64910690c574	2630	* @arg @ref LL_TIM_ENCODERMODE_X4_TI12
AnnaBridge	145:64910690c574	2631	* @retval None
AnnaBridge	145:64910690c574	2632	*/
AnnaBridge	145:64910690c574	2633	__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
AnnaBridge	145:64910690c574	2634	{
AnnaBridge	145:64910690c574	2635	MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
AnnaBridge	145:64910690c574	2636	}
AnnaBridge	145:64910690c574	2637
AnnaBridge	145:64910690c574	2638	/**
AnnaBridge	145:64910690c574	2639	* @}
AnnaBridge	145:64910690c574	2640	*/
AnnaBridge	145:64910690c574	2641
AnnaBridge	145:64910690c574	2642	/** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
AnnaBridge	145:64910690c574	2643	* @{
AnnaBridge	145:64910690c574	2644	*/
AnnaBridge	145:64910690c574	2645	/**
AnnaBridge	145:64910690c574	2646	* @brief Set the trigger output (TRGO) used for timer synchronization .
AnnaBridge	145:64910690c574	2647	* @note Macro @ref IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
AnnaBridge	145:64910690c574	2648	* whether or not a timer instance can operate as a master timer.
AnnaBridge	145:64910690c574	2649	* @rmtoll CR2 MMS LL_TIM_SetTriggerOutput
AnnaBridge	145:64910690c574	2650	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2651	* @param TimerSynchronization This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2652	* @arg @ref LL_TIM_TRGO_RESET
AnnaBridge	145:64910690c574	2653	* @arg @ref LL_TIM_TRGO_ENABLE
AnnaBridge	145:64910690c574	2654	* @arg @ref LL_TIM_TRGO_UPDATE
AnnaBridge	145:64910690c574	2655	* @arg @ref LL_TIM_TRGO_CC1IF
AnnaBridge	145:64910690c574	2656	* @arg @ref LL_TIM_TRGO_OC1REF
AnnaBridge	145:64910690c574	2657	* @arg @ref LL_TIM_TRGO_OC2REF
AnnaBridge	145:64910690c574	2658	* @arg @ref LL_TIM_TRGO_OC3REF
AnnaBridge	145:64910690c574	2659	* @arg @ref LL_TIM_TRGO_OC4REF
AnnaBridge	145:64910690c574	2660	* @retval None
AnnaBridge	145:64910690c574	2661	*/
AnnaBridge	145:64910690c574	2662	__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
AnnaBridge	145:64910690c574	2663	{
AnnaBridge	145:64910690c574	2664	MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
AnnaBridge	145:64910690c574	2665	}
AnnaBridge	145:64910690c574	2666
AnnaBridge	145:64910690c574	2667	/**
AnnaBridge	145:64910690c574	2668	* @brief Set the synchronization mode of a slave timer.
AnnaBridge	145:64910690c574	2669	* @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2670	* a timer instance can operate as a slave timer.
AnnaBridge	145:64910690c574	2671	* @rmtoll SMCR SMS LL_TIM_SetSlaveMode
AnnaBridge	145:64910690c574	2672	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2673	* @param SlaveMode This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2674	* @arg @ref LL_TIM_SLAVEMODE_DISABLED
AnnaBridge	145:64910690c574	2675	* @arg @ref LL_TIM_SLAVEMODE_RESET
AnnaBridge	145:64910690c574	2676	* @arg @ref LL_TIM_SLAVEMODE_GATED
AnnaBridge	145:64910690c574	2677	* @arg @ref LL_TIM_SLAVEMODE_TRIGGER
AnnaBridge	145:64910690c574	2678	* @retval None
AnnaBridge	145:64910690c574	2679	*/
AnnaBridge	145:64910690c574	2680	__STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
AnnaBridge	145:64910690c574	2681	{
AnnaBridge	145:64910690c574	2682	MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
AnnaBridge	145:64910690c574	2683	}
AnnaBridge	145:64910690c574	2684
AnnaBridge	145:64910690c574	2685	/**
AnnaBridge	145:64910690c574	2686	* @brief Set the selects the trigger input to be used to synchronize the counter.
AnnaBridge	145:64910690c574	2687	* @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2688	* a timer instance can operate as a slave timer.
AnnaBridge	145:64910690c574	2689	* @rmtoll SMCR TS LL_TIM_SetTriggerInput
AnnaBridge	145:64910690c574	2690	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2691	* @param TriggerInput This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2692	* @arg @ref LL_TIM_TS_ITR0
AnnaBridge	145:64910690c574	2693	* @arg @ref LL_TIM_TS_ITR1
AnnaBridge	145:64910690c574	2694	* @arg @ref LL_TIM_TS_ITR2
AnnaBridge	145:64910690c574	2695	* @arg @ref LL_TIM_TS_ITR3
AnnaBridge	145:64910690c574	2696	* @arg @ref LL_TIM_TS_TI1F_ED
AnnaBridge	145:64910690c574	2697	* @arg @ref LL_TIM_TS_TI1FP1
AnnaBridge	145:64910690c574	2698	* @arg @ref LL_TIM_TS_TI2FP2
AnnaBridge	145:64910690c574	2699	* @arg @ref LL_TIM_TS_ETRF
AnnaBridge	145:64910690c574	2700	* @retval None
AnnaBridge	145:64910690c574	2701	*/
AnnaBridge	145:64910690c574	2702	__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
AnnaBridge	145:64910690c574	2703	{
AnnaBridge	145:64910690c574	2704	MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
AnnaBridge	145:64910690c574	2705	}
AnnaBridge	145:64910690c574	2706
AnnaBridge	145:64910690c574	2707	/**
AnnaBridge	145:64910690c574	2708	* @brief Enable the Master/Slave mode.
AnnaBridge	145:64910690c574	2709	* @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2710	* a timer instance can operate as a slave timer.
AnnaBridge	145:64910690c574	2711	* @rmtoll SMCR MSM LL_TIM_EnableMasterSlaveMode
AnnaBridge	145:64910690c574	2712	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2713	* @retval None
AnnaBridge	145:64910690c574	2714	*/
AnnaBridge	145:64910690c574	2715	__STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2716	{
AnnaBridge	145:64910690c574	2717	SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
AnnaBridge	145:64910690c574	2718	}
AnnaBridge	145:64910690c574	2719
AnnaBridge	145:64910690c574	2720	/**
AnnaBridge	145:64910690c574	2721	* @brief Disable the Master/Slave mode.
AnnaBridge	145:64910690c574	2722	* @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2723	* a timer instance can operate as a slave timer.
AnnaBridge	145:64910690c574	2724	* @rmtoll SMCR MSM LL_TIM_DisableMasterSlaveMode
AnnaBridge	145:64910690c574	2725	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2726	* @retval None
AnnaBridge	145:64910690c574	2727	*/
AnnaBridge	145:64910690c574	2728	__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2729	{
AnnaBridge	145:64910690c574	2730	CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
AnnaBridge	145:64910690c574	2731	}
AnnaBridge	145:64910690c574	2732
AnnaBridge	145:64910690c574	2733	/**
AnnaBridge	145:64910690c574	2734	* @brief Indicates whether the Master/Slave mode is enabled.
AnnaBridge	145:64910690c574	2735	* @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2736	* a timer instance can operate as a slave timer.
AnnaBridge	145:64910690c574	2737	* @rmtoll SMCR MSM LL_TIM_IsEnabledMasterSlaveMode
AnnaBridge	145:64910690c574	2738	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2739	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	2740	*/
AnnaBridge	145:64910690c574	2741	__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2742	{
AnnaBridge	145:64910690c574	2743	return (READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM));
AnnaBridge	145:64910690c574	2744	}
AnnaBridge	145:64910690c574	2745
AnnaBridge	145:64910690c574	2746	/**
AnnaBridge	145:64910690c574	2747	* @brief Configure the external trigger (ETR) input.
AnnaBridge	145:64910690c574	2748	* @note Macro @ref IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2749	* a timer instance provides an external trigger input.
AnnaBridge	145:64910690c574	2750	* @rmtoll SMCR ETP LL_TIM_ConfigETR\n
AnnaBridge	145:64910690c574	2751	* SMCR ETPS LL_TIM_ConfigETR\n
AnnaBridge	145:64910690c574	2752	* SMCR ETF LL_TIM_ConfigETR
AnnaBridge	145:64910690c574	2753	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2754	* @param ETRPolarity This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2755	* @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED
AnnaBridge	145:64910690c574	2756	* @arg @ref LL_TIM_ETR_POLARITY_INVERTED
AnnaBridge	145:64910690c574	2757	* @param ETRPrescaler This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2758	* @arg @ref LL_TIM_ETR_PRESCALER_DIV1
AnnaBridge	145:64910690c574	2759	* @arg @ref LL_TIM_ETR_PRESCALER_DIV2
AnnaBridge	145:64910690c574	2760	* @arg @ref LL_TIM_ETR_PRESCALER_DIV4
AnnaBridge	145:64910690c574	2761	* @arg @ref LL_TIM_ETR_PRESCALER_DIV8
AnnaBridge	145:64910690c574	2762	* @param ETRFilter This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2763	* @arg @ref LL_TIM_ETR_FILTER_FDIV1
AnnaBridge	145:64910690c574	2764	* @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2
AnnaBridge	145:64910690c574	2765	* @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4
AnnaBridge	145:64910690c574	2766	* @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8
AnnaBridge	145:64910690c574	2767	* @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6
AnnaBridge	145:64910690c574	2768	* @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8
AnnaBridge	145:64910690c574	2769	* @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6
AnnaBridge	145:64910690c574	2770	* @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8
AnnaBridge	145:64910690c574	2771	* @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6
AnnaBridge	145:64910690c574	2772	* @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8
AnnaBridge	145:64910690c574	2773	* @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5
AnnaBridge	145:64910690c574	2774	* @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6
AnnaBridge	145:64910690c574	2775	* @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8
AnnaBridge	145:64910690c574	2776	* @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5
AnnaBridge	145:64910690c574	2777	* @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6
AnnaBridge	145:64910690c574	2778	* @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
AnnaBridge	145:64910690c574	2779	* @retval None
AnnaBridge	145:64910690c574	2780	*/
AnnaBridge	145:64910690c574	2781	__STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,
AnnaBridge	145:64910690c574	2782	uint32_t ETRFilter)
AnnaBridge	145:64910690c574	2783	{
AnnaBridge	145:64910690c574	2784	MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP \| TIM_SMCR_ETPS \| TIM_SMCR_ETF, ETRPolarity \| ETRPrescaler \| ETRFilter);
AnnaBridge	145:64910690c574	2785	}
AnnaBridge	145:64910690c574	2786
AnnaBridge	145:64910690c574	2787	/**
AnnaBridge	145:64910690c574	2788	* @}
AnnaBridge	145:64910690c574	2789	*/
AnnaBridge	145:64910690c574	2790
AnnaBridge	145:64910690c574	2791	/** @defgroup TIM_LL_EF_Break_Function Break function configuration
AnnaBridge	145:64910690c574	2792	* @{
AnnaBridge	145:64910690c574	2793	*/
AnnaBridge	145:64910690c574	2794	/**
AnnaBridge	145:64910690c574	2795	* @brief Enable the break function.
AnnaBridge	145:64910690c574	2796	* @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2797	* a timer instance provides a break input.
AnnaBridge	145:64910690c574	2798	* @rmtoll BDTR BKE LL_TIM_EnableBRK
AnnaBridge	145:64910690c574	2799	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2800	* @retval None
AnnaBridge	145:64910690c574	2801	*/
AnnaBridge	145:64910690c574	2802	__STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2803	{
AnnaBridge	145:64910690c574	2804	SET_BIT(TIMx->BDTR, TIM_BDTR_BKE);
AnnaBridge	145:64910690c574	2805	}
AnnaBridge	145:64910690c574	2806
AnnaBridge	145:64910690c574	2807	/**
AnnaBridge	145:64910690c574	2808	* @brief Disable the break function.
AnnaBridge	145:64910690c574	2809	* @rmtoll BDTR BKE LL_TIM_DisableBRK
AnnaBridge	145:64910690c574	2810	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2811	* @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2812	* a timer instance provides a break input.
AnnaBridge	145:64910690c574	2813	* @retval None
AnnaBridge	145:64910690c574	2814	*/
AnnaBridge	145:64910690c574	2815	__STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2816	{
AnnaBridge	145:64910690c574	2817	CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE);
AnnaBridge	145:64910690c574	2818	}
AnnaBridge	145:64910690c574	2819
AnnaBridge	145:64910690c574	2820	/**
AnnaBridge	145:64910690c574	2821	* @brief Configure the break input.
AnnaBridge	145:64910690c574	2822	* @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2823	* a timer instance provides a break input.
AnnaBridge	145:64910690c574	2824	* @rmtoll BDTR BKP LL_TIM_ConfigBRK
AnnaBridge	145:64910690c574	2825	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2826	* @param BreakPolarity This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2827	* @arg @ref LL_TIM_BREAK_POLARITY_LOW
AnnaBridge	145:64910690c574	2828	* @arg @ref LL_TIM_BREAK_POLARITY_HIGH
AnnaBridge	145:64910690c574	2829	* @retval None
AnnaBridge	145:64910690c574	2830	*/
AnnaBridge	145:64910690c574	2831	__STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity)
AnnaBridge	145:64910690c574	2832	{
AnnaBridge	145:64910690c574	2833	MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP, BreakPolarity);
AnnaBridge	145:64910690c574	2834	}
AnnaBridge	145:64910690c574	2835
AnnaBridge	145:64910690c574	2836	/**
AnnaBridge	145:64910690c574	2837	* @brief Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.
AnnaBridge	145:64910690c574	2838	* @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2839	* a timer instance provides a break input.
AnnaBridge	145:64910690c574	2840	* @rmtoll BDTR OSSI LL_TIM_SetOffStates\n
AnnaBridge	145:64910690c574	2841	* BDTR OSSR LL_TIM_SetOffStates
AnnaBridge	145:64910690c574	2842	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2843	* @param OffStateIdle This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2844	* @arg @ref LL_TIM_OSSI_DISABLE
AnnaBridge	145:64910690c574	2845	* @arg @ref LL_TIM_OSSI_ENABLE
AnnaBridge	145:64910690c574	2846	* @param OffStateRun This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2847	* @arg @ref LL_TIM_OSSR_DISABLE
AnnaBridge	145:64910690c574	2848	* @arg @ref LL_TIM_OSSR_ENABLE
AnnaBridge	145:64910690c574	2849	* @retval None
AnnaBridge	145:64910690c574	2850	*/
AnnaBridge	145:64910690c574	2851	__STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)
AnnaBridge	145:64910690c574	2852	{
AnnaBridge	145:64910690c574	2853	MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI \| TIM_BDTR_OSSR, OffStateIdle \| OffStateRun);
AnnaBridge	145:64910690c574	2854	}
AnnaBridge	145:64910690c574	2855
AnnaBridge	145:64910690c574	2856	/**
AnnaBridge	145:64910690c574	2857	* @brief Enable automatic output (MOE can be set by software or automatically when a break input is active).
AnnaBridge	145:64910690c574	2858	* @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2859	* a timer instance provides a break input.
AnnaBridge	145:64910690c574	2860	* @rmtoll BDTR AOE LL_TIM_EnableAutomaticOutput
AnnaBridge	145:64910690c574	2861	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2862	* @retval None
AnnaBridge	145:64910690c574	2863	*/
AnnaBridge	145:64910690c574	2864	__STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2865	{
AnnaBridge	145:64910690c574	2866	SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
AnnaBridge	145:64910690c574	2867	}
AnnaBridge	145:64910690c574	2868
AnnaBridge	145:64910690c574	2869	/**
AnnaBridge	145:64910690c574	2870	* @brief Disable automatic output (MOE can be set only by software).
AnnaBridge	145:64910690c574	2871	* @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2872	* a timer instance provides a break input.
AnnaBridge	145:64910690c574	2873	* @rmtoll BDTR AOE LL_TIM_DisableAutomaticOutput
AnnaBridge	145:64910690c574	2874	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2875	* @retval None
AnnaBridge	145:64910690c574	2876	*/
AnnaBridge	145:64910690c574	2877	__STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2878	{
AnnaBridge	145:64910690c574	2879	CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE);
AnnaBridge	145:64910690c574	2880	}
AnnaBridge	145:64910690c574	2881
AnnaBridge	145:64910690c574	2882	/**
AnnaBridge	145:64910690c574	2883	* @brief Indicate whether automatic output is enabled.
AnnaBridge	145:64910690c574	2884	* @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2885	* a timer instance provides a break input.
AnnaBridge	145:64910690c574	2886	* @rmtoll BDTR AOE LL_TIM_IsEnabledAutomaticOutput
AnnaBridge	145:64910690c574	2887	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2888	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	2889	*/
AnnaBridge	145:64910690c574	2890	__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2891	{
AnnaBridge	145:64910690c574	2892	return (READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE));
AnnaBridge	145:64910690c574	2893	}
AnnaBridge	145:64910690c574	2894
AnnaBridge	145:64910690c574	2895	/**
AnnaBridge	145:64910690c574	2896	* @brief Enable the outputs (set the MOE bit in TIMx_BDTR register).
AnnaBridge	145:64910690c574	2897	* @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
AnnaBridge	145:64910690c574	2898	* software and is reset in case of break or break2 event
AnnaBridge	145:64910690c574	2899	* @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2900	* a timer instance provides a break input.
AnnaBridge	145:64910690c574	2901	* @rmtoll BDTR MOE LL_TIM_EnableAllOutputs
AnnaBridge	145:64910690c574	2902	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2903	* @retval None
AnnaBridge	145:64910690c574	2904	*/
AnnaBridge	145:64910690c574	2905	__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2906	{
AnnaBridge	145:64910690c574	2907	SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
AnnaBridge	145:64910690c574	2908	}
AnnaBridge	145:64910690c574	2909
AnnaBridge	145:64910690c574	2910	/**
AnnaBridge	145:64910690c574	2911	* @brief Disable the outputs (reset the MOE bit in TIMx_BDTR register).
AnnaBridge	145:64910690c574	2912	* @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
AnnaBridge	145:64910690c574	2913	* software and is reset in case of break or break2 event.
AnnaBridge	145:64910690c574	2914	* @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2915	* a timer instance provides a break input.
AnnaBridge	145:64910690c574	2916	* @rmtoll BDTR MOE LL_TIM_DisableAllOutputs
AnnaBridge	145:64910690c574	2917	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2918	* @retval None
AnnaBridge	145:64910690c574	2919	*/
AnnaBridge	145:64910690c574	2920	__STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2921	{
AnnaBridge	145:64910690c574	2922	CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
AnnaBridge	145:64910690c574	2923	}
AnnaBridge	145:64910690c574	2924
AnnaBridge	145:64910690c574	2925	/**
AnnaBridge	145:64910690c574	2926	* @brief Indicates whether outputs are enabled.
AnnaBridge	145:64910690c574	2927	* @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	2928	* a timer instance provides a break input.
AnnaBridge	145:64910690c574	2929	* @rmtoll BDTR MOE LL_TIM_IsEnabledAllOutputs
AnnaBridge	145:64910690c574	2930	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2931	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	2932	*/
AnnaBridge	145:64910690c574	2933	__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	2934	{
AnnaBridge	145:64910690c574	2935	return (READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE));
AnnaBridge	145:64910690c574	2936	}
AnnaBridge	145:64910690c574	2937
AnnaBridge	145:64910690c574	2938	/**
AnnaBridge	145:64910690c574	2939	* @}
AnnaBridge	145:64910690c574	2940	*/
AnnaBridge	145:64910690c574	2941
AnnaBridge	145:64910690c574	2942	/** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration
AnnaBridge	145:64910690c574	2943	* @{
AnnaBridge	145:64910690c574	2944	*/
AnnaBridge	145:64910690c574	2945	/**
AnnaBridge	145:64910690c574	2946	* @brief Configures the timer DMA burst feature.
AnnaBridge	145:64910690c574	2947	* @note Macro @ref IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or
AnnaBridge	145:64910690c574	2948	* not a timer instance supports the DMA burst mode.
AnnaBridge	145:64910690c574	2949	* @rmtoll DCR DBL LL_TIM_ConfigDMABurst\n
AnnaBridge	145:64910690c574	2950	* DCR DBA LL_TIM_ConfigDMABurst
AnnaBridge	145:64910690c574	2951	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	2952	* @param DMABurstBaseAddress This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2953	* @arg @ref LL_TIM_DMABURST_BASEADDR_CR1
AnnaBridge	145:64910690c574	2954	* @arg @ref LL_TIM_DMABURST_BASEADDR_CR2
AnnaBridge	145:64910690c574	2955	* @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR
AnnaBridge	145:64910690c574	2956	* @arg @ref LL_TIM_DMABURST_BASEADDR_DIER
AnnaBridge	145:64910690c574	2957	* @arg @ref LL_TIM_DMABURST_BASEADDR_SR
AnnaBridge	145:64910690c574	2958	* @arg @ref LL_TIM_DMABURST_BASEADDR_EGR
AnnaBridge	145:64910690c574	2959	* @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1
AnnaBridge	145:64910690c574	2960	* @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2
AnnaBridge	145:64910690c574	2961	* @arg @ref LL_TIM_DMABURST_BASEADDR_CCER
AnnaBridge	145:64910690c574	2962	* @arg @ref LL_TIM_DMABURST_BASEADDR_CNT
AnnaBridge	145:64910690c574	2963	* @arg @ref LL_TIM_DMABURST_BASEADDR_PSC
AnnaBridge	145:64910690c574	2964	* @arg @ref LL_TIM_DMABURST_BASEADDR_ARR
AnnaBridge	145:64910690c574	2965	* @arg @ref LL_TIM_DMABURST_BASEADDR_RCR
AnnaBridge	145:64910690c574	2966	* @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1
AnnaBridge	145:64910690c574	2967	* @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2
AnnaBridge	145:64910690c574	2968	* @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3
AnnaBridge	145:64910690c574	2969	* @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4
AnnaBridge	145:64910690c574	2970	* @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR
AnnaBridge	145:64910690c574	2971	* @arg @ref LL_TIM_DMABURST_BASEADDR_OR
AnnaBridge	145:64910690c574	2972	* @param DMABurstLength This parameter can be one of the following values:
AnnaBridge	145:64910690c574	2973	* @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER
AnnaBridge	145:64910690c574	2974	* @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS
AnnaBridge	145:64910690c574	2975	* @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS
AnnaBridge	145:64910690c574	2976	* @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS
AnnaBridge	145:64910690c574	2977	* @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS
AnnaBridge	145:64910690c574	2978	* @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS
AnnaBridge	145:64910690c574	2979	* @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS
AnnaBridge	145:64910690c574	2980	* @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS
AnnaBridge	145:64910690c574	2981	* @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS
AnnaBridge	145:64910690c574	2982	* @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS
AnnaBridge	145:64910690c574	2983	* @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS
AnnaBridge	145:64910690c574	2984	* @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS
AnnaBridge	145:64910690c574	2985	* @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS
AnnaBridge	145:64910690c574	2986	* @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS
AnnaBridge	145:64910690c574	2987	* @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS
AnnaBridge	145:64910690c574	2988	* @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS
AnnaBridge	145:64910690c574	2989	* @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS
AnnaBridge	145:64910690c574	2990	* @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS
AnnaBridge	145:64910690c574	2991	* @retval None
AnnaBridge	145:64910690c574	2992	*/
AnnaBridge	145:64910690c574	2993	__STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)
AnnaBridge	145:64910690c574	2994	{
AnnaBridge	145:64910690c574	2995	MODIFY_REG(TIMx->DCR, TIM_DCR_DBL \| TIM_DCR_DBA, DMABurstBaseAddress \| DMABurstLength);
AnnaBridge	145:64910690c574	2996	}
AnnaBridge	145:64910690c574	2997
AnnaBridge	145:64910690c574	2998	/**
AnnaBridge	145:64910690c574	2999	* @}
AnnaBridge	145:64910690c574	3000	*/
AnnaBridge	145:64910690c574	3001
AnnaBridge	145:64910690c574	3002	/** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping
AnnaBridge	145:64910690c574	3003	* @{
AnnaBridge	145:64910690c574	3004	*/
AnnaBridge	145:64910690c574	3005	/**
AnnaBridge	145:64910690c574	3006	* @brief Remap TIM inputs (input channel, internal/external triggers).
AnnaBridge	145:64910690c574	3007	* @note Macro @ref IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not
AnnaBridge	145:64910690c574	3008	* a some timer inputs can be remapped.
AnnaBridge	145:64910690c574	3009	* @rmtoll TIM2_OR ITR1_RMP LL_TIM_SetRemap\n
AnnaBridge	145:64910690c574	3010	* TIM5_OR TI4_RMP LL_TIM_SetRemap\n
AnnaBridge	145:64910690c574	3011	* TIM11_OR TI1_RMP LL_TIM_SetRemap
AnnaBridge	145:64910690c574	3012	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3013	* @param Remap Remap param depends on the TIMx. Description available only
AnnaBridge	145:64910690c574	3014	* in CHM version of the User Manual (not in .pdf).
AnnaBridge	145:64910690c574	3015	* Otherwise see Reference Manual description of OR registers.
AnnaBridge	145:64910690c574	3016	*
AnnaBridge	145:64910690c574	3017	* Below description summarizes "Timer Instance" and "Remap" param combinations:
AnnaBridge	145:64910690c574	3018	*
AnnaBridge	145:64910690c574	3019	* TIM2: one of the following values
AnnaBridge	145:64910690c574	3020	*
AnnaBridge	145:64910690c574	3021	* ITR1_RMP can be one of the following values
AnnaBridge	145:64910690c574	3022	* @arg @ref LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO
AnnaBridge	145:64910690c574	3023	* @arg @ref LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF
AnnaBridge	145:64910690c574	3024	* @arg @ref LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF
AnnaBridge	145:64910690c574	3025	*
AnnaBridge	145:64910690c574	3026	* TIM5: one of the following values
AnnaBridge	145:64910690c574	3027	*
AnnaBridge	145:64910690c574	3028	* @arg @ref LL_TIM_TIM5_TI4_RMP_GPIO
AnnaBridge	145:64910690c574	3029	* @arg @ref LL_TIM_TIM5_TI4_RMP_LSI
AnnaBridge	145:64910690c574	3030	* @arg @ref LL_TIM_TIM5_TI4_RMP_LSE
AnnaBridge	145:64910690c574	3031	* @arg @ref LL_TIM_TIM5_TI4_RMP_RTC
AnnaBridge	145:64910690c574	3032	*
AnnaBridge	145:64910690c574	3033	* TIM11: one of the following values
AnnaBridge	145:64910690c574	3034	*
AnnaBridge	145:64910690c574	3035	* @arg @ref LL_TIM_TIM11_TI1_RMP_GPIO
AnnaBridge	145:64910690c574	3036	* @arg @ref LL_TIM_TIM11_TI1_RMP_GPIO1
AnnaBridge	145:64910690c574	3037	* @arg @ref LL_TIM_TIM11_TI1_RMP_HSE_RTC
AnnaBridge	145:64910690c574	3038	* @arg @ref LL_TIM_TIM11_TI1_RMP_GPIO2
AnnaBridge	145:64910690c574	3039	*
AnnaBridge	145:64910690c574	3040	* @retval None
AnnaBridge	145:64910690c574	3041	*/
AnnaBridge	145:64910690c574	3042	__STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)
AnnaBridge	145:64910690c574	3043	{
AnnaBridge	145:64910690c574	3044	MODIFY_REG(TIMx->OR, (Remap >> TIMx_OR_RMP_SHIFT), (Remap & TIMx_OR_RMP_MASK));
AnnaBridge	145:64910690c574	3045	}
AnnaBridge	145:64910690c574	3046
AnnaBridge	145:64910690c574	3047	/**
AnnaBridge	145:64910690c574	3048	* @}
AnnaBridge	145:64910690c574	3049	*/
AnnaBridge	145:64910690c574	3050
AnnaBridge	145:64910690c574	3051
AnnaBridge	145:64910690c574	3052	/** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management
AnnaBridge	145:64910690c574	3053	* @{
AnnaBridge	145:64910690c574	3054	*/
AnnaBridge	145:64910690c574	3055	/**
AnnaBridge	145:64910690c574	3056	* @brief Clear the update interrupt flag (UIF).
AnnaBridge	145:64910690c574	3057	* @rmtoll SR UIF LL_TIM_ClearFlag_UPDATE
AnnaBridge	145:64910690c574	3058	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3059	* @retval None
AnnaBridge	145:64910690c574	3060	*/
AnnaBridge	145:64910690c574	3061	__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3062	{
AnnaBridge	145:64910690c574	3063	WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
AnnaBridge	145:64910690c574	3064	}
AnnaBridge	145:64910690c574	3065
AnnaBridge	145:64910690c574	3066	/**
AnnaBridge	145:64910690c574	3067	* @brief Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).
AnnaBridge	145:64910690c574	3068	* @rmtoll SR UIF LL_TIM_IsActiveFlag_UPDATE
AnnaBridge	145:64910690c574	3069	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3070	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3071	*/
AnnaBridge	145:64910690c574	3072	__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3073	{
AnnaBridge	145:64910690c574	3074	return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
AnnaBridge	145:64910690c574	3075	}
AnnaBridge	145:64910690c574	3076
AnnaBridge	145:64910690c574	3077	/**
AnnaBridge	145:64910690c574	3078	* @brief Clear the Capture/Compare 1 interrupt flag (CC1F).
AnnaBridge	145:64910690c574	3079	* @rmtoll SR CC1IF LL_TIM_ClearFlag_CC1
AnnaBridge	145:64910690c574	3080	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3081	* @retval None
AnnaBridge	145:64910690c574	3082	*/
AnnaBridge	145:64910690c574	3083	__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3084	{
AnnaBridge	145:64910690c574	3085	WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
AnnaBridge	145:64910690c574	3086	}
AnnaBridge	145:64910690c574	3087
AnnaBridge	145:64910690c574	3088	/**
AnnaBridge	145:64910690c574	3089	* @brief Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pending).
AnnaBridge	145:64910690c574	3090	* @rmtoll SR CC1IF LL_TIM_IsActiveFlag_CC1
AnnaBridge	145:64910690c574	3091	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3092	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3093	*/
AnnaBridge	145:64910690c574	3094	__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3095	{
AnnaBridge	145:64910690c574	3096	return (READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF));
AnnaBridge	145:64910690c574	3097	}
AnnaBridge	145:64910690c574	3098
AnnaBridge	145:64910690c574	3099	/**
AnnaBridge	145:64910690c574	3100	* @brief Clear the Capture/Compare 2 interrupt flag (CC2F).
AnnaBridge	145:64910690c574	3101	* @rmtoll SR CC2IF LL_TIM_ClearFlag_CC2
AnnaBridge	145:64910690c574	3102	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3103	* @retval None
AnnaBridge	145:64910690c574	3104	*/
AnnaBridge	145:64910690c574	3105	__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3106	{
AnnaBridge	145:64910690c574	3107	WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
AnnaBridge	145:64910690c574	3108	}
AnnaBridge	145:64910690c574	3109
AnnaBridge	145:64910690c574	3110	/**
AnnaBridge	145:64910690c574	3111	* @brief Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pending).
AnnaBridge	145:64910690c574	3112	* @rmtoll SR CC2IF LL_TIM_IsActiveFlag_CC2
AnnaBridge	145:64910690c574	3113	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3114	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3115	*/
AnnaBridge	145:64910690c574	3116	__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3117	{
AnnaBridge	145:64910690c574	3118	return (READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF));
AnnaBridge	145:64910690c574	3119	}
AnnaBridge	145:64910690c574	3120
AnnaBridge	145:64910690c574	3121	/**
AnnaBridge	145:64910690c574	3122	* @brief Clear the Capture/Compare 3 interrupt flag (CC3F).
AnnaBridge	145:64910690c574	3123	* @rmtoll SR CC3IF LL_TIM_ClearFlag_CC3
AnnaBridge	145:64910690c574	3124	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3125	* @retval None
AnnaBridge	145:64910690c574	3126	*/
AnnaBridge	145:64910690c574	3127	__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3128	{
AnnaBridge	145:64910690c574	3129	WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
AnnaBridge	145:64910690c574	3130	}
AnnaBridge	145:64910690c574	3131
AnnaBridge	145:64910690c574	3132	/**
AnnaBridge	145:64910690c574	3133	* @brief Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pending).
AnnaBridge	145:64910690c574	3134	* @rmtoll SR CC3IF LL_TIM_IsActiveFlag_CC3
AnnaBridge	145:64910690c574	3135	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3136	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3137	*/
AnnaBridge	145:64910690c574	3138	__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3139	{
AnnaBridge	145:64910690c574	3140	return (READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF));
AnnaBridge	145:64910690c574	3141	}
AnnaBridge	145:64910690c574	3142
AnnaBridge	145:64910690c574	3143	/**
AnnaBridge	145:64910690c574	3144	* @brief Clear the Capture/Compare 4 interrupt flag (CC4F).
AnnaBridge	145:64910690c574	3145	* @rmtoll SR CC4IF LL_TIM_ClearFlag_CC4
AnnaBridge	145:64910690c574	3146	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3147	* @retval None
AnnaBridge	145:64910690c574	3148	*/
AnnaBridge	145:64910690c574	3149	__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3150	{
AnnaBridge	145:64910690c574	3151	WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
AnnaBridge	145:64910690c574	3152	}
AnnaBridge	145:64910690c574	3153
AnnaBridge	145:64910690c574	3154	/**
AnnaBridge	145:64910690c574	3155	* @brief Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pending).
AnnaBridge	145:64910690c574	3156	* @rmtoll SR CC4IF LL_TIM_IsActiveFlag_CC4
AnnaBridge	145:64910690c574	3157	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3158	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3159	*/
AnnaBridge	145:64910690c574	3160	__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3161	{
AnnaBridge	145:64910690c574	3162	return (READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF));
AnnaBridge	145:64910690c574	3163	}
AnnaBridge	145:64910690c574	3164
AnnaBridge	145:64910690c574	3165	/**
AnnaBridge	145:64910690c574	3166	* @brief Clear the commutation interrupt flag (COMIF).
AnnaBridge	145:64910690c574	3167	* @rmtoll SR COMIF LL_TIM_ClearFlag_COM
AnnaBridge	145:64910690c574	3168	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3169	* @retval None
AnnaBridge	145:64910690c574	3170	*/
AnnaBridge	145:64910690c574	3171	__STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3172	{
AnnaBridge	145:64910690c574	3173	WRITE_REG(TIMx->SR, ~(TIM_SR_COMIF));
AnnaBridge	145:64910690c574	3174	}
AnnaBridge	145:64910690c574	3175
AnnaBridge	145:64910690c574	3176	/**
AnnaBridge	145:64910690c574	3177	* @brief Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending).
AnnaBridge	145:64910690c574	3178	* @rmtoll SR COMIF LL_TIM_IsActiveFlag_COM
AnnaBridge	145:64910690c574	3179	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3180	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3181	*/
AnnaBridge	145:64910690c574	3182	__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3183	{
AnnaBridge	145:64910690c574	3184	return (READ_BIT(TIMx->SR, TIM_SR_COMIF) == (TIM_SR_COMIF));
AnnaBridge	145:64910690c574	3185	}
AnnaBridge	145:64910690c574	3186
AnnaBridge	145:64910690c574	3187	/**
AnnaBridge	145:64910690c574	3188	* @brief Clear the trigger interrupt flag (TIF).
AnnaBridge	145:64910690c574	3189	* @rmtoll SR TIF LL_TIM_ClearFlag_TRIG
AnnaBridge	145:64910690c574	3190	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3191	* @retval None
AnnaBridge	145:64910690c574	3192	*/
AnnaBridge	145:64910690c574	3193	__STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3194	{
AnnaBridge	145:64910690c574	3195	WRITE_REG(TIMx->SR, ~(TIM_SR_TIF));
AnnaBridge	145:64910690c574	3196	}
AnnaBridge	145:64910690c574	3197
AnnaBridge	145:64910690c574	3198	/**
AnnaBridge	145:64910690c574	3199	* @brief Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending).
AnnaBridge	145:64910690c574	3200	* @rmtoll SR TIF LL_TIM_IsActiveFlag_TRIG
AnnaBridge	145:64910690c574	3201	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3202	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3203	*/
AnnaBridge	145:64910690c574	3204	__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3205	{
AnnaBridge	145:64910690c574	3206	return (READ_BIT(TIMx->SR, TIM_SR_TIF) == (TIM_SR_TIF));
AnnaBridge	145:64910690c574	3207	}
AnnaBridge	145:64910690c574	3208
AnnaBridge	145:64910690c574	3209	/**
AnnaBridge	145:64910690c574	3210	* @brief Clear the break interrupt flag (BIF).
AnnaBridge	145:64910690c574	3211	* @rmtoll SR BIF LL_TIM_ClearFlag_BRK
AnnaBridge	145:64910690c574	3212	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3213	* @retval None
AnnaBridge	145:64910690c574	3214	*/
AnnaBridge	145:64910690c574	3215	__STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3216	{
AnnaBridge	145:64910690c574	3217	WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
AnnaBridge	145:64910690c574	3218	}
AnnaBridge	145:64910690c574	3219
AnnaBridge	145:64910690c574	3220	/**
AnnaBridge	145:64910690c574	3221	* @brief Indicate whether break interrupt flag (BIF) is set (break interrupt is pending).
AnnaBridge	145:64910690c574	3222	* @rmtoll SR BIF LL_TIM_IsActiveFlag_BRK
AnnaBridge	145:64910690c574	3223	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3224	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3225	*/
AnnaBridge	145:64910690c574	3226	__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3227	{
AnnaBridge	145:64910690c574	3228	return (READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF));
AnnaBridge	145:64910690c574	3229	}
AnnaBridge	145:64910690c574	3230
AnnaBridge	145:64910690c574	3231	/**
AnnaBridge	145:64910690c574	3232	* @brief Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF).
AnnaBridge	145:64910690c574	3233	* @rmtoll SR CC1OF LL_TIM_ClearFlag_CC1OVR
AnnaBridge	145:64910690c574	3234	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3235	* @retval None
AnnaBridge	145:64910690c574	3236	*/
AnnaBridge	145:64910690c574	3237	__STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3238	{
AnnaBridge	145:64910690c574	3239	WRITE_REG(TIMx->SR, ~(TIM_SR_CC1OF));
AnnaBridge	145:64910690c574	3240	}
AnnaBridge	145:64910690c574	3241
AnnaBridge	145:64910690c574	3242	/**
AnnaBridge	145:64910690c574	3243	* @brief Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set (Capture/Compare 1 interrupt is pending).
AnnaBridge	145:64910690c574	3244	* @rmtoll SR CC1OF LL_TIM_IsActiveFlag_CC1OVR
AnnaBridge	145:64910690c574	3245	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3246	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3247	*/
AnnaBridge	145:64910690c574	3248	__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3249	{
AnnaBridge	145:64910690c574	3250	return (READ_BIT(TIMx->SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF));
AnnaBridge	145:64910690c574	3251	}
AnnaBridge	145:64910690c574	3252
AnnaBridge	145:64910690c574	3253	/**
AnnaBridge	145:64910690c574	3254	* @brief Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF).
AnnaBridge	145:64910690c574	3255	* @rmtoll SR CC2OF LL_TIM_ClearFlag_CC2OVR
AnnaBridge	145:64910690c574	3256	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3257	* @retval None
AnnaBridge	145:64910690c574	3258	*/
AnnaBridge	145:64910690c574	3259	__STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3260	{
AnnaBridge	145:64910690c574	3261	WRITE_REG(TIMx->SR, ~(TIM_SR_CC2OF));
AnnaBridge	145:64910690c574	3262	}
AnnaBridge	145:64910690c574	3263
AnnaBridge	145:64910690c574	3264	/**
AnnaBridge	145:64910690c574	3265	* @brief Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set (Capture/Compare 2 over-capture interrupt is pending).
AnnaBridge	145:64910690c574	3266	* @rmtoll SR CC2OF LL_TIM_IsActiveFlag_CC2OVR
AnnaBridge	145:64910690c574	3267	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3268	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3269	*/
AnnaBridge	145:64910690c574	3270	__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3271	{
AnnaBridge	145:64910690c574	3272	return (READ_BIT(TIMx->SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF));
AnnaBridge	145:64910690c574	3273	}
AnnaBridge	145:64910690c574	3274
AnnaBridge	145:64910690c574	3275	/**
AnnaBridge	145:64910690c574	3276	* @brief Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF).
AnnaBridge	145:64910690c574	3277	* @rmtoll SR CC3OF LL_TIM_ClearFlag_CC3OVR
AnnaBridge	145:64910690c574	3278	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3279	* @retval None
AnnaBridge	145:64910690c574	3280	*/
AnnaBridge	145:64910690c574	3281	__STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3282	{
AnnaBridge	145:64910690c574	3283	WRITE_REG(TIMx->SR, ~(TIM_SR_CC3OF));
AnnaBridge	145:64910690c574	3284	}
AnnaBridge	145:64910690c574	3285
AnnaBridge	145:64910690c574	3286	/**
AnnaBridge	145:64910690c574	3287	* @brief Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set (Capture/Compare 3 over-capture interrupt is pending).
AnnaBridge	145:64910690c574	3288	* @rmtoll SR CC3OF LL_TIM_IsActiveFlag_CC3OVR
AnnaBridge	145:64910690c574	3289	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3290	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3291	*/
AnnaBridge	145:64910690c574	3292	__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3293	{
AnnaBridge	145:64910690c574	3294	return (READ_BIT(TIMx->SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF));
AnnaBridge	145:64910690c574	3295	}
AnnaBridge	145:64910690c574	3296
AnnaBridge	145:64910690c574	3297	/**
AnnaBridge	145:64910690c574	3298	* @brief Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF).
AnnaBridge	145:64910690c574	3299	* @rmtoll SR CC4OF LL_TIM_ClearFlag_CC4OVR
AnnaBridge	145:64910690c574	3300	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3301	* @retval None
AnnaBridge	145:64910690c574	3302	*/
AnnaBridge	145:64910690c574	3303	__STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3304	{
AnnaBridge	145:64910690c574	3305	WRITE_REG(TIMx->SR, ~(TIM_SR_CC4OF));
AnnaBridge	145:64910690c574	3306	}
AnnaBridge	145:64910690c574	3307
AnnaBridge	145:64910690c574	3308	/**
AnnaBridge	145:64910690c574	3309	* @brief Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set (Capture/Compare 4 over-capture interrupt is pending).
AnnaBridge	145:64910690c574	3310	* @rmtoll SR CC4OF LL_TIM_IsActiveFlag_CC4OVR
AnnaBridge	145:64910690c574	3311	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3312	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3313	*/
AnnaBridge	145:64910690c574	3314	__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3315	{
AnnaBridge	145:64910690c574	3316	return (READ_BIT(TIMx->SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF));
AnnaBridge	145:64910690c574	3317	}
AnnaBridge	145:64910690c574	3318
AnnaBridge	145:64910690c574	3319	/**
AnnaBridge	145:64910690c574	3320	* @}
AnnaBridge	145:64910690c574	3321	*/
AnnaBridge	145:64910690c574	3322
AnnaBridge	145:64910690c574	3323	/** @defgroup TIM_LL_EF_IT_Management IT-Management
AnnaBridge	145:64910690c574	3324	* @{
AnnaBridge	145:64910690c574	3325	*/
AnnaBridge	145:64910690c574	3326	/**
AnnaBridge	145:64910690c574	3327	* @brief Enable update interrupt (UIE).
AnnaBridge	145:64910690c574	3328	* @rmtoll DIER UIE LL_TIM_EnableIT_UPDATE
AnnaBridge	145:64910690c574	3329	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3330	* @retval None
AnnaBridge	145:64910690c574	3331	*/
AnnaBridge	145:64910690c574	3332	__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3333	{
AnnaBridge	145:64910690c574	3334	SET_BIT(TIMx->DIER, TIM_DIER_UIE);
AnnaBridge	145:64910690c574	3335	}
AnnaBridge	145:64910690c574	3336
AnnaBridge	145:64910690c574	3337	/**
AnnaBridge	145:64910690c574	3338	* @brief Disable update interrupt (UIE).
AnnaBridge	145:64910690c574	3339	* @rmtoll DIER UIE LL_TIM_DisableIT_UPDATE
AnnaBridge	145:64910690c574	3340	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3341	* @retval None
AnnaBridge	145:64910690c574	3342	*/
AnnaBridge	145:64910690c574	3343	__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3344	{
AnnaBridge	145:64910690c574	3345	CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
AnnaBridge	145:64910690c574	3346	}
AnnaBridge	145:64910690c574	3347
AnnaBridge	145:64910690c574	3348	/**
AnnaBridge	145:64910690c574	3349	* @brief Indicates whether the update interrupt (UIE) is enabled.
AnnaBridge	145:64910690c574	3350	* @rmtoll DIER UIE LL_TIM_IsEnabledIT_UPDATE
AnnaBridge	145:64910690c574	3351	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3352	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3353	*/
AnnaBridge	145:64910690c574	3354	__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3355	{
AnnaBridge	145:64910690c574	3356	return (READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE));
AnnaBridge	145:64910690c574	3357	}
AnnaBridge	145:64910690c574	3358
AnnaBridge	145:64910690c574	3359	/**
AnnaBridge	145:64910690c574	3360	* @brief Enable capture/compare 1 interrupt (CC1IE).
AnnaBridge	145:64910690c574	3361	* @rmtoll DIER CC1IE LL_TIM_EnableIT_CC1
AnnaBridge	145:64910690c574	3362	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3363	* @retval None
AnnaBridge	145:64910690c574	3364	*/
AnnaBridge	145:64910690c574	3365	__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3366	{
AnnaBridge	145:64910690c574	3367	SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
AnnaBridge	145:64910690c574	3368	}
AnnaBridge	145:64910690c574	3369
AnnaBridge	145:64910690c574	3370	/**
AnnaBridge	145:64910690c574	3371	* @brief Disable capture/compare 1 interrupt (CC1IE).
AnnaBridge	145:64910690c574	3372	* @rmtoll DIER CC1IE LL_TIM_DisableIT_CC1
AnnaBridge	145:64910690c574	3373	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3374	* @retval None
AnnaBridge	145:64910690c574	3375	*/
AnnaBridge	145:64910690c574	3376	__STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3377	{
AnnaBridge	145:64910690c574	3378	CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
AnnaBridge	145:64910690c574	3379	}
AnnaBridge	145:64910690c574	3380
AnnaBridge	145:64910690c574	3381	/**
AnnaBridge	145:64910690c574	3382	* @brief Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled.
AnnaBridge	145:64910690c574	3383	* @rmtoll DIER CC1IE LL_TIM_IsEnabledIT_CC1
AnnaBridge	145:64910690c574	3384	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3385	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3386	*/
AnnaBridge	145:64910690c574	3387	__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3388	{
AnnaBridge	145:64910690c574	3389	return (READ_BIT(TIMx->DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE));
AnnaBridge	145:64910690c574	3390	}
AnnaBridge	145:64910690c574	3391
AnnaBridge	145:64910690c574	3392	/**
AnnaBridge	145:64910690c574	3393	* @brief Enable capture/compare 2 interrupt (CC2IE).
AnnaBridge	145:64910690c574	3394	* @rmtoll DIER CC2IE LL_TIM_EnableIT_CC2
AnnaBridge	145:64910690c574	3395	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3396	* @retval None
AnnaBridge	145:64910690c574	3397	*/
AnnaBridge	145:64910690c574	3398	__STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3399	{
AnnaBridge	145:64910690c574	3400	SET_BIT(TIMx->DIER, TIM_DIER_CC2IE);
AnnaBridge	145:64910690c574	3401	}
AnnaBridge	145:64910690c574	3402
AnnaBridge	145:64910690c574	3403	/**
AnnaBridge	145:64910690c574	3404	* @brief Disable capture/compare 2 interrupt (CC2IE).
AnnaBridge	145:64910690c574	3405	* @rmtoll DIER CC2IE LL_TIM_DisableIT_CC2
AnnaBridge	145:64910690c574	3406	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3407	* @retval None
AnnaBridge	145:64910690c574	3408	*/
AnnaBridge	145:64910690c574	3409	__STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3410	{
AnnaBridge	145:64910690c574	3411	CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2IE);
AnnaBridge	145:64910690c574	3412	}
AnnaBridge	145:64910690c574	3413
AnnaBridge	145:64910690c574	3414	/**
AnnaBridge	145:64910690c574	3415	* @brief Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled.
AnnaBridge	145:64910690c574	3416	* @rmtoll DIER CC2IE LL_TIM_IsEnabledIT_CC2
AnnaBridge	145:64910690c574	3417	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3418	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3419	*/
AnnaBridge	145:64910690c574	3420	__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3421	{
AnnaBridge	145:64910690c574	3422	return (READ_BIT(TIMx->DIER, TIM_DIER_CC2IE) == (TIM_DIER_CC2IE));
AnnaBridge	145:64910690c574	3423	}
AnnaBridge	145:64910690c574	3424
AnnaBridge	145:64910690c574	3425	/**
AnnaBridge	145:64910690c574	3426	* @brief Enable capture/compare 3 interrupt (CC3IE).
AnnaBridge	145:64910690c574	3427	* @rmtoll DIER CC3IE LL_TIM_EnableIT_CC3
AnnaBridge	145:64910690c574	3428	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3429	* @retval None
AnnaBridge	145:64910690c574	3430	*/
AnnaBridge	145:64910690c574	3431	__STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3432	{
AnnaBridge	145:64910690c574	3433	SET_BIT(TIMx->DIER, TIM_DIER_CC3IE);
AnnaBridge	145:64910690c574	3434	}
AnnaBridge	145:64910690c574	3435
AnnaBridge	145:64910690c574	3436	/**
AnnaBridge	145:64910690c574	3437	* @brief Disable capture/compare 3 interrupt (CC3IE).
AnnaBridge	145:64910690c574	3438	* @rmtoll DIER CC3IE LL_TIM_DisableIT_CC3
AnnaBridge	145:64910690c574	3439	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3440	* @retval None
AnnaBridge	145:64910690c574	3441	*/
AnnaBridge	145:64910690c574	3442	__STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3443	{
AnnaBridge	145:64910690c574	3444	CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3IE);
AnnaBridge	145:64910690c574	3445	}
AnnaBridge	145:64910690c574	3446
AnnaBridge	145:64910690c574	3447	/**
AnnaBridge	145:64910690c574	3448	* @brief Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled.
AnnaBridge	145:64910690c574	3449	* @rmtoll DIER CC3IE LL_TIM_IsEnabledIT_CC3
AnnaBridge	145:64910690c574	3450	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3451	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3452	*/
AnnaBridge	145:64910690c574	3453	__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3454	{
AnnaBridge	145:64910690c574	3455	return (READ_BIT(TIMx->DIER, TIM_DIER_CC3IE) == (TIM_DIER_CC3IE));
AnnaBridge	145:64910690c574	3456	}
AnnaBridge	145:64910690c574	3457
AnnaBridge	145:64910690c574	3458	/**
AnnaBridge	145:64910690c574	3459	* @brief Enable capture/compare 4 interrupt (CC4IE).
AnnaBridge	145:64910690c574	3460	* @rmtoll DIER CC4IE LL_TIM_EnableIT_CC4
AnnaBridge	145:64910690c574	3461	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3462	* @retval None
AnnaBridge	145:64910690c574	3463	*/
AnnaBridge	145:64910690c574	3464	__STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3465	{
AnnaBridge	145:64910690c574	3466	SET_BIT(TIMx->DIER, TIM_DIER_CC4IE);
AnnaBridge	145:64910690c574	3467	}
AnnaBridge	145:64910690c574	3468
AnnaBridge	145:64910690c574	3469	/**
AnnaBridge	145:64910690c574	3470	* @brief Disable capture/compare 4 interrupt (CC4IE).
AnnaBridge	145:64910690c574	3471	* @rmtoll DIER CC4IE LL_TIM_DisableIT_CC4
AnnaBridge	145:64910690c574	3472	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3473	* @retval None
AnnaBridge	145:64910690c574	3474	*/
AnnaBridge	145:64910690c574	3475	__STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3476	{
AnnaBridge	145:64910690c574	3477	CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4IE);
AnnaBridge	145:64910690c574	3478	}
AnnaBridge	145:64910690c574	3479
AnnaBridge	145:64910690c574	3480	/**
AnnaBridge	145:64910690c574	3481	* @brief Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled.
AnnaBridge	145:64910690c574	3482	* @rmtoll DIER CC4IE LL_TIM_IsEnabledIT_CC4
AnnaBridge	145:64910690c574	3483	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3484	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3485	*/
AnnaBridge	145:64910690c574	3486	__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3487	{
AnnaBridge	145:64910690c574	3488	return (READ_BIT(TIMx->DIER, TIM_DIER_CC4IE) == (TIM_DIER_CC4IE));
AnnaBridge	145:64910690c574	3489	}
AnnaBridge	145:64910690c574	3490
AnnaBridge	145:64910690c574	3491	/**
AnnaBridge	145:64910690c574	3492	* @brief Enable commutation interrupt (COMIE).
AnnaBridge	145:64910690c574	3493	* @rmtoll DIER COMIE LL_TIM_EnableIT_COM
AnnaBridge	145:64910690c574	3494	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3495	* @retval None
AnnaBridge	145:64910690c574	3496	*/
AnnaBridge	145:64910690c574	3497	__STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3498	{
AnnaBridge	145:64910690c574	3499	SET_BIT(TIMx->DIER, TIM_DIER_COMIE);
AnnaBridge	145:64910690c574	3500	}
AnnaBridge	145:64910690c574	3501
AnnaBridge	145:64910690c574	3502	/**
AnnaBridge	145:64910690c574	3503	* @brief Disable commutation interrupt (COMIE).
AnnaBridge	145:64910690c574	3504	* @rmtoll DIER COMIE LL_TIM_DisableIT_COM
AnnaBridge	145:64910690c574	3505	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3506	* @retval None
AnnaBridge	145:64910690c574	3507	*/
AnnaBridge	145:64910690c574	3508	__STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3509	{
AnnaBridge	145:64910690c574	3510	CLEAR_BIT(TIMx->DIER, TIM_DIER_COMIE);
AnnaBridge	145:64910690c574	3511	}
AnnaBridge	145:64910690c574	3512
AnnaBridge	145:64910690c574	3513	/**
AnnaBridge	145:64910690c574	3514	* @brief Indicates whether the commutation interrupt (COMIE) is enabled.
AnnaBridge	145:64910690c574	3515	* @rmtoll DIER COMIE LL_TIM_IsEnabledIT_COM
AnnaBridge	145:64910690c574	3516	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3517	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3518	*/
AnnaBridge	145:64910690c574	3519	__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3520	{
AnnaBridge	145:64910690c574	3521	return (READ_BIT(TIMx->DIER, TIM_DIER_COMIE) == (TIM_DIER_COMIE));
AnnaBridge	145:64910690c574	3522	}
AnnaBridge	145:64910690c574	3523
AnnaBridge	145:64910690c574	3524	/**
AnnaBridge	145:64910690c574	3525	* @brief Enable trigger interrupt (TIE).
AnnaBridge	145:64910690c574	3526	* @rmtoll DIER TIE LL_TIM_EnableIT_TRIG
AnnaBridge	145:64910690c574	3527	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3528	* @retval None
AnnaBridge	145:64910690c574	3529	*/
AnnaBridge	145:64910690c574	3530	__STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3531	{
AnnaBridge	145:64910690c574	3532	SET_BIT(TIMx->DIER, TIM_DIER_TIE);
AnnaBridge	145:64910690c574	3533	}
AnnaBridge	145:64910690c574	3534
AnnaBridge	145:64910690c574	3535	/**
AnnaBridge	145:64910690c574	3536	* @brief Disable trigger interrupt (TIE).
AnnaBridge	145:64910690c574	3537	* @rmtoll DIER TIE LL_TIM_DisableIT_TRIG
AnnaBridge	145:64910690c574	3538	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3539	* @retval None
AnnaBridge	145:64910690c574	3540	*/
AnnaBridge	145:64910690c574	3541	__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3542	{
AnnaBridge	145:64910690c574	3543	CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
AnnaBridge	145:64910690c574	3544	}
AnnaBridge	145:64910690c574	3545
AnnaBridge	145:64910690c574	3546	/**
AnnaBridge	145:64910690c574	3547	* @brief Indicates whether the trigger interrupt (TIE) is enabled.
AnnaBridge	145:64910690c574	3548	* @rmtoll DIER TIE LL_TIM_IsEnabledIT_TRIG
AnnaBridge	145:64910690c574	3549	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3550	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3551	*/
AnnaBridge	145:64910690c574	3552	__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3553	{
AnnaBridge	145:64910690c574	3554	return (READ_BIT(TIMx->DIER, TIM_DIER_TIE) == (TIM_DIER_TIE));
AnnaBridge	145:64910690c574	3555	}
AnnaBridge	145:64910690c574	3556
AnnaBridge	145:64910690c574	3557	/**
AnnaBridge	145:64910690c574	3558	* @brief Enable break interrupt (BIE).
AnnaBridge	145:64910690c574	3559	* @rmtoll DIER BIE LL_TIM_EnableIT_BRK
AnnaBridge	145:64910690c574	3560	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3561	* @retval None
AnnaBridge	145:64910690c574	3562	*/
AnnaBridge	145:64910690c574	3563	__STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3564	{
AnnaBridge	145:64910690c574	3565	SET_BIT(TIMx->DIER, TIM_DIER_BIE);
AnnaBridge	145:64910690c574	3566	}
AnnaBridge	145:64910690c574	3567
AnnaBridge	145:64910690c574	3568	/**
AnnaBridge	145:64910690c574	3569	* @brief Disable break interrupt (BIE).
AnnaBridge	145:64910690c574	3570	* @rmtoll DIER BIE LL_TIM_DisableIT_BRK
AnnaBridge	145:64910690c574	3571	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3572	* @retval None
AnnaBridge	145:64910690c574	3573	*/
AnnaBridge	145:64910690c574	3574	__STATIC_INLINE void LL_TIM_DisableIT_BRK(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3575	{
AnnaBridge	145:64910690c574	3576	CLEAR_BIT(TIMx->DIER, TIM_DIER_BIE);
AnnaBridge	145:64910690c574	3577	}
AnnaBridge	145:64910690c574	3578
AnnaBridge	145:64910690c574	3579	/**
AnnaBridge	145:64910690c574	3580	* @brief Indicates whether the break interrupt (BIE) is enabled.
AnnaBridge	145:64910690c574	3581	* @rmtoll DIER BIE LL_TIM_IsEnabledIT_BRK
AnnaBridge	145:64910690c574	3582	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3583	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3584	*/
AnnaBridge	145:64910690c574	3585	__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3586	{
AnnaBridge	145:64910690c574	3587	return (READ_BIT(TIMx->DIER, TIM_DIER_BIE) == (TIM_DIER_BIE));
AnnaBridge	145:64910690c574	3588	}
AnnaBridge	145:64910690c574	3589
AnnaBridge	145:64910690c574	3590	/**
AnnaBridge	145:64910690c574	3591	* @}
AnnaBridge	145:64910690c574	3592	*/
AnnaBridge	145:64910690c574	3593
AnnaBridge	145:64910690c574	3594	/** @defgroup TIM_LL_EF_DMA_Management DMA-Management
AnnaBridge	145:64910690c574	3595	* @{
AnnaBridge	145:64910690c574	3596	*/
AnnaBridge	145:64910690c574	3597	/**
AnnaBridge	145:64910690c574	3598	* @brief Enable update DMA request (UDE).
AnnaBridge	145:64910690c574	3599	* @rmtoll DIER UDE LL_TIM_EnableDMAReq_UPDATE
AnnaBridge	145:64910690c574	3600	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3601	* @retval None
AnnaBridge	145:64910690c574	3602	*/
AnnaBridge	145:64910690c574	3603	__STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3604	{
AnnaBridge	145:64910690c574	3605	SET_BIT(TIMx->DIER, TIM_DIER_UDE);
AnnaBridge	145:64910690c574	3606	}
AnnaBridge	145:64910690c574	3607
AnnaBridge	145:64910690c574	3608	/**
AnnaBridge	145:64910690c574	3609	* @brief Disable update DMA request (UDE).
AnnaBridge	145:64910690c574	3610	* @rmtoll DIER UDE LL_TIM_DisableDMAReq_UPDATE
AnnaBridge	145:64910690c574	3611	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3612	* @retval None
AnnaBridge	145:64910690c574	3613	*/
AnnaBridge	145:64910690c574	3614	__STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3615	{
AnnaBridge	145:64910690c574	3616	CLEAR_BIT(TIMx->DIER, TIM_DIER_UDE);
AnnaBridge	145:64910690c574	3617	}
AnnaBridge	145:64910690c574	3618
AnnaBridge	145:64910690c574	3619	/**
AnnaBridge	145:64910690c574	3620	* @brief Indicates whether the update DMA request (UDE) is enabled.
AnnaBridge	145:64910690c574	3621	* @rmtoll DIER UDE LL_TIM_IsEnabledDMAReq_UPDATE
AnnaBridge	145:64910690c574	3622	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3623	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3624	*/
AnnaBridge	145:64910690c574	3625	__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3626	{
AnnaBridge	145:64910690c574	3627	return (READ_BIT(TIMx->DIER, TIM_DIER_UDE) == (TIM_DIER_UDE));
AnnaBridge	145:64910690c574	3628	}
AnnaBridge	145:64910690c574	3629
AnnaBridge	145:64910690c574	3630	/**
AnnaBridge	145:64910690c574	3631	* @brief Enable capture/compare 1 DMA request (CC1DE).
AnnaBridge	145:64910690c574	3632	* @rmtoll DIER CC1DE LL_TIM_EnableDMAReq_CC1
AnnaBridge	145:64910690c574	3633	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3634	* @retval None
AnnaBridge	145:64910690c574	3635	*/
AnnaBridge	145:64910690c574	3636	__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3637	{
AnnaBridge	145:64910690c574	3638	SET_BIT(TIMx->DIER, TIM_DIER_CC1DE);
AnnaBridge	145:64910690c574	3639	}
AnnaBridge	145:64910690c574	3640
AnnaBridge	145:64910690c574	3641	/**
AnnaBridge	145:64910690c574	3642	* @brief Disable capture/compare 1 DMA request (CC1DE).
AnnaBridge	145:64910690c574	3643	* @rmtoll DIER CC1DE LL_TIM_DisableDMAReq_CC1
AnnaBridge	145:64910690c574	3644	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3645	* @retval None
AnnaBridge	145:64910690c574	3646	*/
AnnaBridge	145:64910690c574	3647	__STATIC_INLINE void LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3648	{
AnnaBridge	145:64910690c574	3649	CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1DE);
AnnaBridge	145:64910690c574	3650	}
AnnaBridge	145:64910690c574	3651
AnnaBridge	145:64910690c574	3652	/**
AnnaBridge	145:64910690c574	3653	* @brief Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled.
AnnaBridge	145:64910690c574	3654	* @rmtoll DIER CC1DE LL_TIM_IsEnabledDMAReq_CC1
AnnaBridge	145:64910690c574	3655	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3656	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3657	*/
AnnaBridge	145:64910690c574	3658	__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3659	{
AnnaBridge	145:64910690c574	3660	return (READ_BIT(TIMx->DIER, TIM_DIER_CC1DE) == (TIM_DIER_CC1DE));
AnnaBridge	145:64910690c574	3661	}
AnnaBridge	145:64910690c574	3662
AnnaBridge	145:64910690c574	3663	/**
AnnaBridge	145:64910690c574	3664	* @brief Enable capture/compare 2 DMA request (CC2DE).
AnnaBridge	145:64910690c574	3665	* @rmtoll DIER CC2DE LL_TIM_EnableDMAReq_CC2
AnnaBridge	145:64910690c574	3666	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3667	* @retval None
AnnaBridge	145:64910690c574	3668	*/
AnnaBridge	145:64910690c574	3669	__STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3670	{
AnnaBridge	145:64910690c574	3671	SET_BIT(TIMx->DIER, TIM_DIER_CC2DE);
AnnaBridge	145:64910690c574	3672	}
AnnaBridge	145:64910690c574	3673
AnnaBridge	145:64910690c574	3674	/**
AnnaBridge	145:64910690c574	3675	* @brief Disable capture/compare 2 DMA request (CC2DE).
AnnaBridge	145:64910690c574	3676	* @rmtoll DIER CC2DE LL_TIM_DisableDMAReq_CC2
AnnaBridge	145:64910690c574	3677	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3678	* @retval None
AnnaBridge	145:64910690c574	3679	*/
AnnaBridge	145:64910690c574	3680	__STATIC_INLINE void LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3681	{
AnnaBridge	145:64910690c574	3682	CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2DE);
AnnaBridge	145:64910690c574	3683	}
AnnaBridge	145:64910690c574	3684
AnnaBridge	145:64910690c574	3685	/**
AnnaBridge	145:64910690c574	3686	* @brief Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled.
AnnaBridge	145:64910690c574	3687	* @rmtoll DIER CC2DE LL_TIM_IsEnabledDMAReq_CC2
AnnaBridge	145:64910690c574	3688	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3689	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3690	*/
AnnaBridge	145:64910690c574	3691	__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3692	{
AnnaBridge	145:64910690c574	3693	return (READ_BIT(TIMx->DIER, TIM_DIER_CC2DE) == (TIM_DIER_CC2DE));
AnnaBridge	145:64910690c574	3694	}
AnnaBridge	145:64910690c574	3695
AnnaBridge	145:64910690c574	3696	/**
AnnaBridge	145:64910690c574	3697	* @brief Enable capture/compare 3 DMA request (CC3DE).
AnnaBridge	145:64910690c574	3698	* @rmtoll DIER CC3DE LL_TIM_EnableDMAReq_CC3
AnnaBridge	145:64910690c574	3699	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3700	* @retval None
AnnaBridge	145:64910690c574	3701	*/
AnnaBridge	145:64910690c574	3702	__STATIC_INLINE void LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3703	{
AnnaBridge	145:64910690c574	3704	SET_BIT(TIMx->DIER, TIM_DIER_CC3DE);
AnnaBridge	145:64910690c574	3705	}
AnnaBridge	145:64910690c574	3706
AnnaBridge	145:64910690c574	3707	/**
AnnaBridge	145:64910690c574	3708	* @brief Disable capture/compare 3 DMA request (CC3DE).
AnnaBridge	145:64910690c574	3709	* @rmtoll DIER CC3DE LL_TIM_DisableDMAReq_CC3
AnnaBridge	145:64910690c574	3710	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3711	* @retval None
AnnaBridge	145:64910690c574	3712	*/
AnnaBridge	145:64910690c574	3713	__STATIC_INLINE void LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3714	{
AnnaBridge	145:64910690c574	3715	CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3DE);
AnnaBridge	145:64910690c574	3716	}
AnnaBridge	145:64910690c574	3717
AnnaBridge	145:64910690c574	3718	/**
AnnaBridge	145:64910690c574	3719	* @brief Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled.
AnnaBridge	145:64910690c574	3720	* @rmtoll DIER CC3DE LL_TIM_IsEnabledDMAReq_CC3
AnnaBridge	145:64910690c574	3721	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3722	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3723	*/
AnnaBridge	145:64910690c574	3724	__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3725	{
AnnaBridge	145:64910690c574	3726	return (READ_BIT(TIMx->DIER, TIM_DIER_CC3DE) == (TIM_DIER_CC3DE));
AnnaBridge	145:64910690c574	3727	}
AnnaBridge	145:64910690c574	3728
AnnaBridge	145:64910690c574	3729	/**
AnnaBridge	145:64910690c574	3730	* @brief Enable capture/compare 4 DMA request (CC4DE).
AnnaBridge	145:64910690c574	3731	* @rmtoll DIER CC4DE LL_TIM_EnableDMAReq_CC4
AnnaBridge	145:64910690c574	3732	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3733	* @retval None
AnnaBridge	145:64910690c574	3734	*/
AnnaBridge	145:64910690c574	3735	__STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3736	{
AnnaBridge	145:64910690c574	3737	SET_BIT(TIMx->DIER, TIM_DIER_CC4DE);
AnnaBridge	145:64910690c574	3738	}
AnnaBridge	145:64910690c574	3739
AnnaBridge	145:64910690c574	3740	/**
AnnaBridge	145:64910690c574	3741	* @brief Disable capture/compare 4 DMA request (CC4DE).
AnnaBridge	145:64910690c574	3742	* @rmtoll DIER CC4DE LL_TIM_DisableDMAReq_CC4
AnnaBridge	145:64910690c574	3743	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3744	* @retval None
AnnaBridge	145:64910690c574	3745	*/
AnnaBridge	145:64910690c574	3746	__STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3747	{
AnnaBridge	145:64910690c574	3748	CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4DE);
AnnaBridge	145:64910690c574	3749	}
AnnaBridge	145:64910690c574	3750
AnnaBridge	145:64910690c574	3751	/**
AnnaBridge	145:64910690c574	3752	* @brief Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled.
AnnaBridge	145:64910690c574	3753	* @rmtoll DIER CC4DE LL_TIM_IsEnabledDMAReq_CC4
AnnaBridge	145:64910690c574	3754	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3755	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3756	*/
AnnaBridge	145:64910690c574	3757	__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3758	{
AnnaBridge	145:64910690c574	3759	return (READ_BIT(TIMx->DIER, TIM_DIER_CC4DE) == (TIM_DIER_CC4DE));
AnnaBridge	145:64910690c574	3760	}
AnnaBridge	145:64910690c574	3761
AnnaBridge	145:64910690c574	3762	/**
AnnaBridge	145:64910690c574	3763	* @brief Enable commutation DMA request (COMDE).
AnnaBridge	145:64910690c574	3764	* @rmtoll DIER COMDE LL_TIM_EnableDMAReq_COM
AnnaBridge	145:64910690c574	3765	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3766	* @retval None
AnnaBridge	145:64910690c574	3767	*/
AnnaBridge	145:64910690c574	3768	__STATIC_INLINE void LL_TIM_EnableDMAReq_COM(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3769	{
AnnaBridge	145:64910690c574	3770	SET_BIT(TIMx->DIER, TIM_DIER_COMDE);
AnnaBridge	145:64910690c574	3771	}
AnnaBridge	145:64910690c574	3772
AnnaBridge	145:64910690c574	3773	/**
AnnaBridge	145:64910690c574	3774	* @brief Disable commutation DMA request (COMDE).
AnnaBridge	145:64910690c574	3775	* @rmtoll DIER COMDE LL_TIM_DisableDMAReq_COM
AnnaBridge	145:64910690c574	3776	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3777	* @retval None
AnnaBridge	145:64910690c574	3778	*/
AnnaBridge	145:64910690c574	3779	__STATIC_INLINE void LL_TIM_DisableDMAReq_COM(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3780	{
AnnaBridge	145:64910690c574	3781	CLEAR_BIT(TIMx->DIER, TIM_DIER_COMDE);
AnnaBridge	145:64910690c574	3782	}
AnnaBridge	145:64910690c574	3783
AnnaBridge	145:64910690c574	3784	/**
AnnaBridge	145:64910690c574	3785	* @brief Indicates whether the commutation DMA request (COMDE) is enabled.
AnnaBridge	145:64910690c574	3786	* @rmtoll DIER COMDE LL_TIM_IsEnabledDMAReq_COM
AnnaBridge	145:64910690c574	3787	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3788	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3789	*/
AnnaBridge	145:64910690c574	3790	__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3791	{
AnnaBridge	145:64910690c574	3792	return (READ_BIT(TIMx->DIER, TIM_DIER_COMDE) == (TIM_DIER_COMDE));
AnnaBridge	145:64910690c574	3793	}
AnnaBridge	145:64910690c574	3794
AnnaBridge	145:64910690c574	3795	/**
AnnaBridge	145:64910690c574	3796	* @brief Enable trigger interrupt (TDE).
AnnaBridge	145:64910690c574	3797	* @rmtoll DIER TDE LL_TIM_EnableDMAReq_TRIG
AnnaBridge	145:64910690c574	3798	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3799	* @retval None
AnnaBridge	145:64910690c574	3800	*/
AnnaBridge	145:64910690c574	3801	__STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3802	{
AnnaBridge	145:64910690c574	3803	SET_BIT(TIMx->DIER, TIM_DIER_TDE);
AnnaBridge	145:64910690c574	3804	}
AnnaBridge	145:64910690c574	3805
AnnaBridge	145:64910690c574	3806	/**
AnnaBridge	145:64910690c574	3807	* @brief Disable trigger interrupt (TDE).
AnnaBridge	145:64910690c574	3808	* @rmtoll DIER TDE LL_TIM_DisableDMAReq_TRIG
AnnaBridge	145:64910690c574	3809	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3810	* @retval None
AnnaBridge	145:64910690c574	3811	*/
AnnaBridge	145:64910690c574	3812	__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3813	{
AnnaBridge	145:64910690c574	3814	CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
AnnaBridge	145:64910690c574	3815	}
AnnaBridge	145:64910690c574	3816
AnnaBridge	145:64910690c574	3817	/**
AnnaBridge	145:64910690c574	3818	* @brief Indicates whether the trigger interrupt (TDE) is enabled.
AnnaBridge	145:64910690c574	3819	* @rmtoll DIER TDE LL_TIM_IsEnabledDMAReq_TRIG
AnnaBridge	145:64910690c574	3820	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3821	* @retval State of bit (1 or 0).
AnnaBridge	145:64910690c574	3822	*/
AnnaBridge	145:64910690c574	3823	__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3824	{
AnnaBridge	145:64910690c574	3825	return (READ_BIT(TIMx->DIER, TIM_DIER_TDE) == (TIM_DIER_TDE));
AnnaBridge	145:64910690c574	3826	}
AnnaBridge	145:64910690c574	3827
AnnaBridge	145:64910690c574	3828	/**
AnnaBridge	145:64910690c574	3829	* @}
AnnaBridge	145:64910690c574	3830	*/
AnnaBridge	145:64910690c574	3831
AnnaBridge	145:64910690c574	3832	/** @defgroup TIM_LL_EF_EVENT_Management EVENT-Management
AnnaBridge	145:64910690c574	3833	* @{
AnnaBridge	145:64910690c574	3834	*/
AnnaBridge	145:64910690c574	3835	/**
AnnaBridge	145:64910690c574	3836	* @brief Generate an update event.
AnnaBridge	145:64910690c574	3837	* @rmtoll EGR UG LL_TIM_GenerateEvent_UPDATE
AnnaBridge	145:64910690c574	3838	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3839	* @retval None
AnnaBridge	145:64910690c574	3840	*/
AnnaBridge	145:64910690c574	3841	__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3842	{
AnnaBridge	145:64910690c574	3843	SET_BIT(TIMx->EGR, TIM_EGR_UG);
AnnaBridge	145:64910690c574	3844	}
AnnaBridge	145:64910690c574	3845
AnnaBridge	145:64910690c574	3846	/**
AnnaBridge	145:64910690c574	3847	* @brief Generate Capture/Compare 1 event.
AnnaBridge	145:64910690c574	3848	* @rmtoll EGR CC1G LL_TIM_GenerateEvent_CC1
AnnaBridge	145:64910690c574	3849	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3850	* @retval None
AnnaBridge	145:64910690c574	3851	*/
AnnaBridge	145:64910690c574	3852	__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3853	{
AnnaBridge	145:64910690c574	3854	SET_BIT(TIMx->EGR, TIM_EGR_CC1G);
AnnaBridge	145:64910690c574	3855	}
AnnaBridge	145:64910690c574	3856
AnnaBridge	145:64910690c574	3857	/**
AnnaBridge	145:64910690c574	3858	* @brief Generate Capture/Compare 2 event.
AnnaBridge	145:64910690c574	3859	* @rmtoll EGR CC2G LL_TIM_GenerateEvent_CC2
AnnaBridge	145:64910690c574	3860	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3861	* @retval None
AnnaBridge	145:64910690c574	3862	*/
AnnaBridge	145:64910690c574	3863	__STATIC_INLINE void LL_TIM_GenerateEvent_CC2(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3864	{
AnnaBridge	145:64910690c574	3865	SET_BIT(TIMx->EGR, TIM_EGR_CC2G);
AnnaBridge	145:64910690c574	3866	}
AnnaBridge	145:64910690c574	3867
AnnaBridge	145:64910690c574	3868	/**
AnnaBridge	145:64910690c574	3869	* @brief Generate Capture/Compare 3 event.
AnnaBridge	145:64910690c574	3870	* @rmtoll EGR CC3G LL_TIM_GenerateEvent_CC3
AnnaBridge	145:64910690c574	3871	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3872	* @retval None
AnnaBridge	145:64910690c574	3873	*/
AnnaBridge	145:64910690c574	3874	__STATIC_INLINE void LL_TIM_GenerateEvent_CC3(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3875	{
AnnaBridge	145:64910690c574	3876	SET_BIT(TIMx->EGR, TIM_EGR_CC3G);
AnnaBridge	145:64910690c574	3877	}
AnnaBridge	145:64910690c574	3878
AnnaBridge	145:64910690c574	3879	/**
AnnaBridge	145:64910690c574	3880	* @brief Generate Capture/Compare 4 event.
AnnaBridge	145:64910690c574	3881	* @rmtoll EGR CC4G LL_TIM_GenerateEvent_CC4
AnnaBridge	145:64910690c574	3882	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3883	* @retval None
AnnaBridge	145:64910690c574	3884	*/
AnnaBridge	145:64910690c574	3885	__STATIC_INLINE void LL_TIM_GenerateEvent_CC4(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3886	{
AnnaBridge	145:64910690c574	3887	SET_BIT(TIMx->EGR, TIM_EGR_CC4G);
AnnaBridge	145:64910690c574	3888	}
AnnaBridge	145:64910690c574	3889
AnnaBridge	145:64910690c574	3890	/**
AnnaBridge	145:64910690c574	3891	* @brief Generate commutation event.
AnnaBridge	145:64910690c574	3892	* @rmtoll EGR COMG LL_TIM_GenerateEvent_COM
AnnaBridge	145:64910690c574	3893	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3894	* @retval None
AnnaBridge	145:64910690c574	3895	*/
AnnaBridge	145:64910690c574	3896	__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3897	{
AnnaBridge	145:64910690c574	3898	SET_BIT(TIMx->EGR, TIM_EGR_COMG);
AnnaBridge	145:64910690c574	3899	}
AnnaBridge	145:64910690c574	3900
AnnaBridge	145:64910690c574	3901	/**
AnnaBridge	145:64910690c574	3902	* @brief Generate trigger event.
AnnaBridge	145:64910690c574	3903	* @rmtoll EGR TG LL_TIM_GenerateEvent_TRIG
AnnaBridge	145:64910690c574	3904	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3905	* @retval None
AnnaBridge	145:64910690c574	3906	*/
AnnaBridge	145:64910690c574	3907	__STATIC_INLINE void LL_TIM_GenerateEvent_TRIG(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3908	{
AnnaBridge	145:64910690c574	3909	SET_BIT(TIMx->EGR, TIM_EGR_TG);
AnnaBridge	145:64910690c574	3910	}
AnnaBridge	145:64910690c574	3911
AnnaBridge	145:64910690c574	3912	/**
AnnaBridge	145:64910690c574	3913	* @brief Generate break event.
AnnaBridge	145:64910690c574	3914	* @rmtoll EGR BG LL_TIM_GenerateEvent_BRK
AnnaBridge	145:64910690c574	3915	* @param TIMx Timer instance
AnnaBridge	145:64910690c574	3916	* @retval None
AnnaBridge	145:64910690c574	3917	*/
AnnaBridge	145:64910690c574	3918	__STATIC_INLINE void LL_TIM_GenerateEvent_BRK(TIM_TypeDef *TIMx)
AnnaBridge	145:64910690c574	3919	{
AnnaBridge	145:64910690c574	3920	SET_BIT(TIMx->EGR, TIM_EGR_BG);
AnnaBridge	145:64910690c574	3921	}
AnnaBridge	145:64910690c574	3922
AnnaBridge	145:64910690c574	3923	/**
AnnaBridge	145:64910690c574	3924	* @}
AnnaBridge	145:64910690c574	3925	*/
AnnaBridge	145:64910690c574	3926
AnnaBridge	145:64910690c574	3927	#if defined(USE_FULL_LL_DRIVER)
AnnaBridge	145:64910690c574	3928	/** @defgroup TIM_LL_EF_Init Initialisation and deinitialisation functions
AnnaBridge	145:64910690c574	3929	* @{
AnnaBridge	145:64910690c574	3930	*/
AnnaBridge	145:64910690c574	3931
AnnaBridge	145:64910690c574	3932	ErrorStatus LL_TIM_DeInit(TIM_TypeDef *TIMx);
AnnaBridge	145:64910690c574	3933	void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct);
AnnaBridge	145:64910690c574	3934	ErrorStatus LL_TIM_Init(TIM_TypeDef TIMx, LL_TIM_InitTypeDef TIM_InitStruct);
AnnaBridge	145:64910690c574	3935	void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);
AnnaBridge	145:64910690c574	3936	ErrorStatus LL_TIM_OC_Init(TIM_TypeDef TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef TIM_OC_InitStruct);
AnnaBridge	145:64910690c574	3937	void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
AnnaBridge	145:64910690c574	3938	ErrorStatus LL_TIM_IC_Init(TIM_TypeDef TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef TIM_IC_InitStruct);
AnnaBridge	145:64910690c574	3939	void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);
AnnaBridge	145:64910690c574	3940	ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef TIMx, LL_TIM_ENCODER_InitTypeDef TIM_EncoderInitStruct);
AnnaBridge	145:64910690c574	3941	void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);
AnnaBridge	145:64910690c574	3942	ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef TIMx, LL_TIM_HALLSENSOR_InitTypeDef TIM_HallSensorInitStruct);
AnnaBridge	145:64910690c574	3943	void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);
AnnaBridge	145:64910690c574	3944	ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef TIMx, LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct);
AnnaBridge	145:64910690c574	3945	/**
AnnaBridge	145:64910690c574	3946	* @}
AnnaBridge	145:64910690c574	3947	*/
AnnaBridge	145:64910690c574	3948	#endif /* USE_FULL_LL_DRIVER */
AnnaBridge	145:64910690c574	3949
AnnaBridge	145:64910690c574	3950	/**
AnnaBridge	145:64910690c574	3951	* @}
AnnaBridge	145:64910690c574	3952	*/
AnnaBridge	145:64910690c574	3953
AnnaBridge	145:64910690c574	3954	/**
AnnaBridge	145:64910690c574	3955	* @}
AnnaBridge	145:64910690c574	3956	*/
AnnaBridge	145:64910690c574	3957
AnnaBridge	145:64910690c574	3958	#endif /* TIM1 \|\| TIM2 \|\| TIM3 \|\| TIM4 \|\| TIM5 \|\| TIM6 \|\| TIM7 \|\| TIM8 \|\| TIM9 \|\| TIM10 \|\| TIM11 \|\| TIM12 \|\| TIM13 \|\| TIM14 */
AnnaBridge	145:64910690c574	3959
AnnaBridge	145:64910690c574	3960	/**
AnnaBridge	145:64910690c574	3961	* @}
AnnaBridge	145:64910690c574	3962	*/
AnnaBridge	145:64910690c574	3963
AnnaBridge	145:64910690c574	3964	#ifdef __cplusplus
AnnaBridge	145:64910690c574	3965	}
AnnaBridge	145:64910690c574	3966	#endif
AnnaBridge	145:64910690c574	3967
AnnaBridge	145:64910690c574	3968	#endif /* __STM32F4xx_LL_TIM_H */
AnnaBridge	145:64910690c574	3969	/********************** (C) COPYRIGHT STMicroelectronics *END OF FILE**/