mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_EFM32WG_STK3800/TOOLCHAIN_ARM_MICRO/efm32wg_dmactrl.h@172:65be27845400, 2019-02-20 (annotated)

Committer:
AnnaBridge
Date:
Wed Feb 20 20:53:29 2019 +0000
Revision:
172:65be27845400
Parent:
171:3a7713b1edbc 
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 171:3a7713b1edbc 1 /**************************************************************************//**
AnnaBridge 171:3a7713b1edbc 2 * @file efm32wg_dmactrl.h
AnnaBridge 171:3a7713b1edbc 3 * @brief EFM32WG_DMACTRL register and bit field definitions
AnnaBridge 171:3a7713b1edbc 4 * @version 5.1.2
AnnaBridge 171:3a7713b1edbc 5 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 6 * @section License
AnnaBridge 171:3a7713b1edbc 7 * <b>Copyright 2017 Silicon Laboratories, Inc. http://www.silabs.com</b>
AnnaBridge 171:3a7713b1edbc 8 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 9 *
AnnaBridge 171:3a7713b1edbc 10 * Permission is granted to anyone to use this software for any purpose,
AnnaBridge 171:3a7713b1edbc 11 * including commercial applications, and to alter it and redistribute it
AnnaBridge 171:3a7713b1edbc 12 * freely, subject to the following restrictions:
AnnaBridge 171:3a7713b1edbc 13 *
AnnaBridge 171:3a7713b1edbc 14 * 1. The origin of this software must not be misrepresented; you must not
AnnaBridge 171:3a7713b1edbc 15 * claim that you wrote the original software.@n
AnnaBridge 171:3a7713b1edbc 16 * 2. Altered source versions must be plainly marked as such, and must not be
AnnaBridge 171:3a7713b1edbc 17 * misrepresented as being the original software.@n
AnnaBridge 171:3a7713b1edbc 18 * 3. This notice may not be removed or altered from any source distribution.
AnnaBridge 171:3a7713b1edbc 19 *
AnnaBridge 171:3a7713b1edbc 20 * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc.
AnnaBridge 171:3a7713b1edbc 21 * has no obligation to support this Software. Silicon Laboratories, Inc. is
AnnaBridge 171:3a7713b1edbc 22 * providing the Software "AS IS", with no express or implied warranties of any
AnnaBridge 171:3a7713b1edbc 23 * kind, including, but not limited to, any implied warranties of
AnnaBridge 171:3a7713b1edbc 24 * merchantability or fitness for any particular purpose or warranties against
AnnaBridge 171:3a7713b1edbc 25 * infringement of any proprietary rights of a third party.
AnnaBridge 171:3a7713b1edbc 26 *
AnnaBridge 171:3a7713b1edbc 27 * Silicon Laboratories, Inc. will not be liable for any consequential,
AnnaBridge 171:3a7713b1edbc 28 * incidental, or special damages, or any other relief, or for any claim by
AnnaBridge 171:3a7713b1edbc 29 * any third party, arising from your use of this Software.
AnnaBridge 171:3a7713b1edbc 30 *
AnnaBridge 171:3a7713b1edbc 31 *****************************************************************************/
AnnaBridge 171:3a7713b1edbc 32 /**************************************************************************//**
AnnaBridge 171:3a7713b1edbc 33 * @addtogroup Parts
AnnaBridge 171:3a7713b1edbc 34 * @{
AnnaBridge 171:3a7713b1edbc 35 ******************************************************************************/
AnnaBridge 171:3a7713b1edbc 36
AnnaBridge 171:3a7713b1edbc 37 /**************************************************************************//**
AnnaBridge 171:3a7713b1edbc 38 * @defgroup EFM32WG_DMACTRL_BitFields
AnnaBridge 171:3a7713b1edbc 39 * @{
AnnaBridge 171:3a7713b1edbc 40 *****************************************************************************/
AnnaBridge 171:3a7713b1edbc 41 #define _DMA_CTRL_DST_INC_MASK 0xC0000000UL /**< Data increment for destination, bit mask */
AnnaBridge 171:3a7713b1edbc 42 #define _DMA_CTRL_DST_INC_SHIFT 30 /**< Data increment for destination, shift value */
AnnaBridge 171:3a7713b1edbc 43 #define _DMA_CTRL_DST_INC_BYTE 0x00 /**< Byte/8-bit increment */
AnnaBridge 171:3a7713b1edbc 44 #define _DMA_CTRL_DST_INC_HALFWORD 0x01 /**< Half word/16-bit increment */
AnnaBridge 171:3a7713b1edbc 45 #define _DMA_CTRL_DST_INC_WORD 0x02 /**< Word/32-bit increment */
AnnaBridge 171:3a7713b1edbc 46 #define _DMA_CTRL_DST_INC_NONE 0x03 /**< No increment */
AnnaBridge 171:3a7713b1edbc 47 #define DMA_CTRL_DST_INC_BYTE 0x00000000UL /**< Byte/8-bit increment */
AnnaBridge 171:3a7713b1edbc 48 #define DMA_CTRL_DST_INC_HALFWORD 0x40000000UL /**< Half word/16-bit increment */
AnnaBridge 171:3a7713b1edbc 49 #define DMA_CTRL_DST_INC_WORD 0x80000000UL /**< Word/32-bit increment */
AnnaBridge 171:3a7713b1edbc 50 #define DMA_CTRL_DST_INC_NONE 0xC0000000UL /**< No increment */
AnnaBridge 171:3a7713b1edbc 51 #define _DMA_CTRL_DST_SIZE_MASK 0x30000000UL /**< Data size for destination - MUST be the same as source, bit mask */
AnnaBridge 171:3a7713b1edbc 52 #define _DMA_CTRL_DST_SIZE_SHIFT 28 /**< Data size for destination - MUST be the same as source, shift value */
AnnaBridge 171:3a7713b1edbc 53 #define _DMA_CTRL_DST_SIZE_BYTE 0x00 /**< Byte/8-bit data size */
AnnaBridge 171:3a7713b1edbc 54 #define _DMA_CTRL_DST_SIZE_HALFWORD 0x01 /**< Half word/16-bit data size */
AnnaBridge 171:3a7713b1edbc 55 #define _DMA_CTRL_DST_SIZE_WORD 0x02 /**< Word/32-bit data size */
AnnaBridge 171:3a7713b1edbc 56 #define _DMA_CTRL_DST_SIZE_RSVD 0x03 /**< Reserved */
AnnaBridge 171:3a7713b1edbc 57 #define DMA_CTRL_DST_SIZE_BYTE 0x00000000UL /**< Byte/8-bit data size */
AnnaBridge 171:3a7713b1edbc 58 #define DMA_CTRL_DST_SIZE_HALFWORD 0x10000000UL /**< Half word/16-bit data size */
AnnaBridge 171:3a7713b1edbc 59 #define DMA_CTRL_DST_SIZE_WORD 0x20000000UL /**< Word/32-bit data size */
AnnaBridge 171:3a7713b1edbc 60 #define DMA_CTRL_DST_SIZE_RSVD 0x30000000UL /**< Reserved - do not use */
AnnaBridge 171:3a7713b1edbc 61 #define _DMA_CTRL_SRC_INC_MASK 0x0C000000UL /**< Data increment for source, bit mask */
AnnaBridge 171:3a7713b1edbc 62 #define _DMA_CTRL_SRC_INC_SHIFT 26 /**< Data increment for source, shift value */
AnnaBridge 171:3a7713b1edbc 63 #define _DMA_CTRL_SRC_INC_BYTE 0x00 /**< Byte/8-bit increment */
AnnaBridge 171:3a7713b1edbc 64 #define _DMA_CTRL_SRC_INC_HALFWORD 0x01 /**< Half word/16-bit increment */
AnnaBridge 171:3a7713b1edbc 65 #define _DMA_CTRL_SRC_INC_WORD 0x02 /**< Word/32-bit increment */
AnnaBridge 171:3a7713b1edbc 66 #define _DMA_CTRL_SRC_INC_NONE 0x03 /**< No increment */
AnnaBridge 171:3a7713b1edbc 67 #define DMA_CTRL_SRC_INC_BYTE 0x00000000UL /**< Byte/8-bit increment */
AnnaBridge 171:3a7713b1edbc 68 #define DMA_CTRL_SRC_INC_HALFWORD 0x04000000UL /**< Half word/16-bit increment */
AnnaBridge 171:3a7713b1edbc 69 #define DMA_CTRL_SRC_INC_WORD 0x08000000UL /**< Word/32-bit increment */
AnnaBridge 171:3a7713b1edbc 70 #define DMA_CTRL_SRC_INC_NONE 0x0C000000UL /**< No increment */
AnnaBridge 171:3a7713b1edbc 71 #define _DMA_CTRL_SRC_SIZE_MASK 0x03000000UL /**< Data size for source - MUST be the same as destination, bit mask */
AnnaBridge 171:3a7713b1edbc 72 #define _DMA_CTRL_SRC_SIZE_SHIFT 24 /**< Data size for source - MUST be the same as destination, shift value */
AnnaBridge 171:3a7713b1edbc 73 #define _DMA_CTRL_SRC_SIZE_BYTE 0x00 /**< Byte/8-bit data size */
AnnaBridge 171:3a7713b1edbc 74 #define _DMA_CTRL_SRC_SIZE_HALFWORD 0x01 /**< Half word/16-bit data size */
AnnaBridge 171:3a7713b1edbc 75 #define _DMA_CTRL_SRC_SIZE_WORD 0x02 /**< Word/32-bit data size */
AnnaBridge 171:3a7713b1edbc 76 #define _DMA_CTRL_SRC_SIZE_RSVD 0x03 /**< Reserved */
AnnaBridge 171:3a7713b1edbc 77 #define DMA_CTRL_SRC_SIZE_BYTE 0x00000000UL /**< Byte/8-bit data size */
AnnaBridge 171:3a7713b1edbc 78 #define DMA_CTRL_SRC_SIZE_HALFWORD 0x01000000UL /**< Half word/16-bit data size */
AnnaBridge 171:3a7713b1edbc 79 #define DMA_CTRL_SRC_SIZE_WORD 0x02000000UL /**< Word/32-bit data size */
AnnaBridge 171:3a7713b1edbc 80 #define DMA_CTRL_SRC_SIZE_RSVD 0x03000000UL /**< Reserved - do not use */
AnnaBridge 171:3a7713b1edbc 81 #define _DMA_CTRL_DST_PROT_CTRL_MASK 0x00E00000UL /**< Protection flag for destination, bit mask */
AnnaBridge 171:3a7713b1edbc 82 #define _DMA_CTRL_DST_PROT_CTRL_SHIFT 21 /**< Protection flag for destination, shift value */
AnnaBridge 171:3a7713b1edbc 83 #define DMA_CTRL_DST_PROT_PRIVILEGED 0x00200000UL /**< Privileged mode for destination */
AnnaBridge 171:3a7713b1edbc 84 #define DMA_CTRL_DST_PROT_NON_PRIVILEGED 0x00000000UL /**< Non-privileged mode for destination */
AnnaBridge 171:3a7713b1edbc 85 #define _DMA_CTRL_SRC_PROT_CTRL_MASK 0x001C0000UL /**< Protection flag for source, bit mask */
AnnaBridge 171:3a7713b1edbc 86 #define _DMA_CTRL_SRC_PROT_CTRL_SHIFT 18 /**< Protection flag for source, shift value */
AnnaBridge 171:3a7713b1edbc 87 #define DMA_CTRL_SRC_PROT_PRIVILEGED 0x00040000UL /**< Privileged mode for destination */
AnnaBridge 171:3a7713b1edbc 88 #define DMA_CTRL_SRC_PROT_NON_PRIVILEGED 0x00000000UL /**< Non-privileged mode for destination */
AnnaBridge 171:3a7713b1edbc 89 #define _DMA_CTRL_PROT_NON_PRIVILEGED 0x00 /**< Protection bits to indicate non-privileged access */
AnnaBridge 171:3a7713b1edbc 90 #define _DMA_CTRL_PROT_PRIVILEGED 0x01 /**< Protection bits to indicate privileged access */
AnnaBridge 171:3a7713b1edbc 91 #define _DMA_CTRL_R_POWER_MASK 0x0003C000UL /**< DMA arbitration mask */
AnnaBridge 171:3a7713b1edbc 92 #define _DMA_CTRL_R_POWER_SHIFT 14 /**< Number of DMA cycles before controller does new arbitration in 2^R */
AnnaBridge 171:3a7713b1edbc 93 #define _DMA_CTRL_R_POWER_1 0x00 /**< Arbitrate after each transfer */
AnnaBridge 171:3a7713b1edbc 94 #define _DMA_CTRL_R_POWER_2 0x01 /**< Arbitrate after every 2 transfers */
AnnaBridge 171:3a7713b1edbc 95 #define _DMA_CTRL_R_POWER_4 0x02 /**< Arbitrate after every 4 transfers */
AnnaBridge 171:3a7713b1edbc 96 #define _DMA_CTRL_R_POWER_8 0x03 /**< Arbitrate after every 8 transfers */
AnnaBridge 171:3a7713b1edbc 97 #define _DMA_CTRL_R_POWER_16 0x04 /**< Arbitrate after every 16 transfers */
AnnaBridge 171:3a7713b1edbc 98 #define _DMA_CTRL_R_POWER_32 0x05 /**< Arbitrate after every 32 transfers */
AnnaBridge 171:3a7713b1edbc 99 #define _DMA_CTRL_R_POWER_64 0x06 /**< Arbitrate after every 64 transfers */
AnnaBridge 171:3a7713b1edbc 100 #define _DMA_CTRL_R_POWER_128 0x07 /**< Arbitrate after every 128 transfers */
AnnaBridge 171:3a7713b1edbc 101 #define _DMA_CTRL_R_POWER_256 0x08 /**< Arbitrate after every 256 transfers */
AnnaBridge 171:3a7713b1edbc 102 #define _DMA_CTRL_R_POWER_512 0x09 /**< Arbitrate after every 512 transfers */
AnnaBridge 171:3a7713b1edbc 103 #define _DMA_CTRL_R_POWER_1024 0x0a /**< Arbitrate after every 1024 transfers */
AnnaBridge 171:3a7713b1edbc 104 #define DMA_CTRL_R_POWER_1 0x00000000UL /**< Arbitrate after each transfer */
AnnaBridge 171:3a7713b1edbc 105 #define DMA_CTRL_R_POWER_2 0x00004000UL /**< Arbitrate after every 2 transfers */
AnnaBridge 171:3a7713b1edbc 106 #define DMA_CTRL_R_POWER_4 0x00008000UL /**< Arbitrate after every 4 transfers */
AnnaBridge 171:3a7713b1edbc 107 #define DMA_CTRL_R_POWER_8 0x0000c000UL /**< Arbitrate after every 8 transfers */
AnnaBridge 171:3a7713b1edbc 108 #define DMA_CTRL_R_POWER_16 0x00010000UL /**< Arbitrate after every 16 transfers */
AnnaBridge 171:3a7713b1edbc 109 #define DMA_CTRL_R_POWER_32 0x00014000UL /**< Arbitrate after every 32 transfers */
AnnaBridge 171:3a7713b1edbc 110 #define DMA_CTRL_R_POWER_64 0x00018000UL /**< Arbitrate after every 64 transfers */
AnnaBridge 171:3a7713b1edbc 111 #define DMA_CTRL_R_POWER_128 0x0001c000UL /**< Arbitrate after every 128 transfers */
AnnaBridge 171:3a7713b1edbc 112 #define DMA_CTRL_R_POWER_256 0x00020000UL /**< Arbitrate after every 256 transfers */
AnnaBridge 171:3a7713b1edbc 113 #define DMA_CTRL_R_POWER_512 0x00024000UL /**< Arbitrate after every 512 transfers */
AnnaBridge 171:3a7713b1edbc 114 #define DMA_CTRL_R_POWER_1024 0x00028000UL /**< Arbitrate after every 1024 transfers */
AnnaBridge 171:3a7713b1edbc 115 #define _DMA_CTRL_N_MINUS_1_MASK 0x00003FF0UL /**< Number of DMA transfers minus 1, bit mask. See PL230 documentation */
AnnaBridge 171:3a7713b1edbc 116 #define _DMA_CTRL_N_MINUS_1_SHIFT 4 /**< Number of DMA transfers minus 1, shift mask. See PL230 documentation */
AnnaBridge 171:3a7713b1edbc 117 #define _DMA_CTRL_NEXT_USEBURST_MASK 0x00000008UL /**< DMA useburst_set[C] is 1 when using scatter-gather DMA and using alternate data */
AnnaBridge 171:3a7713b1edbc 118 #define _DMA_CTRL_NEXT_USEBURST_SHIFT 3 /**< DMA useburst shift */
AnnaBridge 171:3a7713b1edbc 119 #define _DMA_CTRL_CYCLE_CTRL_MASK 0x00000007UL /**< DMA Cycle control bit mask - basic/auto/ping-poing/scath-gath */
AnnaBridge 171:3a7713b1edbc 120 #define _DMA_CTRL_CYCLE_CTRL_SHIFT 0 /**< DMA Cycle control bit shift */
AnnaBridge 171:3a7713b1edbc 121 #define _DMA_CTRL_CYCLE_CTRL_INVALID 0x00 /**< Invalid cycle type */
AnnaBridge 171:3a7713b1edbc 122 #define _DMA_CTRL_CYCLE_CTRL_BASIC 0x01 /**< Basic cycle type */
AnnaBridge 171:3a7713b1edbc 123 #define _DMA_CTRL_CYCLE_CTRL_AUTO 0x02 /**< Auto cycle type */
AnnaBridge 171:3a7713b1edbc 124 #define _DMA_CTRL_CYCLE_CTRL_PINGPONG 0x03 /**< PingPong cycle type */
AnnaBridge 171:3a7713b1edbc 125 #define _DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER 0x04 /**< Memory scatter gather cycle type */
AnnaBridge 171:3a7713b1edbc 126 #define _DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER_ALT 0x05 /**< Memory scatter gather using alternate structure */
AnnaBridge 171:3a7713b1edbc 127 #define _DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER 0x06 /**< Peripheral scatter gather cycle type */
AnnaBridge 171:3a7713b1edbc 128 #define _DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER_ALT 0x07 /**< Peripheral scatter gather cycle type using alternate structure */
AnnaBridge 171:3a7713b1edbc 129 #define DMA_CTRL_CYCLE_CTRL_INVALID 0x00000000UL /**< Invalid cycle type */
AnnaBridge 171:3a7713b1edbc 130 #define DMA_CTRL_CYCLE_CTRL_BASIC 0x00000001UL /**< Basic cycle type */
AnnaBridge 171:3a7713b1edbc 131 #define DMA_CTRL_CYCLE_CTRL_AUTO 0x00000002UL /**< Auto cycle type */
AnnaBridge 171:3a7713b1edbc 132 #define DMA_CTRL_CYCLE_CTRL_PINGPONG 0x00000003UL /**< PingPong cycle type */
AnnaBridge 171:3a7713b1edbc 133 #define DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER 0x000000004UL /**< Memory scatter gather cycle type */
AnnaBridge 171:3a7713b1edbc 134 #define DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER_ALT 0x000000005UL /**< Memory scatter gather using alternate structure */
AnnaBridge 171:3a7713b1edbc 135 #define DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER 0x000000006UL /**< Peripheral scatter gather cycle type */
AnnaBridge 171:3a7713b1edbc 136 #define DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER_ALT 0x000000007UL /**< Peripheral scatter gather cycle type using alternate structure */
AnnaBridge 171:3a7713b1edbc 137
AnnaBridge 171:3a7713b1edbc 138 /** @} End of group EFM32WG_DMA */
AnnaBridge 171:3a7713b1edbc 139 /** @} End of group Parts */
AnnaBridge 171:3a7713b1edbc 140