mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_EFM32GG11_STK3701/TOOLCHAIN_ARM_MICRO/efm32gg11b_i2c.h@172:65be27845400, 2019-02-20 (annotated)

Committer:
AnnaBridge
Date:
Wed Feb 20 20:53:29 2019 +0000
Revision:
172:65be27845400
Parent:
171:3a7713b1edbc 
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 170:e95d10626187 1 /**************************************************************************//**
AnnaBridge 170:e95d10626187 2 * @file efm32gg11b_i2c.h
AnnaBridge 170:e95d10626187 3 * @brief EFM32GG11B_I2C register and bit field definitions
AnnaBridge 170:e95d10626187 4 * @version 5.3.2
AnnaBridge 170:e95d10626187 5 ******************************************************************************
AnnaBridge 170:e95d10626187 6 * # License
AnnaBridge 170:e95d10626187 7 * <b>Copyright 2017 Silicon Laboratories, Inc. http://www.silabs.com</b>
AnnaBridge 170:e95d10626187 8 ******************************************************************************
AnnaBridge 170:e95d10626187 9 *
AnnaBridge 170:e95d10626187 10 * Permission is granted to anyone to use this software for any purpose,
AnnaBridge 170:e95d10626187 11 * including commercial applications, and to alter it and redistribute it
AnnaBridge 170:e95d10626187 12 * freely, subject to the following restrictions:
AnnaBridge 170:e95d10626187 13 *
AnnaBridge 170:e95d10626187 14 * 1. The origin of this software must not be misrepresented; you must not
AnnaBridge 170:e95d10626187 15 * claim that you wrote the original software.@n
AnnaBridge 170:e95d10626187 16 * 2. Altered source versions must be plainly marked as such, and must not be
AnnaBridge 170:e95d10626187 17 * misrepresented as being the original software.@n
AnnaBridge 170:e95d10626187 18 * 3. This notice may not be removed or altered from any source distribution.
AnnaBridge 170:e95d10626187 19 *
AnnaBridge 170:e95d10626187 20 * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc.
AnnaBridge 170:e95d10626187 21 * has no obligation to support this Software. Silicon Laboratories, Inc. is
AnnaBridge 170:e95d10626187 22 * providing the Software "AS IS", with no express or implied warranties of any
AnnaBridge 170:e95d10626187 23 * kind, including, but not limited to, any implied warranties of
AnnaBridge 170:e95d10626187 24 * merchantability or fitness for any particular purpose or warranties against
AnnaBridge 170:e95d10626187 25 * infringement of any proprietary rights of a third party.
AnnaBridge 170:e95d10626187 26 *
AnnaBridge 170:e95d10626187 27 * Silicon Laboratories, Inc. will not be liable for any consequential,
AnnaBridge 170:e95d10626187 28 * incidental, or special damages, or any other relief, or for any claim by
AnnaBridge 170:e95d10626187 29 * any third party, arising from your use of this Software.
AnnaBridge 170:e95d10626187 30 *
AnnaBridge 170:e95d10626187 31 *****************************************************************************/
AnnaBridge 170:e95d10626187 32
AnnaBridge 170:e95d10626187 33 #if defined(__ICCARM__)
AnnaBridge 170:e95d10626187 34 #pragma system_include /* Treat file as system include file. */
AnnaBridge 170:e95d10626187 35 #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
AnnaBridge 170:e95d10626187 36 #pragma clang system_header /* Treat file as system include file. */
AnnaBridge 170:e95d10626187 37 #endif
AnnaBridge 170:e95d10626187 38
AnnaBridge 170:e95d10626187 39 /**************************************************************************//**
AnnaBridge 170:e95d10626187 40 * @addtogroup Parts
AnnaBridge 170:e95d10626187 41 * @{
AnnaBridge 170:e95d10626187 42 ******************************************************************************/
AnnaBridge 170:e95d10626187 43 /**************************************************************************//**
AnnaBridge 170:e95d10626187 44 * @defgroup EFM32GG11B_I2C I2C
AnnaBridge 170:e95d10626187 45 * @{
AnnaBridge 170:e95d10626187 46 * @brief EFM32GG11B_I2C Register Declaration
AnnaBridge 170:e95d10626187 47 *****************************************************************************/
AnnaBridge 170:e95d10626187 48 /** I2C Register Declaration */
AnnaBridge 170:e95d10626187 49 typedef struct {
AnnaBridge 170:e95d10626187 50 __IOM uint32_t CTRL; /**< Control Register */
AnnaBridge 170:e95d10626187 51 __IOM uint32_t CMD; /**< Command Register */
AnnaBridge 170:e95d10626187 52 __IM uint32_t STATE; /**< State Register */
AnnaBridge 170:e95d10626187 53 __IM uint32_t STATUS; /**< Status Register */
AnnaBridge 170:e95d10626187 54 __IOM uint32_t CLKDIV; /**< Clock Division Register */
AnnaBridge 170:e95d10626187 55 __IOM uint32_t SADDR; /**< Slave Address Register */
AnnaBridge 170:e95d10626187 56 __IOM uint32_t SADDRMASK; /**< Slave Address Mask Register */
AnnaBridge 170:e95d10626187 57 __IM uint32_t RXDATA; /**< Receive Buffer Data Register */
AnnaBridge 170:e95d10626187 58 __IM uint32_t RXDOUBLE; /**< Receive Buffer Double Data Register */
AnnaBridge 170:e95d10626187 59 __IM uint32_t RXDATAP; /**< Receive Buffer Data Peek Register */
AnnaBridge 170:e95d10626187 60 __IM uint32_t RXDOUBLEP; /**< Receive Buffer Double Data Peek Register */
AnnaBridge 170:e95d10626187 61 __IOM uint32_t TXDATA; /**< Transmit Buffer Data Register */
AnnaBridge 170:e95d10626187 62 __IOM uint32_t TXDOUBLE; /**< Transmit Buffer Double Data Register */
AnnaBridge 170:e95d10626187 63 __IM uint32_t IF; /**< Interrupt Flag Register */
AnnaBridge 170:e95d10626187 64 __IOM uint32_t IFS; /**< Interrupt Flag Set Register */
AnnaBridge 170:e95d10626187 65 __IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
AnnaBridge 170:e95d10626187 66 __IOM uint32_t IEN; /**< Interrupt Enable Register */
AnnaBridge 170:e95d10626187 67 __IOM uint32_t ROUTEPEN; /**< I/O Routing Pin Enable Register */
AnnaBridge 170:e95d10626187 68 __IOM uint32_t ROUTELOC0; /**< I/O Routing Location Register */
AnnaBridge 170:e95d10626187 69 } I2C_TypeDef; /** @} */
AnnaBridge 170:e95d10626187 70
AnnaBridge 170:e95d10626187 71 /**************************************************************************//**
AnnaBridge 170:e95d10626187 72 * @addtogroup EFM32GG11B_I2C
AnnaBridge 170:e95d10626187 73 * @{
AnnaBridge 170:e95d10626187 74 * @defgroup EFM32GG11B_I2C_BitFields I2C Bit Fields
AnnaBridge 170:e95d10626187 75 * @{
AnnaBridge 170:e95d10626187 76 *****************************************************************************/
AnnaBridge 170:e95d10626187 77
AnnaBridge 170:e95d10626187 78 /* Bit fields for I2C CTRL */
AnnaBridge 170:e95d10626187 79 #define _I2C_CTRL_RESETVALUE 0x00000000UL /**< Default value for I2C_CTRL */
AnnaBridge 170:e95d10626187 80 #define _I2C_CTRL_MASK 0x0007B3FFUL /**< Mask for I2C_CTRL */
AnnaBridge 170:e95d10626187 81 #define I2C_CTRL_EN (0x1UL << 0) /**< I2C Enable */
AnnaBridge 170:e95d10626187 82 #define _I2C_CTRL_EN_SHIFT 0 /**< Shift value for I2C_EN */
AnnaBridge 170:e95d10626187 83 #define _I2C_CTRL_EN_MASK 0x1UL /**< Bit mask for I2C_EN */
AnnaBridge 170:e95d10626187 84 #define _I2C_CTRL_EN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 85 #define I2C_CTRL_EN_DEFAULT (_I2C_CTRL_EN_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 86 #define I2C_CTRL_SLAVE (0x1UL << 1) /**< Addressable as Slave */
AnnaBridge 170:e95d10626187 87 #define _I2C_CTRL_SLAVE_SHIFT 1 /**< Shift value for I2C_SLAVE */
AnnaBridge 170:e95d10626187 88 #define _I2C_CTRL_SLAVE_MASK 0x2UL /**< Bit mask for I2C_SLAVE */
AnnaBridge 170:e95d10626187 89 #define _I2C_CTRL_SLAVE_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 90 #define I2C_CTRL_SLAVE_DEFAULT (_I2C_CTRL_SLAVE_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 91 #define I2C_CTRL_AUTOACK (0x1UL << 2) /**< Automatic Acknowledge */
AnnaBridge 170:e95d10626187 92 #define _I2C_CTRL_AUTOACK_SHIFT 2 /**< Shift value for I2C_AUTOACK */
AnnaBridge 170:e95d10626187 93 #define _I2C_CTRL_AUTOACK_MASK 0x4UL /**< Bit mask for I2C_AUTOACK */
AnnaBridge 170:e95d10626187 94 #define _I2C_CTRL_AUTOACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 95 #define I2C_CTRL_AUTOACK_DEFAULT (_I2C_CTRL_AUTOACK_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 96 #define I2C_CTRL_AUTOSE (0x1UL << 3) /**< Automatic STOP when Empty */
AnnaBridge 170:e95d10626187 97 #define _I2C_CTRL_AUTOSE_SHIFT 3 /**< Shift value for I2C_AUTOSE */
AnnaBridge 170:e95d10626187 98 #define _I2C_CTRL_AUTOSE_MASK 0x8UL /**< Bit mask for I2C_AUTOSE */
AnnaBridge 170:e95d10626187 99 #define _I2C_CTRL_AUTOSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 100 #define I2C_CTRL_AUTOSE_DEFAULT (_I2C_CTRL_AUTOSE_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 101 #define I2C_CTRL_AUTOSN (0x1UL << 4) /**< Automatic STOP on NACK */
AnnaBridge 170:e95d10626187 102 #define _I2C_CTRL_AUTOSN_SHIFT 4 /**< Shift value for I2C_AUTOSN */
AnnaBridge 170:e95d10626187 103 #define _I2C_CTRL_AUTOSN_MASK 0x10UL /**< Bit mask for I2C_AUTOSN */
AnnaBridge 170:e95d10626187 104 #define _I2C_CTRL_AUTOSN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 105 #define I2C_CTRL_AUTOSN_DEFAULT (_I2C_CTRL_AUTOSN_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 106 #define I2C_CTRL_ARBDIS (0x1UL << 5) /**< Arbitration Disable */
AnnaBridge 170:e95d10626187 107 #define _I2C_CTRL_ARBDIS_SHIFT 5 /**< Shift value for I2C_ARBDIS */
AnnaBridge 170:e95d10626187 108 #define _I2C_CTRL_ARBDIS_MASK 0x20UL /**< Bit mask for I2C_ARBDIS */
AnnaBridge 170:e95d10626187 109 #define _I2C_CTRL_ARBDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 110 #define I2C_CTRL_ARBDIS_DEFAULT (_I2C_CTRL_ARBDIS_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 111 #define I2C_CTRL_GCAMEN (0x1UL << 6) /**< General Call Address Match Enable */
AnnaBridge 170:e95d10626187 112 #define _I2C_CTRL_GCAMEN_SHIFT 6 /**< Shift value for I2C_GCAMEN */
AnnaBridge 170:e95d10626187 113 #define _I2C_CTRL_GCAMEN_MASK 0x40UL /**< Bit mask for I2C_GCAMEN */
AnnaBridge 170:e95d10626187 114 #define _I2C_CTRL_GCAMEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 115 #define I2C_CTRL_GCAMEN_DEFAULT (_I2C_CTRL_GCAMEN_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 116 #define I2C_CTRL_TXBIL (0x1UL << 7) /**< TX Buffer Interrupt Level */
AnnaBridge 170:e95d10626187 117 #define _I2C_CTRL_TXBIL_SHIFT 7 /**< Shift value for I2C_TXBIL */
AnnaBridge 170:e95d10626187 118 #define _I2C_CTRL_TXBIL_MASK 0x80UL /**< Bit mask for I2C_TXBIL */
AnnaBridge 170:e95d10626187 119 #define _I2C_CTRL_TXBIL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 120 #define _I2C_CTRL_TXBIL_EMPTY 0x00000000UL /**< Mode EMPTY for I2C_CTRL */
AnnaBridge 170:e95d10626187 121 #define _I2C_CTRL_TXBIL_HALFFULL 0x00000001UL /**< Mode HALFFULL for I2C_CTRL */
AnnaBridge 170:e95d10626187 122 #define I2C_CTRL_TXBIL_DEFAULT (_I2C_CTRL_TXBIL_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 123 #define I2C_CTRL_TXBIL_EMPTY (_I2C_CTRL_TXBIL_EMPTY << 7) /**< Shifted mode EMPTY for I2C_CTRL */
AnnaBridge 170:e95d10626187 124 #define I2C_CTRL_TXBIL_HALFFULL (_I2C_CTRL_TXBIL_HALFFULL << 7) /**< Shifted mode HALFFULL for I2C_CTRL */
AnnaBridge 170:e95d10626187 125 #define _I2C_CTRL_CLHR_SHIFT 8 /**< Shift value for I2C_CLHR */
AnnaBridge 170:e95d10626187 126 #define _I2C_CTRL_CLHR_MASK 0x300UL /**< Bit mask for I2C_CLHR */
AnnaBridge 170:e95d10626187 127 #define _I2C_CTRL_CLHR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 128 #define _I2C_CTRL_CLHR_STANDARD 0x00000000UL /**< Mode STANDARD for I2C_CTRL */
AnnaBridge 170:e95d10626187 129 #define _I2C_CTRL_CLHR_ASYMMETRIC 0x00000001UL /**< Mode ASYMMETRIC for I2C_CTRL */
AnnaBridge 170:e95d10626187 130 #define _I2C_CTRL_CLHR_FAST 0x00000002UL /**< Mode FAST for I2C_CTRL */
AnnaBridge 170:e95d10626187 131 #define I2C_CTRL_CLHR_DEFAULT (_I2C_CTRL_CLHR_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 132 #define I2C_CTRL_CLHR_STANDARD (_I2C_CTRL_CLHR_STANDARD << 8) /**< Shifted mode STANDARD for I2C_CTRL */
AnnaBridge 170:e95d10626187 133 #define I2C_CTRL_CLHR_ASYMMETRIC (_I2C_CTRL_CLHR_ASYMMETRIC << 8) /**< Shifted mode ASYMMETRIC for I2C_CTRL */
AnnaBridge 170:e95d10626187 134 #define I2C_CTRL_CLHR_FAST (_I2C_CTRL_CLHR_FAST << 8) /**< Shifted mode FAST for I2C_CTRL */
AnnaBridge 170:e95d10626187 135 #define _I2C_CTRL_BITO_SHIFT 12 /**< Shift value for I2C_BITO */
AnnaBridge 170:e95d10626187 136 #define _I2C_CTRL_BITO_MASK 0x3000UL /**< Bit mask for I2C_BITO */
AnnaBridge 170:e95d10626187 137 #define _I2C_CTRL_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 138 #define _I2C_CTRL_BITO_OFF 0x00000000UL /**< Mode OFF for I2C_CTRL */
AnnaBridge 170:e95d10626187 139 #define _I2C_CTRL_BITO_40PCC 0x00000001UL /**< Mode 40PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 140 #define _I2C_CTRL_BITO_80PCC 0x00000002UL /**< Mode 80PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 141 #define _I2C_CTRL_BITO_160PCC 0x00000003UL /**< Mode 160PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 142 #define I2C_CTRL_BITO_DEFAULT (_I2C_CTRL_BITO_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 143 #define I2C_CTRL_BITO_OFF (_I2C_CTRL_BITO_OFF << 12) /**< Shifted mode OFF for I2C_CTRL */
AnnaBridge 170:e95d10626187 144 #define I2C_CTRL_BITO_40PCC (_I2C_CTRL_BITO_40PCC << 12) /**< Shifted mode 40PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 145 #define I2C_CTRL_BITO_80PCC (_I2C_CTRL_BITO_80PCC << 12) /**< Shifted mode 80PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 146 #define I2C_CTRL_BITO_160PCC (_I2C_CTRL_BITO_160PCC << 12) /**< Shifted mode 160PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 147 #define I2C_CTRL_GIBITO (0x1UL << 15) /**< Go Idle on Bus Idle Timeout */
AnnaBridge 170:e95d10626187 148 #define _I2C_CTRL_GIBITO_SHIFT 15 /**< Shift value for I2C_GIBITO */
AnnaBridge 170:e95d10626187 149 #define _I2C_CTRL_GIBITO_MASK 0x8000UL /**< Bit mask for I2C_GIBITO */
AnnaBridge 170:e95d10626187 150 #define _I2C_CTRL_GIBITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 151 #define I2C_CTRL_GIBITO_DEFAULT (_I2C_CTRL_GIBITO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 152 #define _I2C_CTRL_CLTO_SHIFT 16 /**< Shift value for I2C_CLTO */
AnnaBridge 170:e95d10626187 153 #define _I2C_CTRL_CLTO_MASK 0x70000UL /**< Bit mask for I2C_CLTO */
AnnaBridge 170:e95d10626187 154 #define _I2C_CTRL_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 155 #define _I2C_CTRL_CLTO_OFF 0x00000000UL /**< Mode OFF for I2C_CTRL */
AnnaBridge 170:e95d10626187 156 #define _I2C_CTRL_CLTO_40PCC 0x00000001UL /**< Mode 40PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 157 #define _I2C_CTRL_CLTO_80PCC 0x00000002UL /**< Mode 80PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 158 #define _I2C_CTRL_CLTO_160PCC 0x00000003UL /**< Mode 160PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 159 #define _I2C_CTRL_CLTO_320PCC 0x00000004UL /**< Mode 320PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 160 #define _I2C_CTRL_CLTO_1024PCC 0x00000005UL /**< Mode 1024PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 161 #define I2C_CTRL_CLTO_DEFAULT (_I2C_CTRL_CLTO_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_CTRL */
AnnaBridge 170:e95d10626187 162 #define I2C_CTRL_CLTO_OFF (_I2C_CTRL_CLTO_OFF << 16) /**< Shifted mode OFF for I2C_CTRL */
AnnaBridge 170:e95d10626187 163 #define I2C_CTRL_CLTO_40PCC (_I2C_CTRL_CLTO_40PCC << 16) /**< Shifted mode 40PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 164 #define I2C_CTRL_CLTO_80PCC (_I2C_CTRL_CLTO_80PCC << 16) /**< Shifted mode 80PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 165 #define I2C_CTRL_CLTO_160PCC (_I2C_CTRL_CLTO_160PCC << 16) /**< Shifted mode 160PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 166 #define I2C_CTRL_CLTO_320PCC (_I2C_CTRL_CLTO_320PCC << 16) /**< Shifted mode 320PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 167 #define I2C_CTRL_CLTO_1024PCC (_I2C_CTRL_CLTO_1024PCC << 16) /**< Shifted mode 1024PCC for I2C_CTRL */
AnnaBridge 170:e95d10626187 168
AnnaBridge 170:e95d10626187 169 /* Bit fields for I2C CMD */
AnnaBridge 170:e95d10626187 170 #define _I2C_CMD_RESETVALUE 0x00000000UL /**< Default value for I2C_CMD */
AnnaBridge 170:e95d10626187 171 #define _I2C_CMD_MASK 0x000000FFUL /**< Mask for I2C_CMD */
AnnaBridge 170:e95d10626187 172 #define I2C_CMD_START (0x1UL << 0) /**< Send start condition */
AnnaBridge 170:e95d10626187 173 #define _I2C_CMD_START_SHIFT 0 /**< Shift value for I2C_START */
AnnaBridge 170:e95d10626187 174 #define _I2C_CMD_START_MASK 0x1UL /**< Bit mask for I2C_START */
AnnaBridge 170:e95d10626187 175 #define _I2C_CMD_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 176 #define I2C_CMD_START_DEFAULT (_I2C_CMD_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 177 #define I2C_CMD_STOP (0x1UL << 1) /**< Send stop condition */
AnnaBridge 170:e95d10626187 178 #define _I2C_CMD_STOP_SHIFT 1 /**< Shift value for I2C_STOP */
AnnaBridge 170:e95d10626187 179 #define _I2C_CMD_STOP_MASK 0x2UL /**< Bit mask for I2C_STOP */
AnnaBridge 170:e95d10626187 180 #define _I2C_CMD_STOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 181 #define I2C_CMD_STOP_DEFAULT (_I2C_CMD_STOP_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 182 #define I2C_CMD_ACK (0x1UL << 2) /**< Send ACK */
AnnaBridge 170:e95d10626187 183 #define _I2C_CMD_ACK_SHIFT 2 /**< Shift value for I2C_ACK */
AnnaBridge 170:e95d10626187 184 #define _I2C_CMD_ACK_MASK 0x4UL /**< Bit mask for I2C_ACK */
AnnaBridge 170:e95d10626187 185 #define _I2C_CMD_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 186 #define I2C_CMD_ACK_DEFAULT (_I2C_CMD_ACK_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 187 #define I2C_CMD_NACK (0x1UL << 3) /**< Send NACK */
AnnaBridge 170:e95d10626187 188 #define _I2C_CMD_NACK_SHIFT 3 /**< Shift value for I2C_NACK */
AnnaBridge 170:e95d10626187 189 #define _I2C_CMD_NACK_MASK 0x8UL /**< Bit mask for I2C_NACK */
AnnaBridge 170:e95d10626187 190 #define _I2C_CMD_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 191 #define I2C_CMD_NACK_DEFAULT (_I2C_CMD_NACK_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 192 #define I2C_CMD_CONT (0x1UL << 4) /**< Continue transmission */
AnnaBridge 170:e95d10626187 193 #define _I2C_CMD_CONT_SHIFT 4 /**< Shift value for I2C_CONT */
AnnaBridge 170:e95d10626187 194 #define _I2C_CMD_CONT_MASK 0x10UL /**< Bit mask for I2C_CONT */
AnnaBridge 170:e95d10626187 195 #define _I2C_CMD_CONT_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 196 #define I2C_CMD_CONT_DEFAULT (_I2C_CMD_CONT_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 197 #define I2C_CMD_ABORT (0x1UL << 5) /**< Abort transmission */
AnnaBridge 170:e95d10626187 198 #define _I2C_CMD_ABORT_SHIFT 5 /**< Shift value for I2C_ABORT */
AnnaBridge 170:e95d10626187 199 #define _I2C_CMD_ABORT_MASK 0x20UL /**< Bit mask for I2C_ABORT */
AnnaBridge 170:e95d10626187 200 #define _I2C_CMD_ABORT_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 201 #define I2C_CMD_ABORT_DEFAULT (_I2C_CMD_ABORT_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 202 #define I2C_CMD_CLEARTX (0x1UL << 6) /**< Clear TX */
AnnaBridge 170:e95d10626187 203 #define _I2C_CMD_CLEARTX_SHIFT 6 /**< Shift value for I2C_CLEARTX */
AnnaBridge 170:e95d10626187 204 #define _I2C_CMD_CLEARTX_MASK 0x40UL /**< Bit mask for I2C_CLEARTX */
AnnaBridge 170:e95d10626187 205 #define _I2C_CMD_CLEARTX_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 206 #define I2C_CMD_CLEARTX_DEFAULT (_I2C_CMD_CLEARTX_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 207 #define I2C_CMD_CLEARPC (0x1UL << 7) /**< Clear Pending Commands */
AnnaBridge 170:e95d10626187 208 #define _I2C_CMD_CLEARPC_SHIFT 7 /**< Shift value for I2C_CLEARPC */
AnnaBridge 170:e95d10626187 209 #define _I2C_CMD_CLEARPC_MASK 0x80UL /**< Bit mask for I2C_CLEARPC */
AnnaBridge 170:e95d10626187 210 #define _I2C_CMD_CLEARPC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 211 #define I2C_CMD_CLEARPC_DEFAULT (_I2C_CMD_CLEARPC_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_CMD */
AnnaBridge 170:e95d10626187 212
AnnaBridge 170:e95d10626187 213 /* Bit fields for I2C STATE */
AnnaBridge 170:e95d10626187 214 #define _I2C_STATE_RESETVALUE 0x00000001UL /**< Default value for I2C_STATE */
AnnaBridge 170:e95d10626187 215 #define _I2C_STATE_MASK 0x000000FFUL /**< Mask for I2C_STATE */
AnnaBridge 170:e95d10626187 216 #define I2C_STATE_BUSY (0x1UL << 0) /**< Bus Busy */
AnnaBridge 170:e95d10626187 217 #define _I2C_STATE_BUSY_SHIFT 0 /**< Shift value for I2C_BUSY */
AnnaBridge 170:e95d10626187 218 #define _I2C_STATE_BUSY_MASK 0x1UL /**< Bit mask for I2C_BUSY */
AnnaBridge 170:e95d10626187 219 #define _I2C_STATE_BUSY_DEFAULT 0x00000001UL /**< Mode DEFAULT for I2C_STATE */
AnnaBridge 170:e95d10626187 220 #define I2C_STATE_BUSY_DEFAULT (_I2C_STATE_BUSY_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_STATE */
AnnaBridge 170:e95d10626187 221 #define I2C_STATE_MASTER (0x1UL << 1) /**< Master */
AnnaBridge 170:e95d10626187 222 #define _I2C_STATE_MASTER_SHIFT 1 /**< Shift value for I2C_MASTER */
AnnaBridge 170:e95d10626187 223 #define _I2C_STATE_MASTER_MASK 0x2UL /**< Bit mask for I2C_MASTER */
AnnaBridge 170:e95d10626187 224 #define _I2C_STATE_MASTER_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */
AnnaBridge 170:e95d10626187 225 #define I2C_STATE_MASTER_DEFAULT (_I2C_STATE_MASTER_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_STATE */
AnnaBridge 170:e95d10626187 226 #define I2C_STATE_TRANSMITTER (0x1UL << 2) /**< Transmitter */
AnnaBridge 170:e95d10626187 227 #define _I2C_STATE_TRANSMITTER_SHIFT 2 /**< Shift value for I2C_TRANSMITTER */
AnnaBridge 170:e95d10626187 228 #define _I2C_STATE_TRANSMITTER_MASK 0x4UL /**< Bit mask for I2C_TRANSMITTER */
AnnaBridge 170:e95d10626187 229 #define _I2C_STATE_TRANSMITTER_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */
AnnaBridge 170:e95d10626187 230 #define I2C_STATE_TRANSMITTER_DEFAULT (_I2C_STATE_TRANSMITTER_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_STATE */
AnnaBridge 170:e95d10626187 231 #define I2C_STATE_NACKED (0x1UL << 3) /**< Nack Received */
AnnaBridge 170:e95d10626187 232 #define _I2C_STATE_NACKED_SHIFT 3 /**< Shift value for I2C_NACKED */
AnnaBridge 170:e95d10626187 233 #define _I2C_STATE_NACKED_MASK 0x8UL /**< Bit mask for I2C_NACKED */
AnnaBridge 170:e95d10626187 234 #define _I2C_STATE_NACKED_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */
AnnaBridge 170:e95d10626187 235 #define I2C_STATE_NACKED_DEFAULT (_I2C_STATE_NACKED_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_STATE */
AnnaBridge 170:e95d10626187 236 #define I2C_STATE_BUSHOLD (0x1UL << 4) /**< Bus Held */
AnnaBridge 170:e95d10626187 237 #define _I2C_STATE_BUSHOLD_SHIFT 4 /**< Shift value for I2C_BUSHOLD */
AnnaBridge 170:e95d10626187 238 #define _I2C_STATE_BUSHOLD_MASK 0x10UL /**< Bit mask for I2C_BUSHOLD */
AnnaBridge 170:e95d10626187 239 #define _I2C_STATE_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */
AnnaBridge 170:e95d10626187 240 #define I2C_STATE_BUSHOLD_DEFAULT (_I2C_STATE_BUSHOLD_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_STATE */
AnnaBridge 170:e95d10626187 241 #define _I2C_STATE_STATE_SHIFT 5 /**< Shift value for I2C_STATE */
AnnaBridge 170:e95d10626187 242 #define _I2C_STATE_STATE_MASK 0xE0UL /**< Bit mask for I2C_STATE */
AnnaBridge 170:e95d10626187 243 #define _I2C_STATE_STATE_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */
AnnaBridge 170:e95d10626187 244 #define _I2C_STATE_STATE_IDLE 0x00000000UL /**< Mode IDLE for I2C_STATE */
AnnaBridge 170:e95d10626187 245 #define _I2C_STATE_STATE_WAIT 0x00000001UL /**< Mode WAIT for I2C_STATE */
AnnaBridge 170:e95d10626187 246 #define _I2C_STATE_STATE_START 0x00000002UL /**< Mode START for I2C_STATE */
AnnaBridge 170:e95d10626187 247 #define _I2C_STATE_STATE_ADDR 0x00000003UL /**< Mode ADDR for I2C_STATE */
AnnaBridge 170:e95d10626187 248 #define _I2C_STATE_STATE_ADDRACK 0x00000004UL /**< Mode ADDRACK for I2C_STATE */
AnnaBridge 170:e95d10626187 249 #define _I2C_STATE_STATE_DATA 0x00000005UL /**< Mode DATA for I2C_STATE */
AnnaBridge 170:e95d10626187 250 #define _I2C_STATE_STATE_DATAACK 0x00000006UL /**< Mode DATAACK for I2C_STATE */
AnnaBridge 170:e95d10626187 251 #define I2C_STATE_STATE_DEFAULT (_I2C_STATE_STATE_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_STATE */
AnnaBridge 170:e95d10626187 252 #define I2C_STATE_STATE_IDLE (_I2C_STATE_STATE_IDLE << 5) /**< Shifted mode IDLE for I2C_STATE */
AnnaBridge 170:e95d10626187 253 #define I2C_STATE_STATE_WAIT (_I2C_STATE_STATE_WAIT << 5) /**< Shifted mode WAIT for I2C_STATE */
AnnaBridge 170:e95d10626187 254 #define I2C_STATE_STATE_START (_I2C_STATE_STATE_START << 5) /**< Shifted mode START for I2C_STATE */
AnnaBridge 170:e95d10626187 255 #define I2C_STATE_STATE_ADDR (_I2C_STATE_STATE_ADDR << 5) /**< Shifted mode ADDR for I2C_STATE */
AnnaBridge 170:e95d10626187 256 #define I2C_STATE_STATE_ADDRACK (_I2C_STATE_STATE_ADDRACK << 5) /**< Shifted mode ADDRACK for I2C_STATE */
AnnaBridge 170:e95d10626187 257 #define I2C_STATE_STATE_DATA (_I2C_STATE_STATE_DATA << 5) /**< Shifted mode DATA for I2C_STATE */
AnnaBridge 170:e95d10626187 258 #define I2C_STATE_STATE_DATAACK (_I2C_STATE_STATE_DATAACK << 5) /**< Shifted mode DATAACK for I2C_STATE */
AnnaBridge 170:e95d10626187 259
AnnaBridge 170:e95d10626187 260 /* Bit fields for I2C STATUS */
AnnaBridge 170:e95d10626187 261 #define _I2C_STATUS_RESETVALUE 0x00000080UL /**< Default value for I2C_STATUS */
AnnaBridge 170:e95d10626187 262 #define _I2C_STATUS_MASK 0x000003FFUL /**< Mask for I2C_STATUS */
AnnaBridge 170:e95d10626187 263 #define I2C_STATUS_PSTART (0x1UL << 0) /**< Pending START */
AnnaBridge 170:e95d10626187 264 #define _I2C_STATUS_PSTART_SHIFT 0 /**< Shift value for I2C_PSTART */
AnnaBridge 170:e95d10626187 265 #define _I2C_STATUS_PSTART_MASK 0x1UL /**< Bit mask for I2C_PSTART */
AnnaBridge 170:e95d10626187 266 #define _I2C_STATUS_PSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 267 #define I2C_STATUS_PSTART_DEFAULT (_I2C_STATUS_PSTART_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 268 #define I2C_STATUS_PSTOP (0x1UL << 1) /**< Pending STOP */
AnnaBridge 170:e95d10626187 269 #define _I2C_STATUS_PSTOP_SHIFT 1 /**< Shift value for I2C_PSTOP */
AnnaBridge 170:e95d10626187 270 #define _I2C_STATUS_PSTOP_MASK 0x2UL /**< Bit mask for I2C_PSTOP */
AnnaBridge 170:e95d10626187 271 #define _I2C_STATUS_PSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 272 #define I2C_STATUS_PSTOP_DEFAULT (_I2C_STATUS_PSTOP_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 273 #define I2C_STATUS_PACK (0x1UL << 2) /**< Pending ACK */
AnnaBridge 170:e95d10626187 274 #define _I2C_STATUS_PACK_SHIFT 2 /**< Shift value for I2C_PACK */
AnnaBridge 170:e95d10626187 275 #define _I2C_STATUS_PACK_MASK 0x4UL /**< Bit mask for I2C_PACK */
AnnaBridge 170:e95d10626187 276 #define _I2C_STATUS_PACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 277 #define I2C_STATUS_PACK_DEFAULT (_I2C_STATUS_PACK_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 278 #define I2C_STATUS_PNACK (0x1UL << 3) /**< Pending NACK */
AnnaBridge 170:e95d10626187 279 #define _I2C_STATUS_PNACK_SHIFT 3 /**< Shift value for I2C_PNACK */
AnnaBridge 170:e95d10626187 280 #define _I2C_STATUS_PNACK_MASK 0x8UL /**< Bit mask for I2C_PNACK */
AnnaBridge 170:e95d10626187 281 #define _I2C_STATUS_PNACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 282 #define I2C_STATUS_PNACK_DEFAULT (_I2C_STATUS_PNACK_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 283 #define I2C_STATUS_PCONT (0x1UL << 4) /**< Pending continue */
AnnaBridge 170:e95d10626187 284 #define _I2C_STATUS_PCONT_SHIFT 4 /**< Shift value for I2C_PCONT */
AnnaBridge 170:e95d10626187 285 #define _I2C_STATUS_PCONT_MASK 0x10UL /**< Bit mask for I2C_PCONT */
AnnaBridge 170:e95d10626187 286 #define _I2C_STATUS_PCONT_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 287 #define I2C_STATUS_PCONT_DEFAULT (_I2C_STATUS_PCONT_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 288 #define I2C_STATUS_PABORT (0x1UL << 5) /**< Pending abort */
AnnaBridge 170:e95d10626187 289 #define _I2C_STATUS_PABORT_SHIFT 5 /**< Shift value for I2C_PABORT */
AnnaBridge 170:e95d10626187 290 #define _I2C_STATUS_PABORT_MASK 0x20UL /**< Bit mask for I2C_PABORT */
AnnaBridge 170:e95d10626187 291 #define _I2C_STATUS_PABORT_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 292 #define I2C_STATUS_PABORT_DEFAULT (_I2C_STATUS_PABORT_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 293 #define I2C_STATUS_TXC (0x1UL << 6) /**< TX Complete */
AnnaBridge 170:e95d10626187 294 #define _I2C_STATUS_TXC_SHIFT 6 /**< Shift value for I2C_TXC */
AnnaBridge 170:e95d10626187 295 #define _I2C_STATUS_TXC_MASK 0x40UL /**< Bit mask for I2C_TXC */
AnnaBridge 170:e95d10626187 296 #define _I2C_STATUS_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 297 #define I2C_STATUS_TXC_DEFAULT (_I2C_STATUS_TXC_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 298 #define I2C_STATUS_TXBL (0x1UL << 7) /**< TX Buffer Level */
AnnaBridge 170:e95d10626187 299 #define _I2C_STATUS_TXBL_SHIFT 7 /**< Shift value for I2C_TXBL */
AnnaBridge 170:e95d10626187 300 #define _I2C_STATUS_TXBL_MASK 0x80UL /**< Bit mask for I2C_TXBL */
AnnaBridge 170:e95d10626187 301 #define _I2C_STATUS_TXBL_DEFAULT 0x00000001UL /**< Mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 302 #define I2C_STATUS_TXBL_DEFAULT (_I2C_STATUS_TXBL_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 303 #define I2C_STATUS_RXDATAV (0x1UL << 8) /**< RX Data Valid */
AnnaBridge 170:e95d10626187 304 #define _I2C_STATUS_RXDATAV_SHIFT 8 /**< Shift value for I2C_RXDATAV */
AnnaBridge 170:e95d10626187 305 #define _I2C_STATUS_RXDATAV_MASK 0x100UL /**< Bit mask for I2C_RXDATAV */
AnnaBridge 170:e95d10626187 306 #define _I2C_STATUS_RXDATAV_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 307 #define I2C_STATUS_RXDATAV_DEFAULT (_I2C_STATUS_RXDATAV_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 308 #define I2C_STATUS_RXFULL (0x1UL << 9) /**< RX FIFO Full */
AnnaBridge 170:e95d10626187 309 #define _I2C_STATUS_RXFULL_SHIFT 9 /**< Shift value for I2C_RXFULL */
AnnaBridge 170:e95d10626187 310 #define _I2C_STATUS_RXFULL_MASK 0x200UL /**< Bit mask for I2C_RXFULL */
AnnaBridge 170:e95d10626187 311 #define _I2C_STATUS_RXFULL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 312 #define I2C_STATUS_RXFULL_DEFAULT (_I2C_STATUS_RXFULL_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_STATUS */
AnnaBridge 170:e95d10626187 313
AnnaBridge 170:e95d10626187 314 /* Bit fields for I2C CLKDIV */
AnnaBridge 170:e95d10626187 315 #define _I2C_CLKDIV_RESETVALUE 0x00000000UL /**< Default value for I2C_CLKDIV */
AnnaBridge 170:e95d10626187 316 #define _I2C_CLKDIV_MASK 0x000001FFUL /**< Mask for I2C_CLKDIV */
AnnaBridge 170:e95d10626187 317 #define _I2C_CLKDIV_DIV_SHIFT 0 /**< Shift value for I2C_DIV */
AnnaBridge 170:e95d10626187 318 #define _I2C_CLKDIV_DIV_MASK 0x1FFUL /**< Bit mask for I2C_DIV */
AnnaBridge 170:e95d10626187 319 #define _I2C_CLKDIV_DIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CLKDIV */
AnnaBridge 170:e95d10626187 320 #define I2C_CLKDIV_DIV_DEFAULT (_I2C_CLKDIV_DIV_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_CLKDIV */
AnnaBridge 170:e95d10626187 321
AnnaBridge 170:e95d10626187 322 /* Bit fields for I2C SADDR */
AnnaBridge 170:e95d10626187 323 #define _I2C_SADDR_RESETVALUE 0x00000000UL /**< Default value for I2C_SADDR */
AnnaBridge 170:e95d10626187 324 #define _I2C_SADDR_MASK 0x000000FEUL /**< Mask for I2C_SADDR */
AnnaBridge 170:e95d10626187 325 #define _I2C_SADDR_ADDR_SHIFT 1 /**< Shift value for I2C_ADDR */
AnnaBridge 170:e95d10626187 326 #define _I2C_SADDR_ADDR_MASK 0xFEUL /**< Bit mask for I2C_ADDR */
AnnaBridge 170:e95d10626187 327 #define _I2C_SADDR_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_SADDR */
AnnaBridge 170:e95d10626187 328 #define I2C_SADDR_ADDR_DEFAULT (_I2C_SADDR_ADDR_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_SADDR */
AnnaBridge 170:e95d10626187 329
AnnaBridge 170:e95d10626187 330 /* Bit fields for I2C SADDRMASK */
AnnaBridge 170:e95d10626187 331 #define _I2C_SADDRMASK_RESETVALUE 0x00000000UL /**< Default value for I2C_SADDRMASK */
AnnaBridge 170:e95d10626187 332 #define _I2C_SADDRMASK_MASK 0x000000FEUL /**< Mask for I2C_SADDRMASK */
AnnaBridge 170:e95d10626187 333 #define _I2C_SADDRMASK_MASK_SHIFT 1 /**< Shift value for I2C_MASK */
AnnaBridge 170:e95d10626187 334 #define _I2C_SADDRMASK_MASK_MASK 0xFEUL /**< Bit mask for I2C_MASK */
AnnaBridge 170:e95d10626187 335 #define _I2C_SADDRMASK_MASK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_SADDRMASK */
AnnaBridge 170:e95d10626187 336 #define I2C_SADDRMASK_MASK_DEFAULT (_I2C_SADDRMASK_MASK_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_SADDRMASK */
AnnaBridge 170:e95d10626187 337
AnnaBridge 170:e95d10626187 338 /* Bit fields for I2C RXDATA */
AnnaBridge 170:e95d10626187 339 #define _I2C_RXDATA_RESETVALUE 0x00000000UL /**< Default value for I2C_RXDATA */
AnnaBridge 170:e95d10626187 340 #define _I2C_RXDATA_MASK 0x000000FFUL /**< Mask for I2C_RXDATA */
AnnaBridge 170:e95d10626187 341 #define _I2C_RXDATA_RXDATA_SHIFT 0 /**< Shift value for I2C_RXDATA */
AnnaBridge 170:e95d10626187 342 #define _I2C_RXDATA_RXDATA_MASK 0xFFUL /**< Bit mask for I2C_RXDATA */
AnnaBridge 170:e95d10626187 343 #define _I2C_RXDATA_RXDATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDATA */
AnnaBridge 170:e95d10626187 344 #define I2C_RXDATA_RXDATA_DEFAULT (_I2C_RXDATA_RXDATA_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_RXDATA */
AnnaBridge 170:e95d10626187 345
AnnaBridge 170:e95d10626187 346 /* Bit fields for I2C RXDOUBLE */
AnnaBridge 170:e95d10626187 347 #define _I2C_RXDOUBLE_RESETVALUE 0x00000000UL /**< Default value for I2C_RXDOUBLE */
AnnaBridge 170:e95d10626187 348 #define _I2C_RXDOUBLE_MASK 0x0000FFFFUL /**< Mask for I2C_RXDOUBLE */
AnnaBridge 170:e95d10626187 349 #define _I2C_RXDOUBLE_RXDATA0_SHIFT 0 /**< Shift value for I2C_RXDATA0 */
AnnaBridge 170:e95d10626187 350 #define _I2C_RXDOUBLE_RXDATA0_MASK 0xFFUL /**< Bit mask for I2C_RXDATA0 */
AnnaBridge 170:e95d10626187 351 #define _I2C_RXDOUBLE_RXDATA0_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDOUBLE */
AnnaBridge 170:e95d10626187 352 #define I2C_RXDOUBLE_RXDATA0_DEFAULT (_I2C_RXDOUBLE_RXDATA0_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_RXDOUBLE */
AnnaBridge 170:e95d10626187 353 #define _I2C_RXDOUBLE_RXDATA1_SHIFT 8 /**< Shift value for I2C_RXDATA1 */
AnnaBridge 170:e95d10626187 354 #define _I2C_RXDOUBLE_RXDATA1_MASK 0xFF00UL /**< Bit mask for I2C_RXDATA1 */
AnnaBridge 170:e95d10626187 355 #define _I2C_RXDOUBLE_RXDATA1_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDOUBLE */
AnnaBridge 170:e95d10626187 356 #define I2C_RXDOUBLE_RXDATA1_DEFAULT (_I2C_RXDOUBLE_RXDATA1_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_RXDOUBLE */
AnnaBridge 170:e95d10626187 357
AnnaBridge 170:e95d10626187 358 /* Bit fields for I2C RXDATAP */
AnnaBridge 170:e95d10626187 359 #define _I2C_RXDATAP_RESETVALUE 0x00000000UL /**< Default value for I2C_RXDATAP */
AnnaBridge 170:e95d10626187 360 #define _I2C_RXDATAP_MASK 0x000000FFUL /**< Mask for I2C_RXDATAP */
AnnaBridge 170:e95d10626187 361 #define _I2C_RXDATAP_RXDATAP_SHIFT 0 /**< Shift value for I2C_RXDATAP */
AnnaBridge 170:e95d10626187 362 #define _I2C_RXDATAP_RXDATAP_MASK 0xFFUL /**< Bit mask for I2C_RXDATAP */
AnnaBridge 170:e95d10626187 363 #define _I2C_RXDATAP_RXDATAP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDATAP */
AnnaBridge 170:e95d10626187 364 #define I2C_RXDATAP_RXDATAP_DEFAULT (_I2C_RXDATAP_RXDATAP_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_RXDATAP */
AnnaBridge 170:e95d10626187 365
AnnaBridge 170:e95d10626187 366 /* Bit fields for I2C RXDOUBLEP */
AnnaBridge 170:e95d10626187 367 #define _I2C_RXDOUBLEP_RESETVALUE 0x00000000UL /**< Default value for I2C_RXDOUBLEP */
AnnaBridge 170:e95d10626187 368 #define _I2C_RXDOUBLEP_MASK 0x0000FFFFUL /**< Mask for I2C_RXDOUBLEP */
AnnaBridge 170:e95d10626187 369 #define _I2C_RXDOUBLEP_RXDATAP0_SHIFT 0 /**< Shift value for I2C_RXDATAP0 */
AnnaBridge 170:e95d10626187 370 #define _I2C_RXDOUBLEP_RXDATAP0_MASK 0xFFUL /**< Bit mask for I2C_RXDATAP0 */
AnnaBridge 170:e95d10626187 371 #define _I2C_RXDOUBLEP_RXDATAP0_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDOUBLEP */
AnnaBridge 170:e95d10626187 372 #define I2C_RXDOUBLEP_RXDATAP0_DEFAULT (_I2C_RXDOUBLEP_RXDATAP0_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_RXDOUBLEP */
AnnaBridge 170:e95d10626187 373 #define _I2C_RXDOUBLEP_RXDATAP1_SHIFT 8 /**< Shift value for I2C_RXDATAP1 */
AnnaBridge 170:e95d10626187 374 #define _I2C_RXDOUBLEP_RXDATAP1_MASK 0xFF00UL /**< Bit mask for I2C_RXDATAP1 */
AnnaBridge 170:e95d10626187 375 #define _I2C_RXDOUBLEP_RXDATAP1_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDOUBLEP */
AnnaBridge 170:e95d10626187 376 #define I2C_RXDOUBLEP_RXDATAP1_DEFAULT (_I2C_RXDOUBLEP_RXDATAP1_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_RXDOUBLEP */
AnnaBridge 170:e95d10626187 377
AnnaBridge 170:e95d10626187 378 /* Bit fields for I2C TXDATA */
AnnaBridge 170:e95d10626187 379 #define _I2C_TXDATA_RESETVALUE 0x00000000UL /**< Default value for I2C_TXDATA */
AnnaBridge 170:e95d10626187 380 #define _I2C_TXDATA_MASK 0x000000FFUL /**< Mask for I2C_TXDATA */
AnnaBridge 170:e95d10626187 381 #define _I2C_TXDATA_TXDATA_SHIFT 0 /**< Shift value for I2C_TXDATA */
AnnaBridge 170:e95d10626187 382 #define _I2C_TXDATA_TXDATA_MASK 0xFFUL /**< Bit mask for I2C_TXDATA */
AnnaBridge 170:e95d10626187 383 #define _I2C_TXDATA_TXDATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_TXDATA */
AnnaBridge 170:e95d10626187 384 #define I2C_TXDATA_TXDATA_DEFAULT (_I2C_TXDATA_TXDATA_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_TXDATA */
AnnaBridge 170:e95d10626187 385
AnnaBridge 170:e95d10626187 386 /* Bit fields for I2C TXDOUBLE */
AnnaBridge 170:e95d10626187 387 #define _I2C_TXDOUBLE_RESETVALUE 0x00000000UL /**< Default value for I2C_TXDOUBLE */
AnnaBridge 170:e95d10626187 388 #define _I2C_TXDOUBLE_MASK 0x0000FFFFUL /**< Mask for I2C_TXDOUBLE */
AnnaBridge 170:e95d10626187 389 #define _I2C_TXDOUBLE_TXDATA0_SHIFT 0 /**< Shift value for I2C_TXDATA0 */
AnnaBridge 170:e95d10626187 390 #define _I2C_TXDOUBLE_TXDATA0_MASK 0xFFUL /**< Bit mask for I2C_TXDATA0 */
AnnaBridge 170:e95d10626187 391 #define _I2C_TXDOUBLE_TXDATA0_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_TXDOUBLE */
AnnaBridge 170:e95d10626187 392 #define I2C_TXDOUBLE_TXDATA0_DEFAULT (_I2C_TXDOUBLE_TXDATA0_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_TXDOUBLE */
AnnaBridge 170:e95d10626187 393 #define _I2C_TXDOUBLE_TXDATA1_SHIFT 8 /**< Shift value for I2C_TXDATA1 */
AnnaBridge 170:e95d10626187 394 #define _I2C_TXDOUBLE_TXDATA1_MASK 0xFF00UL /**< Bit mask for I2C_TXDATA1 */
AnnaBridge 170:e95d10626187 395 #define _I2C_TXDOUBLE_TXDATA1_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_TXDOUBLE */
AnnaBridge 170:e95d10626187 396 #define I2C_TXDOUBLE_TXDATA1_DEFAULT (_I2C_TXDOUBLE_TXDATA1_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_TXDOUBLE */
AnnaBridge 170:e95d10626187 397
AnnaBridge 170:e95d10626187 398 /* Bit fields for I2C IF */
AnnaBridge 170:e95d10626187 399 #define _I2C_IF_RESETVALUE 0x00000010UL /**< Default value for I2C_IF */
AnnaBridge 170:e95d10626187 400 #define _I2C_IF_MASK 0x0007FFFFUL /**< Mask for I2C_IF */
AnnaBridge 170:e95d10626187 401 #define I2C_IF_START (0x1UL << 0) /**< START condition Interrupt Flag */
AnnaBridge 170:e95d10626187 402 #define _I2C_IF_START_SHIFT 0 /**< Shift value for I2C_START */
AnnaBridge 170:e95d10626187 403 #define _I2C_IF_START_MASK 0x1UL /**< Bit mask for I2C_START */
AnnaBridge 170:e95d10626187 404 #define _I2C_IF_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 405 #define I2C_IF_START_DEFAULT (_I2C_IF_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 406 #define I2C_IF_RSTART (0x1UL << 1) /**< Repeated START condition Interrupt Flag */
AnnaBridge 170:e95d10626187 407 #define _I2C_IF_RSTART_SHIFT 1 /**< Shift value for I2C_RSTART */
AnnaBridge 170:e95d10626187 408 #define _I2C_IF_RSTART_MASK 0x2UL /**< Bit mask for I2C_RSTART */
AnnaBridge 170:e95d10626187 409 #define _I2C_IF_RSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 410 #define I2C_IF_RSTART_DEFAULT (_I2C_IF_RSTART_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 411 #define I2C_IF_ADDR (0x1UL << 2) /**< Address Interrupt Flag */
AnnaBridge 170:e95d10626187 412 #define _I2C_IF_ADDR_SHIFT 2 /**< Shift value for I2C_ADDR */
AnnaBridge 170:e95d10626187 413 #define _I2C_IF_ADDR_MASK 0x4UL /**< Bit mask for I2C_ADDR */
AnnaBridge 170:e95d10626187 414 #define _I2C_IF_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 415 #define I2C_IF_ADDR_DEFAULT (_I2C_IF_ADDR_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 416 #define I2C_IF_TXC (0x1UL << 3) /**< Transfer Completed Interrupt Flag */
AnnaBridge 170:e95d10626187 417 #define _I2C_IF_TXC_SHIFT 3 /**< Shift value for I2C_TXC */
AnnaBridge 170:e95d10626187 418 #define _I2C_IF_TXC_MASK 0x8UL /**< Bit mask for I2C_TXC */
AnnaBridge 170:e95d10626187 419 #define _I2C_IF_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 420 #define I2C_IF_TXC_DEFAULT (_I2C_IF_TXC_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 421 #define I2C_IF_TXBL (0x1UL << 4) /**< Transmit Buffer Level Interrupt Flag */
AnnaBridge 170:e95d10626187 422 #define _I2C_IF_TXBL_SHIFT 4 /**< Shift value for I2C_TXBL */
AnnaBridge 170:e95d10626187 423 #define _I2C_IF_TXBL_MASK 0x10UL /**< Bit mask for I2C_TXBL */
AnnaBridge 170:e95d10626187 424 #define _I2C_IF_TXBL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 425 #define I2C_IF_TXBL_DEFAULT (_I2C_IF_TXBL_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 426 #define I2C_IF_RXDATAV (0x1UL << 5) /**< Receive Data Valid Interrupt Flag */
AnnaBridge 170:e95d10626187 427 #define _I2C_IF_RXDATAV_SHIFT 5 /**< Shift value for I2C_RXDATAV */
AnnaBridge 170:e95d10626187 428 #define _I2C_IF_RXDATAV_MASK 0x20UL /**< Bit mask for I2C_RXDATAV */
AnnaBridge 170:e95d10626187 429 #define _I2C_IF_RXDATAV_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 430 #define I2C_IF_RXDATAV_DEFAULT (_I2C_IF_RXDATAV_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 431 #define I2C_IF_ACK (0x1UL << 6) /**< Acknowledge Received Interrupt Flag */
AnnaBridge 170:e95d10626187 432 #define _I2C_IF_ACK_SHIFT 6 /**< Shift value for I2C_ACK */
AnnaBridge 170:e95d10626187 433 #define _I2C_IF_ACK_MASK 0x40UL /**< Bit mask for I2C_ACK */
AnnaBridge 170:e95d10626187 434 #define _I2C_IF_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 435 #define I2C_IF_ACK_DEFAULT (_I2C_IF_ACK_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 436 #define I2C_IF_NACK (0x1UL << 7) /**< Not Acknowledge Received Interrupt Flag */
AnnaBridge 170:e95d10626187 437 #define _I2C_IF_NACK_SHIFT 7 /**< Shift value for I2C_NACK */
AnnaBridge 170:e95d10626187 438 #define _I2C_IF_NACK_MASK 0x80UL /**< Bit mask for I2C_NACK */
AnnaBridge 170:e95d10626187 439 #define _I2C_IF_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 440 #define I2C_IF_NACK_DEFAULT (_I2C_IF_NACK_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 441 #define I2C_IF_MSTOP (0x1UL << 8) /**< Master STOP Condition Interrupt Flag */
AnnaBridge 170:e95d10626187 442 #define _I2C_IF_MSTOP_SHIFT 8 /**< Shift value for I2C_MSTOP */
AnnaBridge 170:e95d10626187 443 #define _I2C_IF_MSTOP_MASK 0x100UL /**< Bit mask for I2C_MSTOP */
AnnaBridge 170:e95d10626187 444 #define _I2C_IF_MSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 445 #define I2C_IF_MSTOP_DEFAULT (_I2C_IF_MSTOP_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 446 #define I2C_IF_ARBLOST (0x1UL << 9) /**< Arbitration Lost Interrupt Flag */
AnnaBridge 170:e95d10626187 447 #define _I2C_IF_ARBLOST_SHIFT 9 /**< Shift value for I2C_ARBLOST */
AnnaBridge 170:e95d10626187 448 #define _I2C_IF_ARBLOST_MASK 0x200UL /**< Bit mask for I2C_ARBLOST */
AnnaBridge 170:e95d10626187 449 #define _I2C_IF_ARBLOST_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 450 #define I2C_IF_ARBLOST_DEFAULT (_I2C_IF_ARBLOST_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 451 #define I2C_IF_BUSERR (0x1UL << 10) /**< Bus Error Interrupt Flag */
AnnaBridge 170:e95d10626187 452 #define _I2C_IF_BUSERR_SHIFT 10 /**< Shift value for I2C_BUSERR */
AnnaBridge 170:e95d10626187 453 #define _I2C_IF_BUSERR_MASK 0x400UL /**< Bit mask for I2C_BUSERR */
AnnaBridge 170:e95d10626187 454 #define _I2C_IF_BUSERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 455 #define I2C_IF_BUSERR_DEFAULT (_I2C_IF_BUSERR_DEFAULT << 10) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 456 #define I2C_IF_BUSHOLD (0x1UL << 11) /**< Bus Held Interrupt Flag */
AnnaBridge 170:e95d10626187 457 #define _I2C_IF_BUSHOLD_SHIFT 11 /**< Shift value for I2C_BUSHOLD */
AnnaBridge 170:e95d10626187 458 #define _I2C_IF_BUSHOLD_MASK 0x800UL /**< Bit mask for I2C_BUSHOLD */
AnnaBridge 170:e95d10626187 459 #define _I2C_IF_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 460 #define I2C_IF_BUSHOLD_DEFAULT (_I2C_IF_BUSHOLD_DEFAULT << 11) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 461 #define I2C_IF_TXOF (0x1UL << 12) /**< Transmit Buffer Overflow Interrupt Flag */
AnnaBridge 170:e95d10626187 462 #define _I2C_IF_TXOF_SHIFT 12 /**< Shift value for I2C_TXOF */
AnnaBridge 170:e95d10626187 463 #define _I2C_IF_TXOF_MASK 0x1000UL /**< Bit mask for I2C_TXOF */
AnnaBridge 170:e95d10626187 464 #define _I2C_IF_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 465 #define I2C_IF_TXOF_DEFAULT (_I2C_IF_TXOF_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 466 #define I2C_IF_RXUF (0x1UL << 13) /**< Receive Buffer Underflow Interrupt Flag */
AnnaBridge 170:e95d10626187 467 #define _I2C_IF_RXUF_SHIFT 13 /**< Shift value for I2C_RXUF */
AnnaBridge 170:e95d10626187 468 #define _I2C_IF_RXUF_MASK 0x2000UL /**< Bit mask for I2C_RXUF */
AnnaBridge 170:e95d10626187 469 #define _I2C_IF_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 470 #define I2C_IF_RXUF_DEFAULT (_I2C_IF_RXUF_DEFAULT << 13) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 471 #define I2C_IF_BITO (0x1UL << 14) /**< Bus Idle Timeout Interrupt Flag */
AnnaBridge 170:e95d10626187 472 #define _I2C_IF_BITO_SHIFT 14 /**< Shift value for I2C_BITO */
AnnaBridge 170:e95d10626187 473 #define _I2C_IF_BITO_MASK 0x4000UL /**< Bit mask for I2C_BITO */
AnnaBridge 170:e95d10626187 474 #define _I2C_IF_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 475 #define I2C_IF_BITO_DEFAULT (_I2C_IF_BITO_DEFAULT << 14) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 476 #define I2C_IF_CLTO (0x1UL << 15) /**< Clock Low Timeout Interrupt Flag */
AnnaBridge 170:e95d10626187 477 #define _I2C_IF_CLTO_SHIFT 15 /**< Shift value for I2C_CLTO */
AnnaBridge 170:e95d10626187 478 #define _I2C_IF_CLTO_MASK 0x8000UL /**< Bit mask for I2C_CLTO */
AnnaBridge 170:e95d10626187 479 #define _I2C_IF_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 480 #define I2C_IF_CLTO_DEFAULT (_I2C_IF_CLTO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 481 #define I2C_IF_SSTOP (0x1UL << 16) /**< Slave STOP condition Interrupt Flag */
AnnaBridge 170:e95d10626187 482 #define _I2C_IF_SSTOP_SHIFT 16 /**< Shift value for I2C_SSTOP */
AnnaBridge 170:e95d10626187 483 #define _I2C_IF_SSTOP_MASK 0x10000UL /**< Bit mask for I2C_SSTOP */
AnnaBridge 170:e95d10626187 484 #define _I2C_IF_SSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 485 #define I2C_IF_SSTOP_DEFAULT (_I2C_IF_SSTOP_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 486 #define I2C_IF_RXFULL (0x1UL << 17) /**< Receive Buffer Full Interrupt Flag */
AnnaBridge 170:e95d10626187 487 #define _I2C_IF_RXFULL_SHIFT 17 /**< Shift value for I2C_RXFULL */
AnnaBridge 170:e95d10626187 488 #define _I2C_IF_RXFULL_MASK 0x20000UL /**< Bit mask for I2C_RXFULL */
AnnaBridge 170:e95d10626187 489 #define _I2C_IF_RXFULL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 490 #define I2C_IF_RXFULL_DEFAULT (_I2C_IF_RXFULL_DEFAULT << 17) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 491 #define I2C_IF_CLERR (0x1UL << 18) /**< Clock Low Error Interrupt Flag */
AnnaBridge 170:e95d10626187 492 #define _I2C_IF_CLERR_SHIFT 18 /**< Shift value for I2C_CLERR */
AnnaBridge 170:e95d10626187 493 #define _I2C_IF_CLERR_MASK 0x40000UL /**< Bit mask for I2C_CLERR */
AnnaBridge 170:e95d10626187 494 #define _I2C_IF_CLERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 495 #define I2C_IF_CLERR_DEFAULT (_I2C_IF_CLERR_DEFAULT << 18) /**< Shifted mode DEFAULT for I2C_IF */
AnnaBridge 170:e95d10626187 496
AnnaBridge 170:e95d10626187 497 /* Bit fields for I2C IFS */
AnnaBridge 170:e95d10626187 498 #define _I2C_IFS_RESETVALUE 0x00000000UL /**< Default value for I2C_IFS */
AnnaBridge 170:e95d10626187 499 #define _I2C_IFS_MASK 0x0007FFCFUL /**< Mask for I2C_IFS */
AnnaBridge 170:e95d10626187 500 #define I2C_IFS_START (0x1UL << 0) /**< Set START Interrupt Flag */
AnnaBridge 170:e95d10626187 501 #define _I2C_IFS_START_SHIFT 0 /**< Shift value for I2C_START */
AnnaBridge 170:e95d10626187 502 #define _I2C_IFS_START_MASK 0x1UL /**< Bit mask for I2C_START */
AnnaBridge 170:e95d10626187 503 #define _I2C_IFS_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 504 #define I2C_IFS_START_DEFAULT (_I2C_IFS_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 505 #define I2C_IFS_RSTART (0x1UL << 1) /**< Set RSTART Interrupt Flag */
AnnaBridge 170:e95d10626187 506 #define _I2C_IFS_RSTART_SHIFT 1 /**< Shift value for I2C_RSTART */
AnnaBridge 170:e95d10626187 507 #define _I2C_IFS_RSTART_MASK 0x2UL /**< Bit mask for I2C_RSTART */
AnnaBridge 170:e95d10626187 508 #define _I2C_IFS_RSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 509 #define I2C_IFS_RSTART_DEFAULT (_I2C_IFS_RSTART_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 510 #define I2C_IFS_ADDR (0x1UL << 2) /**< Set ADDR Interrupt Flag */
AnnaBridge 170:e95d10626187 511 #define _I2C_IFS_ADDR_SHIFT 2 /**< Shift value for I2C_ADDR */
AnnaBridge 170:e95d10626187 512 #define _I2C_IFS_ADDR_MASK 0x4UL /**< Bit mask for I2C_ADDR */
AnnaBridge 170:e95d10626187 513 #define _I2C_IFS_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 514 #define I2C_IFS_ADDR_DEFAULT (_I2C_IFS_ADDR_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 515 #define I2C_IFS_TXC (0x1UL << 3) /**< Set TXC Interrupt Flag */
AnnaBridge 170:e95d10626187 516 #define _I2C_IFS_TXC_SHIFT 3 /**< Shift value for I2C_TXC */
AnnaBridge 170:e95d10626187 517 #define _I2C_IFS_TXC_MASK 0x8UL /**< Bit mask for I2C_TXC */
AnnaBridge 170:e95d10626187 518 #define _I2C_IFS_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 519 #define I2C_IFS_TXC_DEFAULT (_I2C_IFS_TXC_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 520 #define I2C_IFS_ACK (0x1UL << 6) /**< Set ACK Interrupt Flag */
AnnaBridge 170:e95d10626187 521 #define _I2C_IFS_ACK_SHIFT 6 /**< Shift value for I2C_ACK */
AnnaBridge 170:e95d10626187 522 #define _I2C_IFS_ACK_MASK 0x40UL /**< Bit mask for I2C_ACK */
AnnaBridge 170:e95d10626187 523 #define _I2C_IFS_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 524 #define I2C_IFS_ACK_DEFAULT (_I2C_IFS_ACK_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 525 #define I2C_IFS_NACK (0x1UL << 7) /**< Set NACK Interrupt Flag */
AnnaBridge 170:e95d10626187 526 #define _I2C_IFS_NACK_SHIFT 7 /**< Shift value for I2C_NACK */
AnnaBridge 170:e95d10626187 527 #define _I2C_IFS_NACK_MASK 0x80UL /**< Bit mask for I2C_NACK */
AnnaBridge 170:e95d10626187 528 #define _I2C_IFS_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 529 #define I2C_IFS_NACK_DEFAULT (_I2C_IFS_NACK_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 530 #define I2C_IFS_MSTOP (0x1UL << 8) /**< Set MSTOP Interrupt Flag */
AnnaBridge 170:e95d10626187 531 #define _I2C_IFS_MSTOP_SHIFT 8 /**< Shift value for I2C_MSTOP */
AnnaBridge 170:e95d10626187 532 #define _I2C_IFS_MSTOP_MASK 0x100UL /**< Bit mask for I2C_MSTOP */
AnnaBridge 170:e95d10626187 533 #define _I2C_IFS_MSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 534 #define I2C_IFS_MSTOP_DEFAULT (_I2C_IFS_MSTOP_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 535 #define I2C_IFS_ARBLOST (0x1UL << 9) /**< Set ARBLOST Interrupt Flag */
AnnaBridge 170:e95d10626187 536 #define _I2C_IFS_ARBLOST_SHIFT 9 /**< Shift value for I2C_ARBLOST */
AnnaBridge 170:e95d10626187 537 #define _I2C_IFS_ARBLOST_MASK 0x200UL /**< Bit mask for I2C_ARBLOST */
AnnaBridge 170:e95d10626187 538 #define _I2C_IFS_ARBLOST_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 539 #define I2C_IFS_ARBLOST_DEFAULT (_I2C_IFS_ARBLOST_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 540 #define I2C_IFS_BUSERR (0x1UL << 10) /**< Set BUSERR Interrupt Flag */
AnnaBridge 170:e95d10626187 541 #define _I2C_IFS_BUSERR_SHIFT 10 /**< Shift value for I2C_BUSERR */
AnnaBridge 170:e95d10626187 542 #define _I2C_IFS_BUSERR_MASK 0x400UL /**< Bit mask for I2C_BUSERR */
AnnaBridge 170:e95d10626187 543 #define _I2C_IFS_BUSERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 544 #define I2C_IFS_BUSERR_DEFAULT (_I2C_IFS_BUSERR_DEFAULT << 10) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 545 #define I2C_IFS_BUSHOLD (0x1UL << 11) /**< Set BUSHOLD Interrupt Flag */
AnnaBridge 170:e95d10626187 546 #define _I2C_IFS_BUSHOLD_SHIFT 11 /**< Shift value for I2C_BUSHOLD */
AnnaBridge 170:e95d10626187 547 #define _I2C_IFS_BUSHOLD_MASK 0x800UL /**< Bit mask for I2C_BUSHOLD */
AnnaBridge 170:e95d10626187 548 #define _I2C_IFS_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 549 #define I2C_IFS_BUSHOLD_DEFAULT (_I2C_IFS_BUSHOLD_DEFAULT << 11) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 550 #define I2C_IFS_TXOF (0x1UL << 12) /**< Set TXOF Interrupt Flag */
AnnaBridge 170:e95d10626187 551 #define _I2C_IFS_TXOF_SHIFT 12 /**< Shift value for I2C_TXOF */
AnnaBridge 170:e95d10626187 552 #define _I2C_IFS_TXOF_MASK 0x1000UL /**< Bit mask for I2C_TXOF */
AnnaBridge 170:e95d10626187 553 #define _I2C_IFS_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 554 #define I2C_IFS_TXOF_DEFAULT (_I2C_IFS_TXOF_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 555 #define I2C_IFS_RXUF (0x1UL << 13) /**< Set RXUF Interrupt Flag */
AnnaBridge 170:e95d10626187 556 #define _I2C_IFS_RXUF_SHIFT 13 /**< Shift value for I2C_RXUF */
AnnaBridge 170:e95d10626187 557 #define _I2C_IFS_RXUF_MASK 0x2000UL /**< Bit mask for I2C_RXUF */
AnnaBridge 170:e95d10626187 558 #define _I2C_IFS_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 559 #define I2C_IFS_RXUF_DEFAULT (_I2C_IFS_RXUF_DEFAULT << 13) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 560 #define I2C_IFS_BITO (0x1UL << 14) /**< Set BITO Interrupt Flag */
AnnaBridge 170:e95d10626187 561 #define _I2C_IFS_BITO_SHIFT 14 /**< Shift value for I2C_BITO */
AnnaBridge 170:e95d10626187 562 #define _I2C_IFS_BITO_MASK 0x4000UL /**< Bit mask for I2C_BITO */
AnnaBridge 170:e95d10626187 563 #define _I2C_IFS_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 564 #define I2C_IFS_BITO_DEFAULT (_I2C_IFS_BITO_DEFAULT << 14) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 565 #define I2C_IFS_CLTO (0x1UL << 15) /**< Set CLTO Interrupt Flag */
AnnaBridge 170:e95d10626187 566 #define _I2C_IFS_CLTO_SHIFT 15 /**< Shift value for I2C_CLTO */
AnnaBridge 170:e95d10626187 567 #define _I2C_IFS_CLTO_MASK 0x8000UL /**< Bit mask for I2C_CLTO */
AnnaBridge 170:e95d10626187 568 #define _I2C_IFS_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 569 #define I2C_IFS_CLTO_DEFAULT (_I2C_IFS_CLTO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 570 #define I2C_IFS_SSTOP (0x1UL << 16) /**< Set SSTOP Interrupt Flag */
AnnaBridge 170:e95d10626187 571 #define _I2C_IFS_SSTOP_SHIFT 16 /**< Shift value for I2C_SSTOP */
AnnaBridge 170:e95d10626187 572 #define _I2C_IFS_SSTOP_MASK 0x10000UL /**< Bit mask for I2C_SSTOP */
AnnaBridge 170:e95d10626187 573 #define _I2C_IFS_SSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 574 #define I2C_IFS_SSTOP_DEFAULT (_I2C_IFS_SSTOP_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 575 #define I2C_IFS_RXFULL (0x1UL << 17) /**< Set RXFULL Interrupt Flag */
AnnaBridge 170:e95d10626187 576 #define _I2C_IFS_RXFULL_SHIFT 17 /**< Shift value for I2C_RXFULL */
AnnaBridge 170:e95d10626187 577 #define _I2C_IFS_RXFULL_MASK 0x20000UL /**< Bit mask for I2C_RXFULL */
AnnaBridge 170:e95d10626187 578 #define _I2C_IFS_RXFULL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 579 #define I2C_IFS_RXFULL_DEFAULT (_I2C_IFS_RXFULL_DEFAULT << 17) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 580 #define I2C_IFS_CLERR (0x1UL << 18) /**< Set CLERR Interrupt Flag */
AnnaBridge 170:e95d10626187 581 #define _I2C_IFS_CLERR_SHIFT 18 /**< Shift value for I2C_CLERR */
AnnaBridge 170:e95d10626187 582 #define _I2C_IFS_CLERR_MASK 0x40000UL /**< Bit mask for I2C_CLERR */
AnnaBridge 170:e95d10626187 583 #define _I2C_IFS_CLERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 584 #define I2C_IFS_CLERR_DEFAULT (_I2C_IFS_CLERR_DEFAULT << 18) /**< Shifted mode DEFAULT for I2C_IFS */
AnnaBridge 170:e95d10626187 585
AnnaBridge 170:e95d10626187 586 /* Bit fields for I2C IFC */
AnnaBridge 170:e95d10626187 587 #define _I2C_IFC_RESETVALUE 0x00000000UL /**< Default value for I2C_IFC */
AnnaBridge 170:e95d10626187 588 #define _I2C_IFC_MASK 0x0007FFCFUL /**< Mask for I2C_IFC */
AnnaBridge 170:e95d10626187 589 #define I2C_IFC_START (0x1UL << 0) /**< Clear START Interrupt Flag */
AnnaBridge 170:e95d10626187 590 #define _I2C_IFC_START_SHIFT 0 /**< Shift value for I2C_START */
AnnaBridge 170:e95d10626187 591 #define _I2C_IFC_START_MASK 0x1UL /**< Bit mask for I2C_START */
AnnaBridge 170:e95d10626187 592 #define _I2C_IFC_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 593 #define I2C_IFC_START_DEFAULT (_I2C_IFC_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 594 #define I2C_IFC_RSTART (0x1UL << 1) /**< Clear RSTART Interrupt Flag */
AnnaBridge 170:e95d10626187 595 #define _I2C_IFC_RSTART_SHIFT 1 /**< Shift value for I2C_RSTART */
AnnaBridge 170:e95d10626187 596 #define _I2C_IFC_RSTART_MASK 0x2UL /**< Bit mask for I2C_RSTART */
AnnaBridge 170:e95d10626187 597 #define _I2C_IFC_RSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 598 #define I2C_IFC_RSTART_DEFAULT (_I2C_IFC_RSTART_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 599 #define I2C_IFC_ADDR (0x1UL << 2) /**< Clear ADDR Interrupt Flag */
AnnaBridge 170:e95d10626187 600 #define _I2C_IFC_ADDR_SHIFT 2 /**< Shift value for I2C_ADDR */
AnnaBridge 170:e95d10626187 601 #define _I2C_IFC_ADDR_MASK 0x4UL /**< Bit mask for I2C_ADDR */
AnnaBridge 170:e95d10626187 602 #define _I2C_IFC_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 603 #define I2C_IFC_ADDR_DEFAULT (_I2C_IFC_ADDR_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 604 #define I2C_IFC_TXC (0x1UL << 3) /**< Clear TXC Interrupt Flag */
AnnaBridge 170:e95d10626187 605 #define _I2C_IFC_TXC_SHIFT 3 /**< Shift value for I2C_TXC */
AnnaBridge 170:e95d10626187 606 #define _I2C_IFC_TXC_MASK 0x8UL /**< Bit mask for I2C_TXC */
AnnaBridge 170:e95d10626187 607 #define _I2C_IFC_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 608 #define I2C_IFC_TXC_DEFAULT (_I2C_IFC_TXC_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 609 #define I2C_IFC_ACK (0x1UL << 6) /**< Clear ACK Interrupt Flag */
AnnaBridge 170:e95d10626187 610 #define _I2C_IFC_ACK_SHIFT 6 /**< Shift value for I2C_ACK */
AnnaBridge 170:e95d10626187 611 #define _I2C_IFC_ACK_MASK 0x40UL /**< Bit mask for I2C_ACK */
AnnaBridge 170:e95d10626187 612 #define _I2C_IFC_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 613 #define I2C_IFC_ACK_DEFAULT (_I2C_IFC_ACK_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 614 #define I2C_IFC_NACK (0x1UL << 7) /**< Clear NACK Interrupt Flag */
AnnaBridge 170:e95d10626187 615 #define _I2C_IFC_NACK_SHIFT 7 /**< Shift value for I2C_NACK */
AnnaBridge 170:e95d10626187 616 #define _I2C_IFC_NACK_MASK 0x80UL /**< Bit mask for I2C_NACK */
AnnaBridge 170:e95d10626187 617 #define _I2C_IFC_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 618 #define I2C_IFC_NACK_DEFAULT (_I2C_IFC_NACK_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 619 #define I2C_IFC_MSTOP (0x1UL << 8) /**< Clear MSTOP Interrupt Flag */
AnnaBridge 170:e95d10626187 620 #define _I2C_IFC_MSTOP_SHIFT 8 /**< Shift value for I2C_MSTOP */
AnnaBridge 170:e95d10626187 621 #define _I2C_IFC_MSTOP_MASK 0x100UL /**< Bit mask for I2C_MSTOP */
AnnaBridge 170:e95d10626187 622 #define _I2C_IFC_MSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 623 #define I2C_IFC_MSTOP_DEFAULT (_I2C_IFC_MSTOP_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 624 #define I2C_IFC_ARBLOST (0x1UL << 9) /**< Clear ARBLOST Interrupt Flag */
AnnaBridge 170:e95d10626187 625 #define _I2C_IFC_ARBLOST_SHIFT 9 /**< Shift value for I2C_ARBLOST */
AnnaBridge 170:e95d10626187 626 #define _I2C_IFC_ARBLOST_MASK 0x200UL /**< Bit mask for I2C_ARBLOST */
AnnaBridge 170:e95d10626187 627 #define _I2C_IFC_ARBLOST_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 628 #define I2C_IFC_ARBLOST_DEFAULT (_I2C_IFC_ARBLOST_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 629 #define I2C_IFC_BUSERR (0x1UL << 10) /**< Clear BUSERR Interrupt Flag */
AnnaBridge 170:e95d10626187 630 #define _I2C_IFC_BUSERR_SHIFT 10 /**< Shift value for I2C_BUSERR */
AnnaBridge 170:e95d10626187 631 #define _I2C_IFC_BUSERR_MASK 0x400UL /**< Bit mask for I2C_BUSERR */
AnnaBridge 170:e95d10626187 632 #define _I2C_IFC_BUSERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 633 #define I2C_IFC_BUSERR_DEFAULT (_I2C_IFC_BUSERR_DEFAULT << 10) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 634 #define I2C_IFC_BUSHOLD (0x1UL << 11) /**< Clear BUSHOLD Interrupt Flag */
AnnaBridge 170:e95d10626187 635 #define _I2C_IFC_BUSHOLD_SHIFT 11 /**< Shift value for I2C_BUSHOLD */
AnnaBridge 170:e95d10626187 636 #define _I2C_IFC_BUSHOLD_MASK 0x800UL /**< Bit mask for I2C_BUSHOLD */
AnnaBridge 170:e95d10626187 637 #define _I2C_IFC_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 638 #define I2C_IFC_BUSHOLD_DEFAULT (_I2C_IFC_BUSHOLD_DEFAULT << 11) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 639 #define I2C_IFC_TXOF (0x1UL << 12) /**< Clear TXOF Interrupt Flag */
AnnaBridge 170:e95d10626187 640 #define _I2C_IFC_TXOF_SHIFT 12 /**< Shift value for I2C_TXOF */
AnnaBridge 170:e95d10626187 641 #define _I2C_IFC_TXOF_MASK 0x1000UL /**< Bit mask for I2C_TXOF */
AnnaBridge 170:e95d10626187 642 #define _I2C_IFC_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 643 #define I2C_IFC_TXOF_DEFAULT (_I2C_IFC_TXOF_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 644 #define I2C_IFC_RXUF (0x1UL << 13) /**< Clear RXUF Interrupt Flag */
AnnaBridge 170:e95d10626187 645 #define _I2C_IFC_RXUF_SHIFT 13 /**< Shift value for I2C_RXUF */
AnnaBridge 170:e95d10626187 646 #define _I2C_IFC_RXUF_MASK 0x2000UL /**< Bit mask for I2C_RXUF */
AnnaBridge 170:e95d10626187 647 #define _I2C_IFC_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 648 #define I2C_IFC_RXUF_DEFAULT (_I2C_IFC_RXUF_DEFAULT << 13) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 649 #define I2C_IFC_BITO (0x1UL << 14) /**< Clear BITO Interrupt Flag */
AnnaBridge 170:e95d10626187 650 #define _I2C_IFC_BITO_SHIFT 14 /**< Shift value for I2C_BITO */
AnnaBridge 170:e95d10626187 651 #define _I2C_IFC_BITO_MASK 0x4000UL /**< Bit mask for I2C_BITO */
AnnaBridge 170:e95d10626187 652 #define _I2C_IFC_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 653 #define I2C_IFC_BITO_DEFAULT (_I2C_IFC_BITO_DEFAULT << 14) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 654 #define I2C_IFC_CLTO (0x1UL << 15) /**< Clear CLTO Interrupt Flag */
AnnaBridge 170:e95d10626187 655 #define _I2C_IFC_CLTO_SHIFT 15 /**< Shift value for I2C_CLTO */
AnnaBridge 170:e95d10626187 656 #define _I2C_IFC_CLTO_MASK 0x8000UL /**< Bit mask for I2C_CLTO */
AnnaBridge 170:e95d10626187 657 #define _I2C_IFC_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 658 #define I2C_IFC_CLTO_DEFAULT (_I2C_IFC_CLTO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 659 #define I2C_IFC_SSTOP (0x1UL << 16) /**< Clear SSTOP Interrupt Flag */
AnnaBridge 170:e95d10626187 660 #define _I2C_IFC_SSTOP_SHIFT 16 /**< Shift value for I2C_SSTOP */
AnnaBridge 170:e95d10626187 661 #define _I2C_IFC_SSTOP_MASK 0x10000UL /**< Bit mask for I2C_SSTOP */
AnnaBridge 170:e95d10626187 662 #define _I2C_IFC_SSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 663 #define I2C_IFC_SSTOP_DEFAULT (_I2C_IFC_SSTOP_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 664 #define I2C_IFC_RXFULL (0x1UL << 17) /**< Clear RXFULL Interrupt Flag */
AnnaBridge 170:e95d10626187 665 #define _I2C_IFC_RXFULL_SHIFT 17 /**< Shift value for I2C_RXFULL */
AnnaBridge 170:e95d10626187 666 #define _I2C_IFC_RXFULL_MASK 0x20000UL /**< Bit mask for I2C_RXFULL */
AnnaBridge 170:e95d10626187 667 #define _I2C_IFC_RXFULL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 668 #define I2C_IFC_RXFULL_DEFAULT (_I2C_IFC_RXFULL_DEFAULT << 17) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 669 #define I2C_IFC_CLERR (0x1UL << 18) /**< Clear CLERR Interrupt Flag */
AnnaBridge 170:e95d10626187 670 #define _I2C_IFC_CLERR_SHIFT 18 /**< Shift value for I2C_CLERR */
AnnaBridge 170:e95d10626187 671 #define _I2C_IFC_CLERR_MASK 0x40000UL /**< Bit mask for I2C_CLERR */
AnnaBridge 170:e95d10626187 672 #define _I2C_IFC_CLERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 673 #define I2C_IFC_CLERR_DEFAULT (_I2C_IFC_CLERR_DEFAULT << 18) /**< Shifted mode DEFAULT for I2C_IFC */
AnnaBridge 170:e95d10626187 674
AnnaBridge 170:e95d10626187 675 /* Bit fields for I2C IEN */
AnnaBridge 170:e95d10626187 676 #define _I2C_IEN_RESETVALUE 0x00000000UL /**< Default value for I2C_IEN */
AnnaBridge 170:e95d10626187 677 #define _I2C_IEN_MASK 0x0007FFFFUL /**< Mask for I2C_IEN */
AnnaBridge 170:e95d10626187 678 #define I2C_IEN_START (0x1UL << 0) /**< START Interrupt Enable */
AnnaBridge 170:e95d10626187 679 #define _I2C_IEN_START_SHIFT 0 /**< Shift value for I2C_START */
AnnaBridge 170:e95d10626187 680 #define _I2C_IEN_START_MASK 0x1UL /**< Bit mask for I2C_START */
AnnaBridge 170:e95d10626187 681 #define _I2C_IEN_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 682 #define I2C_IEN_START_DEFAULT (_I2C_IEN_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 683 #define I2C_IEN_RSTART (0x1UL << 1) /**< RSTART Interrupt Enable */
AnnaBridge 170:e95d10626187 684 #define _I2C_IEN_RSTART_SHIFT 1 /**< Shift value for I2C_RSTART */
AnnaBridge 170:e95d10626187 685 #define _I2C_IEN_RSTART_MASK 0x2UL /**< Bit mask for I2C_RSTART */
AnnaBridge 170:e95d10626187 686 #define _I2C_IEN_RSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 687 #define I2C_IEN_RSTART_DEFAULT (_I2C_IEN_RSTART_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 688 #define I2C_IEN_ADDR (0x1UL << 2) /**< ADDR Interrupt Enable */
AnnaBridge 170:e95d10626187 689 #define _I2C_IEN_ADDR_SHIFT 2 /**< Shift value for I2C_ADDR */
AnnaBridge 170:e95d10626187 690 #define _I2C_IEN_ADDR_MASK 0x4UL /**< Bit mask for I2C_ADDR */
AnnaBridge 170:e95d10626187 691 #define _I2C_IEN_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 692 #define I2C_IEN_ADDR_DEFAULT (_I2C_IEN_ADDR_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 693 #define I2C_IEN_TXC (0x1UL << 3) /**< TXC Interrupt Enable */
AnnaBridge 170:e95d10626187 694 #define _I2C_IEN_TXC_SHIFT 3 /**< Shift value for I2C_TXC */
AnnaBridge 170:e95d10626187 695 #define _I2C_IEN_TXC_MASK 0x8UL /**< Bit mask for I2C_TXC */
AnnaBridge 170:e95d10626187 696 #define _I2C_IEN_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 697 #define I2C_IEN_TXC_DEFAULT (_I2C_IEN_TXC_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 698 #define I2C_IEN_TXBL (0x1UL << 4) /**< TXBL Interrupt Enable */
AnnaBridge 170:e95d10626187 699 #define _I2C_IEN_TXBL_SHIFT 4 /**< Shift value for I2C_TXBL */
AnnaBridge 170:e95d10626187 700 #define _I2C_IEN_TXBL_MASK 0x10UL /**< Bit mask for I2C_TXBL */
AnnaBridge 170:e95d10626187 701 #define _I2C_IEN_TXBL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 702 #define I2C_IEN_TXBL_DEFAULT (_I2C_IEN_TXBL_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 703 #define I2C_IEN_RXDATAV (0x1UL << 5) /**< RXDATAV Interrupt Enable */
AnnaBridge 170:e95d10626187 704 #define _I2C_IEN_RXDATAV_SHIFT 5 /**< Shift value for I2C_RXDATAV */
AnnaBridge 170:e95d10626187 705 #define _I2C_IEN_RXDATAV_MASK 0x20UL /**< Bit mask for I2C_RXDATAV */
AnnaBridge 170:e95d10626187 706 #define _I2C_IEN_RXDATAV_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 707 #define I2C_IEN_RXDATAV_DEFAULT (_I2C_IEN_RXDATAV_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 708 #define I2C_IEN_ACK (0x1UL << 6) /**< ACK Interrupt Enable */
AnnaBridge 170:e95d10626187 709 #define _I2C_IEN_ACK_SHIFT 6 /**< Shift value for I2C_ACK */
AnnaBridge 170:e95d10626187 710 #define _I2C_IEN_ACK_MASK 0x40UL /**< Bit mask for I2C_ACK */
AnnaBridge 170:e95d10626187 711 #define _I2C_IEN_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 712 #define I2C_IEN_ACK_DEFAULT (_I2C_IEN_ACK_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 713 #define I2C_IEN_NACK (0x1UL << 7) /**< NACK Interrupt Enable */
AnnaBridge 170:e95d10626187 714 #define _I2C_IEN_NACK_SHIFT 7 /**< Shift value for I2C_NACK */
AnnaBridge 170:e95d10626187 715 #define _I2C_IEN_NACK_MASK 0x80UL /**< Bit mask for I2C_NACK */
AnnaBridge 170:e95d10626187 716 #define _I2C_IEN_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 717 #define I2C_IEN_NACK_DEFAULT (_I2C_IEN_NACK_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 718 #define I2C_IEN_MSTOP (0x1UL << 8) /**< MSTOP Interrupt Enable */
AnnaBridge 170:e95d10626187 719 #define _I2C_IEN_MSTOP_SHIFT 8 /**< Shift value for I2C_MSTOP */
AnnaBridge 170:e95d10626187 720 #define _I2C_IEN_MSTOP_MASK 0x100UL /**< Bit mask for I2C_MSTOP */
AnnaBridge 170:e95d10626187 721 #define _I2C_IEN_MSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 722 #define I2C_IEN_MSTOP_DEFAULT (_I2C_IEN_MSTOP_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 723 #define I2C_IEN_ARBLOST (0x1UL << 9) /**< ARBLOST Interrupt Enable */
AnnaBridge 170:e95d10626187 724 #define _I2C_IEN_ARBLOST_SHIFT 9 /**< Shift value for I2C_ARBLOST */
AnnaBridge 170:e95d10626187 725 #define _I2C_IEN_ARBLOST_MASK 0x200UL /**< Bit mask for I2C_ARBLOST */
AnnaBridge 170:e95d10626187 726 #define _I2C_IEN_ARBLOST_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 727 #define I2C_IEN_ARBLOST_DEFAULT (_I2C_IEN_ARBLOST_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 728 #define I2C_IEN_BUSERR (0x1UL << 10) /**< BUSERR Interrupt Enable */
AnnaBridge 170:e95d10626187 729 #define _I2C_IEN_BUSERR_SHIFT 10 /**< Shift value for I2C_BUSERR */
AnnaBridge 170:e95d10626187 730 #define _I2C_IEN_BUSERR_MASK 0x400UL /**< Bit mask for I2C_BUSERR */
AnnaBridge 170:e95d10626187 731 #define _I2C_IEN_BUSERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 732 #define I2C_IEN_BUSERR_DEFAULT (_I2C_IEN_BUSERR_DEFAULT << 10) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 733 #define I2C_IEN_BUSHOLD (0x1UL << 11) /**< BUSHOLD Interrupt Enable */
AnnaBridge 170:e95d10626187 734 #define _I2C_IEN_BUSHOLD_SHIFT 11 /**< Shift value for I2C_BUSHOLD */
AnnaBridge 170:e95d10626187 735 #define _I2C_IEN_BUSHOLD_MASK 0x800UL /**< Bit mask for I2C_BUSHOLD */
AnnaBridge 170:e95d10626187 736 #define _I2C_IEN_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 737 #define I2C_IEN_BUSHOLD_DEFAULT (_I2C_IEN_BUSHOLD_DEFAULT << 11) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 738 #define I2C_IEN_TXOF (0x1UL << 12) /**< TXOF Interrupt Enable */
AnnaBridge 170:e95d10626187 739 #define _I2C_IEN_TXOF_SHIFT 12 /**< Shift value for I2C_TXOF */
AnnaBridge 170:e95d10626187 740 #define _I2C_IEN_TXOF_MASK 0x1000UL /**< Bit mask for I2C_TXOF */
AnnaBridge 170:e95d10626187 741 #define _I2C_IEN_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 742 #define I2C_IEN_TXOF_DEFAULT (_I2C_IEN_TXOF_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 743 #define I2C_IEN_RXUF (0x1UL << 13) /**< RXUF Interrupt Enable */
AnnaBridge 170:e95d10626187 744 #define _I2C_IEN_RXUF_SHIFT 13 /**< Shift value for I2C_RXUF */
AnnaBridge 170:e95d10626187 745 #define _I2C_IEN_RXUF_MASK 0x2000UL /**< Bit mask for I2C_RXUF */
AnnaBridge 170:e95d10626187 746 #define _I2C_IEN_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 747 #define I2C_IEN_RXUF_DEFAULT (_I2C_IEN_RXUF_DEFAULT << 13) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 748 #define I2C_IEN_BITO (0x1UL << 14) /**< BITO Interrupt Enable */
AnnaBridge 170:e95d10626187 749 #define _I2C_IEN_BITO_SHIFT 14 /**< Shift value for I2C_BITO */
AnnaBridge 170:e95d10626187 750 #define _I2C_IEN_BITO_MASK 0x4000UL /**< Bit mask for I2C_BITO */
AnnaBridge 170:e95d10626187 751 #define _I2C_IEN_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 752 #define I2C_IEN_BITO_DEFAULT (_I2C_IEN_BITO_DEFAULT << 14) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 753 #define I2C_IEN_CLTO (0x1UL << 15) /**< CLTO Interrupt Enable */
AnnaBridge 170:e95d10626187 754 #define _I2C_IEN_CLTO_SHIFT 15 /**< Shift value for I2C_CLTO */
AnnaBridge 170:e95d10626187 755 #define _I2C_IEN_CLTO_MASK 0x8000UL /**< Bit mask for I2C_CLTO */
AnnaBridge 170:e95d10626187 756 #define _I2C_IEN_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 757 #define I2C_IEN_CLTO_DEFAULT (_I2C_IEN_CLTO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 758 #define I2C_IEN_SSTOP (0x1UL << 16) /**< SSTOP Interrupt Enable */
AnnaBridge 170:e95d10626187 759 #define _I2C_IEN_SSTOP_SHIFT 16 /**< Shift value for I2C_SSTOP */
AnnaBridge 170:e95d10626187 760 #define _I2C_IEN_SSTOP_MASK 0x10000UL /**< Bit mask for I2C_SSTOP */
AnnaBridge 170:e95d10626187 761 #define _I2C_IEN_SSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 762 #define I2C_IEN_SSTOP_DEFAULT (_I2C_IEN_SSTOP_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 763 #define I2C_IEN_RXFULL (0x1UL << 17) /**< RXFULL Interrupt Enable */
AnnaBridge 170:e95d10626187 764 #define _I2C_IEN_RXFULL_SHIFT 17 /**< Shift value for I2C_RXFULL */
AnnaBridge 170:e95d10626187 765 #define _I2C_IEN_RXFULL_MASK 0x20000UL /**< Bit mask for I2C_RXFULL */
AnnaBridge 170:e95d10626187 766 #define _I2C_IEN_RXFULL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 767 #define I2C_IEN_RXFULL_DEFAULT (_I2C_IEN_RXFULL_DEFAULT << 17) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 768 #define I2C_IEN_CLERR (0x1UL << 18) /**< CLERR Interrupt Enable */
AnnaBridge 170:e95d10626187 769 #define _I2C_IEN_CLERR_SHIFT 18 /**< Shift value for I2C_CLERR */
AnnaBridge 170:e95d10626187 770 #define _I2C_IEN_CLERR_MASK 0x40000UL /**< Bit mask for I2C_CLERR */
AnnaBridge 170:e95d10626187 771 #define _I2C_IEN_CLERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 772 #define I2C_IEN_CLERR_DEFAULT (_I2C_IEN_CLERR_DEFAULT << 18) /**< Shifted mode DEFAULT for I2C_IEN */
AnnaBridge 170:e95d10626187 773
AnnaBridge 170:e95d10626187 774 /* Bit fields for I2C ROUTEPEN */
AnnaBridge 170:e95d10626187 775 #define _I2C_ROUTEPEN_RESETVALUE 0x00000000UL /**< Default value for I2C_ROUTEPEN */
AnnaBridge 170:e95d10626187 776 #define _I2C_ROUTEPEN_MASK 0x00000003UL /**< Mask for I2C_ROUTEPEN */
AnnaBridge 170:e95d10626187 777 #define I2C_ROUTEPEN_SDAPEN (0x1UL << 0) /**< SDA Pin Enable */
AnnaBridge 170:e95d10626187 778 #define _I2C_ROUTEPEN_SDAPEN_SHIFT 0 /**< Shift value for I2C_SDAPEN */
AnnaBridge 170:e95d10626187 779 #define _I2C_ROUTEPEN_SDAPEN_MASK 0x1UL /**< Bit mask for I2C_SDAPEN */
AnnaBridge 170:e95d10626187 780 #define _I2C_ROUTEPEN_SDAPEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_ROUTEPEN */
AnnaBridge 170:e95d10626187 781 #define I2C_ROUTEPEN_SDAPEN_DEFAULT (_I2C_ROUTEPEN_SDAPEN_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_ROUTEPEN */
AnnaBridge 170:e95d10626187 782 #define I2C_ROUTEPEN_SCLPEN (0x1UL << 1) /**< SCL Pin Enable */
AnnaBridge 170:e95d10626187 783 #define _I2C_ROUTEPEN_SCLPEN_SHIFT 1 /**< Shift value for I2C_SCLPEN */
AnnaBridge 170:e95d10626187 784 #define _I2C_ROUTEPEN_SCLPEN_MASK 0x2UL /**< Bit mask for I2C_SCLPEN */
AnnaBridge 170:e95d10626187 785 #define _I2C_ROUTEPEN_SCLPEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_ROUTEPEN */
AnnaBridge 170:e95d10626187 786 #define I2C_ROUTEPEN_SCLPEN_DEFAULT (_I2C_ROUTEPEN_SCLPEN_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_ROUTEPEN */
AnnaBridge 170:e95d10626187 787
AnnaBridge 170:e95d10626187 788 /* Bit fields for I2C ROUTELOC0 */
AnnaBridge 170:e95d10626187 789 #define _I2C_ROUTELOC0_RESETVALUE 0x00000000UL /**< Default value for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 790 #define _I2C_ROUTELOC0_MASK 0x00000707UL /**< Mask for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 791 #define _I2C_ROUTELOC0_SDALOC_SHIFT 0 /**< Shift value for I2C_SDALOC */
AnnaBridge 170:e95d10626187 792 #define _I2C_ROUTELOC0_SDALOC_MASK 0x7UL /**< Bit mask for I2C_SDALOC */
AnnaBridge 170:e95d10626187 793 #define _I2C_ROUTELOC0_SDALOC_LOC0 0x00000000UL /**< Mode LOC0 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 794 #define _I2C_ROUTELOC0_SDALOC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 795 #define _I2C_ROUTELOC0_SDALOC_LOC1 0x00000001UL /**< Mode LOC1 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 796 #define _I2C_ROUTELOC0_SDALOC_LOC2 0x00000002UL /**< Mode LOC2 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 797 #define _I2C_ROUTELOC0_SDALOC_LOC3 0x00000003UL /**< Mode LOC3 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 798 #define _I2C_ROUTELOC0_SDALOC_LOC4 0x00000004UL /**< Mode LOC4 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 799 #define _I2C_ROUTELOC0_SDALOC_LOC5 0x00000005UL /**< Mode LOC5 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 800 #define _I2C_ROUTELOC0_SDALOC_LOC6 0x00000006UL /**< Mode LOC6 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 801 #define _I2C_ROUTELOC0_SDALOC_LOC7 0x00000007UL /**< Mode LOC7 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 802 #define I2C_ROUTELOC0_SDALOC_LOC0 (_I2C_ROUTELOC0_SDALOC_LOC0 << 0) /**< Shifted mode LOC0 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 803 #define I2C_ROUTELOC0_SDALOC_DEFAULT (_I2C_ROUTELOC0_SDALOC_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 804 #define I2C_ROUTELOC0_SDALOC_LOC1 (_I2C_ROUTELOC0_SDALOC_LOC1 << 0) /**< Shifted mode LOC1 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 805 #define I2C_ROUTELOC0_SDALOC_LOC2 (_I2C_ROUTELOC0_SDALOC_LOC2 << 0) /**< Shifted mode LOC2 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 806 #define I2C_ROUTELOC0_SDALOC_LOC3 (_I2C_ROUTELOC0_SDALOC_LOC3 << 0) /**< Shifted mode LOC3 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 807 #define I2C_ROUTELOC0_SDALOC_LOC4 (_I2C_ROUTELOC0_SDALOC_LOC4 << 0) /**< Shifted mode LOC4 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 808 #define I2C_ROUTELOC0_SDALOC_LOC5 (_I2C_ROUTELOC0_SDALOC_LOC5 << 0) /**< Shifted mode LOC5 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 809 #define I2C_ROUTELOC0_SDALOC_LOC6 (_I2C_ROUTELOC0_SDALOC_LOC6 << 0) /**< Shifted mode LOC6 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 810 #define I2C_ROUTELOC0_SDALOC_LOC7 (_I2C_ROUTELOC0_SDALOC_LOC7 << 0) /**< Shifted mode LOC7 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 811 #define _I2C_ROUTELOC0_SCLLOC_SHIFT 8 /**< Shift value for I2C_SCLLOC */
AnnaBridge 170:e95d10626187 812 #define _I2C_ROUTELOC0_SCLLOC_MASK 0x700UL /**< Bit mask for I2C_SCLLOC */
AnnaBridge 170:e95d10626187 813 #define _I2C_ROUTELOC0_SCLLOC_LOC0 0x00000000UL /**< Mode LOC0 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 814 #define _I2C_ROUTELOC0_SCLLOC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 815 #define _I2C_ROUTELOC0_SCLLOC_LOC1 0x00000001UL /**< Mode LOC1 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 816 #define _I2C_ROUTELOC0_SCLLOC_LOC2 0x00000002UL /**< Mode LOC2 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 817 #define _I2C_ROUTELOC0_SCLLOC_LOC3 0x00000003UL /**< Mode LOC3 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 818 #define _I2C_ROUTELOC0_SCLLOC_LOC4 0x00000004UL /**< Mode LOC4 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 819 #define _I2C_ROUTELOC0_SCLLOC_LOC5 0x00000005UL /**< Mode LOC5 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 820 #define _I2C_ROUTELOC0_SCLLOC_LOC6 0x00000006UL /**< Mode LOC6 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 821 #define _I2C_ROUTELOC0_SCLLOC_LOC7 0x00000007UL /**< Mode LOC7 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 822 #define I2C_ROUTELOC0_SCLLOC_LOC0 (_I2C_ROUTELOC0_SCLLOC_LOC0 << 8) /**< Shifted mode LOC0 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 823 #define I2C_ROUTELOC0_SCLLOC_DEFAULT (_I2C_ROUTELOC0_SCLLOC_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 824 #define I2C_ROUTELOC0_SCLLOC_LOC1 (_I2C_ROUTELOC0_SCLLOC_LOC1 << 8) /**< Shifted mode LOC1 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 825 #define I2C_ROUTELOC0_SCLLOC_LOC2 (_I2C_ROUTELOC0_SCLLOC_LOC2 << 8) /**< Shifted mode LOC2 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 826 #define I2C_ROUTELOC0_SCLLOC_LOC3 (_I2C_ROUTELOC0_SCLLOC_LOC3 << 8) /**< Shifted mode LOC3 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 827 #define I2C_ROUTELOC0_SCLLOC_LOC4 (_I2C_ROUTELOC0_SCLLOC_LOC4 << 8) /**< Shifted mode LOC4 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 828 #define I2C_ROUTELOC0_SCLLOC_LOC5 (_I2C_ROUTELOC0_SCLLOC_LOC5 << 8) /**< Shifted mode LOC5 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 829 #define I2C_ROUTELOC0_SCLLOC_LOC6 (_I2C_ROUTELOC0_SCLLOC_LOC6 << 8) /**< Shifted mode LOC6 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 830 #define I2C_ROUTELOC0_SCLLOC_LOC7 (_I2C_ROUTELOC0_SCLLOC_LOC7 << 8) /**< Shifted mode LOC7 for I2C_ROUTELOC0 */
AnnaBridge 170:e95d10626187 831
AnnaBridge 170:e95d10626187 832 /** @} */
AnnaBridge 170:e95d10626187 833 /** @} End of group EFM32GG11B_I2C */
AnnaBridge 170:e95d10626187 834 /** @} End of group Parts */