The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

Committer:
AnnaBridge
Date:
Wed Feb 20 20:53:29 2019 +0000
Revision:
172:65be27845400
Parent:
171:3a7713b1edbc
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 171:3a7713b1edbc 1 /**
AnnaBridge 171:3a7713b1edbc 2 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 3 * @file stm32f7xx_hal_sai.h
AnnaBridge 171:3a7713b1edbc 4 * @author MCD Application Team
AnnaBridge 171:3a7713b1edbc 5 * @brief Header file of SAI HAL module.
AnnaBridge 171:3a7713b1edbc 6 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 7 * @attention
AnnaBridge 171:3a7713b1edbc 8 *
AnnaBridge 171:3a7713b1edbc 9 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
AnnaBridge 171:3a7713b1edbc 10 *
AnnaBridge 171:3a7713b1edbc 11 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 171:3a7713b1edbc 12 * are permitted provided that the following conditions are met:
AnnaBridge 171:3a7713b1edbc 13 * 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge 171:3a7713b1edbc 14 * this list of conditions and the following disclaimer.
AnnaBridge 171:3a7713b1edbc 15 * 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge 171:3a7713b1edbc 16 * this list of conditions and the following disclaimer in the documentation
AnnaBridge 171:3a7713b1edbc 17 * and/or other materials provided with the distribution.
AnnaBridge 171:3a7713b1edbc 18 * 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge 171:3a7713b1edbc 19 * may be used to endorse or promote products derived from this software
AnnaBridge 171:3a7713b1edbc 20 * without specific prior written permission.
AnnaBridge 171:3a7713b1edbc 21 *
AnnaBridge 171:3a7713b1edbc 22 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge 171:3a7713b1edbc 23 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge 171:3a7713b1edbc 24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 171:3a7713b1edbc 25 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge 171:3a7713b1edbc 26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge 171:3a7713b1edbc 27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge 171:3a7713b1edbc 28 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge 171:3a7713b1edbc 29 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge 171:3a7713b1edbc 30 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge 171:3a7713b1edbc 31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 171:3a7713b1edbc 32 *
AnnaBridge 171:3a7713b1edbc 33 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 34 */
AnnaBridge 171:3a7713b1edbc 35
AnnaBridge 171:3a7713b1edbc 36 /* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge 171:3a7713b1edbc 37 #ifndef __STM32F7xx_HAL_SAI_H
AnnaBridge 171:3a7713b1edbc 38 #define __STM32F7xx_HAL_SAI_H
AnnaBridge 171:3a7713b1edbc 39
AnnaBridge 171:3a7713b1edbc 40 #ifdef __cplusplus
AnnaBridge 171:3a7713b1edbc 41 extern "C" {
AnnaBridge 171:3a7713b1edbc 42 #endif
AnnaBridge 171:3a7713b1edbc 43
AnnaBridge 171:3a7713b1edbc 44
AnnaBridge 171:3a7713b1edbc 45 /* Includes ------------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 46 #include "stm32f7xx_hal_def.h"
AnnaBridge 171:3a7713b1edbc 47
AnnaBridge 171:3a7713b1edbc 48 /** @addtogroup STM32F7xx_HAL_Driver
AnnaBridge 171:3a7713b1edbc 49 * @{
AnnaBridge 171:3a7713b1edbc 50 */
AnnaBridge 171:3a7713b1edbc 51
AnnaBridge 171:3a7713b1edbc 52 /** @addtogroup SAI
AnnaBridge 171:3a7713b1edbc 53 * @{
AnnaBridge 171:3a7713b1edbc 54 */
AnnaBridge 171:3a7713b1edbc 55
AnnaBridge 171:3a7713b1edbc 56 /* Exported types ------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 57 /** @defgroup SAI_Exported_Types SAI Exported Types
AnnaBridge 171:3a7713b1edbc 58 * @{
AnnaBridge 171:3a7713b1edbc 59 */
AnnaBridge 171:3a7713b1edbc 60
AnnaBridge 171:3a7713b1edbc 61 /**
AnnaBridge 171:3a7713b1edbc 62 * @brief HAL State structures definition
AnnaBridge 171:3a7713b1edbc 63 */
AnnaBridge 171:3a7713b1edbc 64 typedef enum
AnnaBridge 171:3a7713b1edbc 65 {
AnnaBridge 171:3a7713b1edbc 66 HAL_SAI_STATE_RESET = 0x00U, /*!< SAI not yet initialized or disabled */
AnnaBridge 171:3a7713b1edbc 67 HAL_SAI_STATE_READY = 0x01U, /*!< SAI initialized and ready for use */
AnnaBridge 171:3a7713b1edbc 68 HAL_SAI_STATE_BUSY = 0x02U, /*!< SAI internal process is ongoing */
AnnaBridge 171:3a7713b1edbc 69 HAL_SAI_STATE_BUSY_TX = 0x12U, /*!< Data transmission process is ongoing */
AnnaBridge 171:3a7713b1edbc 70 HAL_SAI_STATE_BUSY_RX = 0x22U, /*!< Data reception process is ongoing */
AnnaBridge 171:3a7713b1edbc 71 }HAL_SAI_StateTypeDef;
AnnaBridge 171:3a7713b1edbc 72
AnnaBridge 171:3a7713b1edbc 73 /**
AnnaBridge 171:3a7713b1edbc 74 * @brief SAI Callback prototype
AnnaBridge 171:3a7713b1edbc 75 */
AnnaBridge 171:3a7713b1edbc 76 typedef void (*SAIcallback)(void);
AnnaBridge 171:3a7713b1edbc 77
AnnaBridge 171:3a7713b1edbc 78 /** @defgroup SAI_Init_Structure_definition SAI Init Structure definition
AnnaBridge 171:3a7713b1edbc 79 * @brief SAI Init Structure definition
AnnaBridge 171:3a7713b1edbc 80 * @{
AnnaBridge 171:3a7713b1edbc 81 */
AnnaBridge 171:3a7713b1edbc 82 typedef struct
AnnaBridge 171:3a7713b1edbc 83 {
AnnaBridge 171:3a7713b1edbc 84 uint32_t AudioMode; /*!< Specifies the SAI Block audio Mode.
AnnaBridge 171:3a7713b1edbc 85 This parameter can be a value of @ref SAI_Block_Mode */
AnnaBridge 171:3a7713b1edbc 86
AnnaBridge 171:3a7713b1edbc 87 uint32_t Synchro; /*!< Specifies SAI Block synchronization
AnnaBridge 171:3a7713b1edbc 88 This parameter can be a value of @ref SAI_Block_Synchronization */
AnnaBridge 171:3a7713b1edbc 89
AnnaBridge 171:3a7713b1edbc 90 uint32_t SynchroExt; /*!< Specifies SAI external output synchronization, this setup is common
AnnaBridge 171:3a7713b1edbc 91 for BlockA and BlockB
AnnaBridge 171:3a7713b1edbc 92 This parameter can be a value of @ref SAI_Block_SyncExt
AnnaBridge 171:3a7713b1edbc 93 @note: If both audio blocks of same SAI are used, this parameter has
AnnaBridge 171:3a7713b1edbc 94 to be set to the same value for each audio block */
AnnaBridge 171:3a7713b1edbc 95
AnnaBridge 171:3a7713b1edbc 96 uint32_t OutputDrive; /*!< Specifies when SAI Block outputs are driven.
AnnaBridge 171:3a7713b1edbc 97 This parameter can be a value of @ref SAI_Block_Output_Drive
AnnaBridge 171:3a7713b1edbc 98 @note this value has to be set before enabling the audio block
AnnaBridge 171:3a7713b1edbc 99 but after the audio block configuration. */
AnnaBridge 171:3a7713b1edbc 100
AnnaBridge 171:3a7713b1edbc 101 uint32_t NoDivider; /*!< Specifies whether master clock will be divided or not.
AnnaBridge 171:3a7713b1edbc 102 This parameter can be a value of @ref SAI_Block_NoDivider
AnnaBridge 171:3a7713b1edbc 103 @note: If bit NODIV in the SAI_xCR1 register is cleared, the frame length
AnnaBridge 171:3a7713b1edbc 104 should be aligned to a number equal to a power of 2, from 8 to 256.
AnnaBridge 171:3a7713b1edbc 105 If bit NODIV in the SAI_xCR1 register is set, the frame length can
AnnaBridge 171:3a7713b1edbc 106 take any of the values without constraint since the input clock of
AnnaBridge 171:3a7713b1edbc 107 the audio block should be equal to the bit clock.
AnnaBridge 171:3a7713b1edbc 108 There is no MCLK_x clock which can be output. */
AnnaBridge 171:3a7713b1edbc 109
AnnaBridge 171:3a7713b1edbc 110 uint32_t FIFOThreshold; /*!< Specifies SAI Block FIFO threshold.
AnnaBridge 171:3a7713b1edbc 111 This parameter can be a value of @ref SAI_Block_Fifo_Threshold */
AnnaBridge 171:3a7713b1edbc 112
AnnaBridge 171:3a7713b1edbc 113 uint32_t AudioFrequency; /*!< Specifies the audio frequency sampling.
AnnaBridge 171:3a7713b1edbc 114 This parameter can be a value of @ref SAI_Audio_Frequency */
AnnaBridge 171:3a7713b1edbc 115
AnnaBridge 171:3a7713b1edbc 116 uint32_t Mckdiv; /*!< Specifies the master clock divider, the parameter will be used if for
AnnaBridge 171:3a7713b1edbc 117 AudioFrequency the user choice
AnnaBridge 171:3a7713b1edbc 118 This parameter must be a number between Min_Data = 0 and Max_Data = 15 */
AnnaBridge 171:3a7713b1edbc 119
AnnaBridge 171:3a7713b1edbc 120 uint32_t MonoStereoMode; /*!< Specifies if the mono or stereo mode is selected.
AnnaBridge 171:3a7713b1edbc 121 This parameter can be a value of @ref SAI_Mono_Stereo_Mode */
AnnaBridge 171:3a7713b1edbc 122
AnnaBridge 171:3a7713b1edbc 123 uint32_t CompandingMode; /*!< Specifies the companding mode type.
AnnaBridge 171:3a7713b1edbc 124 This parameter can be a value of @ref SAI_Block_Companding_Mode */
AnnaBridge 171:3a7713b1edbc 125
AnnaBridge 171:3a7713b1edbc 126 uint32_t TriState; /*!< Specifies the companding mode type.
AnnaBridge 171:3a7713b1edbc 127 This parameter can be a value of @ref SAI_TRIState_Management */
AnnaBridge 171:3a7713b1edbc 128
AnnaBridge 171:3a7713b1edbc 129 /* This part of the structure is automatically filled if your are using the high level initialisation
AnnaBridge 171:3a7713b1edbc 130 function HAL_SAI_InitProtocol */
AnnaBridge 171:3a7713b1edbc 131
AnnaBridge 171:3a7713b1edbc 132 uint32_t Protocol; /*!< Specifies the SAI Block protocol.
AnnaBridge 171:3a7713b1edbc 133 This parameter can be a value of @ref SAI_Block_Protocol */
AnnaBridge 171:3a7713b1edbc 134
AnnaBridge 171:3a7713b1edbc 135 uint32_t DataSize; /*!< Specifies the SAI Block data size.
AnnaBridge 171:3a7713b1edbc 136 This parameter can be a value of @ref SAI_Block_Data_Size */
AnnaBridge 171:3a7713b1edbc 137
AnnaBridge 171:3a7713b1edbc 138 uint32_t FirstBit; /*!< Specifies whether data transfers start from MSB or LSB bit.
AnnaBridge 171:3a7713b1edbc 139 This parameter can be a value of @ref SAI_Block_MSB_LSB_transmission */
AnnaBridge 171:3a7713b1edbc 140
AnnaBridge 171:3a7713b1edbc 141 uint32_t ClockStrobing; /*!< Specifies the SAI Block clock strobing edge sensitivity.
AnnaBridge 171:3a7713b1edbc 142 This parameter can be a value of @ref SAI_Block_Clock_Strobing */
AnnaBridge 171:3a7713b1edbc 143 }SAI_InitTypeDef;
AnnaBridge 171:3a7713b1edbc 144 /**
AnnaBridge 171:3a7713b1edbc 145 * @}
AnnaBridge 171:3a7713b1edbc 146 */
AnnaBridge 171:3a7713b1edbc 147
AnnaBridge 171:3a7713b1edbc 148 /** @defgroup SAI_Frame_Structure_definition SAI Frame Structure definition
AnnaBridge 171:3a7713b1edbc 149 * @brief SAI Frame Init structure definition
AnnaBridge 171:3a7713b1edbc 150 * @{
AnnaBridge 171:3a7713b1edbc 151 */
AnnaBridge 171:3a7713b1edbc 152 typedef struct
AnnaBridge 171:3a7713b1edbc 153 {
AnnaBridge 171:3a7713b1edbc 154
AnnaBridge 171:3a7713b1edbc 155 uint32_t FrameLength; /*!< Specifies the Frame length, the number of SCK clocks for each audio frame.
AnnaBridge 171:3a7713b1edbc 156 This parameter must be a number between Min_Data = 8 and Max_Data = 256.
AnnaBridge 171:3a7713b1edbc 157 @note: If master clock MCLK_x pin is declared as an output, the frame length
AnnaBridge 171:3a7713b1edbc 158 should be aligned to a number equal to power of 2 in order to keep
AnnaBridge 171:3a7713b1edbc 159 in an audio frame, an integer number of MCLK pulses by bit Clock. */
AnnaBridge 171:3a7713b1edbc 160
AnnaBridge 171:3a7713b1edbc 161 uint32_t ActiveFrameLength; /*!< Specifies the Frame synchronization active level length.
AnnaBridge 171:3a7713b1edbc 162 This Parameter specifies the length in number of bit clock (SCK + 1)
AnnaBridge 171:3a7713b1edbc 163 of the active level of FS signal in audio frame.
AnnaBridge 171:3a7713b1edbc 164 This parameter must be a number between Min_Data = 1 and Max_Data = 128 */
AnnaBridge 171:3a7713b1edbc 165
AnnaBridge 171:3a7713b1edbc 166 uint32_t FSDefinition; /*!< Specifies the Frame synchronization definition.
AnnaBridge 171:3a7713b1edbc 167 This parameter can be a value of @ref SAI_Block_FS_Definition */
AnnaBridge 171:3a7713b1edbc 168
AnnaBridge 171:3a7713b1edbc 169 uint32_t FSPolarity; /*!< Specifies the Frame synchronization Polarity.
AnnaBridge 171:3a7713b1edbc 170 This parameter can be a value of @ref SAI_Block_FS_Polarity */
AnnaBridge 171:3a7713b1edbc 171
AnnaBridge 171:3a7713b1edbc 172 uint32_t FSOffset; /*!< Specifies the Frame synchronization Offset.
AnnaBridge 171:3a7713b1edbc 173 This parameter can be a value of @ref SAI_Block_FS_Offset */
AnnaBridge 171:3a7713b1edbc 174
AnnaBridge 171:3a7713b1edbc 175 }SAI_FrameInitTypeDef;
AnnaBridge 171:3a7713b1edbc 176 /**
AnnaBridge 171:3a7713b1edbc 177 * @}
AnnaBridge 171:3a7713b1edbc 178 */
AnnaBridge 171:3a7713b1edbc 179
AnnaBridge 171:3a7713b1edbc 180 /** @defgroup SAI_Slot_Structure_definition SAI Slot Structure definition
AnnaBridge 171:3a7713b1edbc 181 * @brief SAI Block Slot Init Structure definition
AnnaBridge 171:3a7713b1edbc 182 * @{
AnnaBridge 171:3a7713b1edbc 183 */
AnnaBridge 171:3a7713b1edbc 184 typedef struct
AnnaBridge 171:3a7713b1edbc 185 {
AnnaBridge 171:3a7713b1edbc 186 uint32_t FirstBitOffset; /*!< Specifies the position of first data transfer bit in the slot.
AnnaBridge 171:3a7713b1edbc 187 This parameter must be a number between Min_Data = 0 and Max_Data = 24 */
AnnaBridge 171:3a7713b1edbc 188
AnnaBridge 171:3a7713b1edbc 189 uint32_t SlotSize; /*!< Specifies the Slot Size.
AnnaBridge 171:3a7713b1edbc 190 This parameter can be a value of @ref SAI_Block_Slot_Size */
AnnaBridge 171:3a7713b1edbc 191
AnnaBridge 171:3a7713b1edbc 192 uint32_t SlotNumber; /*!< Specifies the number of slot in the audio frame.
AnnaBridge 171:3a7713b1edbc 193 This parameter must be a number between Min_Data = 1 and Max_Data = 16 */
AnnaBridge 171:3a7713b1edbc 194
AnnaBridge 171:3a7713b1edbc 195 uint32_t SlotActive; /*!< Specifies the slots in audio frame that will be activated.
AnnaBridge 171:3a7713b1edbc 196 This parameter can be a value of @ref SAI_Block_Slot_Active */
AnnaBridge 171:3a7713b1edbc 197 }SAI_SlotInitTypeDef;
AnnaBridge 171:3a7713b1edbc 198 /**
AnnaBridge 171:3a7713b1edbc 199 * @}
AnnaBridge 171:3a7713b1edbc 200 */
AnnaBridge 171:3a7713b1edbc 201
AnnaBridge 171:3a7713b1edbc 202 /** @defgroup SAI_Handle_Structure_definition SAI Handle Structure definition
AnnaBridge 171:3a7713b1edbc 203 * @brief SAI handle Structure definition
AnnaBridge 171:3a7713b1edbc 204 * @{
AnnaBridge 171:3a7713b1edbc 205 */
AnnaBridge 171:3a7713b1edbc 206 typedef struct __SAI_HandleTypeDef
AnnaBridge 171:3a7713b1edbc 207 {
AnnaBridge 171:3a7713b1edbc 208 SAI_Block_TypeDef *Instance; /*!< SAI Blockx registers base address */
AnnaBridge 171:3a7713b1edbc 209
AnnaBridge 171:3a7713b1edbc 210 SAI_InitTypeDef Init; /*!< SAI communication parameters */
AnnaBridge 171:3a7713b1edbc 211
AnnaBridge 171:3a7713b1edbc 212 SAI_FrameInitTypeDef FrameInit; /*!< SAI Frame configuration parameters */
AnnaBridge 171:3a7713b1edbc 213
AnnaBridge 171:3a7713b1edbc 214 SAI_SlotInitTypeDef SlotInit; /*!< SAI Slot configuration parameters */
AnnaBridge 171:3a7713b1edbc 215
AnnaBridge 171:3a7713b1edbc 216 uint8_t *pBuffPtr; /*!< Pointer to SAI transfer Buffer */
AnnaBridge 171:3a7713b1edbc 217
AnnaBridge 171:3a7713b1edbc 218 uint16_t XferSize; /*!< SAI transfer size */
AnnaBridge 171:3a7713b1edbc 219
AnnaBridge 171:3a7713b1edbc 220 uint16_t XferCount; /*!< SAI transfer counter */
AnnaBridge 171:3a7713b1edbc 221
AnnaBridge 171:3a7713b1edbc 222 DMA_HandleTypeDef *hdmatx; /*!< SAI Tx DMA handle parameters */
AnnaBridge 171:3a7713b1edbc 223
AnnaBridge 171:3a7713b1edbc 224 DMA_HandleTypeDef *hdmarx; /*!< SAI Rx DMA handle parameters */
AnnaBridge 171:3a7713b1edbc 225
AnnaBridge 171:3a7713b1edbc 226 SAIcallback mutecallback; /*!< SAI mute callback */
AnnaBridge 171:3a7713b1edbc 227
AnnaBridge 171:3a7713b1edbc 228 void (*InterruptServiceRoutine)(struct __SAI_HandleTypeDef *hsai); /* function pointer for IRQ handler */
AnnaBridge 171:3a7713b1edbc 229
AnnaBridge 171:3a7713b1edbc 230 HAL_LockTypeDef Lock; /*!< SAI locking object */
AnnaBridge 171:3a7713b1edbc 231
AnnaBridge 171:3a7713b1edbc 232 __IO HAL_SAI_StateTypeDef State; /*!< SAI communication state */
AnnaBridge 171:3a7713b1edbc 233
AnnaBridge 171:3a7713b1edbc 234 __IO uint32_t ErrorCode; /*!< SAI Error code */
AnnaBridge 171:3a7713b1edbc 235 }SAI_HandleTypeDef;
AnnaBridge 171:3a7713b1edbc 236 /**
AnnaBridge 171:3a7713b1edbc 237 * @}
AnnaBridge 171:3a7713b1edbc 238 */
AnnaBridge 171:3a7713b1edbc 239
AnnaBridge 171:3a7713b1edbc 240 /**
AnnaBridge 171:3a7713b1edbc 241 * @}
AnnaBridge 171:3a7713b1edbc 242 */
AnnaBridge 171:3a7713b1edbc 243
AnnaBridge 171:3a7713b1edbc 244 /* Exported constants --------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 245
AnnaBridge 171:3a7713b1edbc 246 /** @defgroup SAI_Exported_Constants SAI Exported Constants
AnnaBridge 171:3a7713b1edbc 247 * @{
AnnaBridge 171:3a7713b1edbc 248 */
AnnaBridge 171:3a7713b1edbc 249
AnnaBridge 171:3a7713b1edbc 250 /** @defgroup SAI_Error_Code SAI Error Code
AnnaBridge 171:3a7713b1edbc 251 * @{
AnnaBridge 171:3a7713b1edbc 252 */
AnnaBridge 171:3a7713b1edbc 253 #define HAL_SAI_ERROR_NONE ((uint32_t)0x00000000U) /*!< No error */
AnnaBridge 171:3a7713b1edbc 254 #define HAL_SAI_ERROR_OVR ((uint32_t)0x00000001U) /*!< Overrun Error */
AnnaBridge 171:3a7713b1edbc 255 #define HAL_SAI_ERROR_UDR ((uint32_t)0x00000002U) /*!< Underrun error */
AnnaBridge 171:3a7713b1edbc 256 #define HAL_SAI_ERROR_AFSDET ((uint32_t)0x00000004U) /*!< Anticipated Frame synchronisation detection */
AnnaBridge 171:3a7713b1edbc 257 #define HAL_SAI_ERROR_LFSDET ((uint32_t)0x00000008U) /*!< Late Frame synchronisation detection */
AnnaBridge 171:3a7713b1edbc 258 #define HAL_SAI_ERROR_CNREADY ((uint32_t)0x00000010U) /*!< codec not ready */
AnnaBridge 171:3a7713b1edbc 259 #define HAL_SAI_ERROR_WCKCFG ((uint32_t)0x00000020U) /*!< Wrong clock configuration */
AnnaBridge 171:3a7713b1edbc 260 #define HAL_SAI_ERROR_TIMEOUT ((uint32_t)0x00000040U) /*!< Timeout error */
AnnaBridge 171:3a7713b1edbc 261 #define HAL_SAI_ERROR_DMA ((uint32_t)0x00000080U) /*!< DMA error */
AnnaBridge 171:3a7713b1edbc 262 /**
AnnaBridge 171:3a7713b1edbc 263 * @}
AnnaBridge 171:3a7713b1edbc 264 */
AnnaBridge 171:3a7713b1edbc 265
AnnaBridge 171:3a7713b1edbc 266 /** @defgroup SAI_Block_SyncExt SAI External synchronisation
AnnaBridge 171:3a7713b1edbc 267 * @{
AnnaBridge 171:3a7713b1edbc 268 */
AnnaBridge 171:3a7713b1edbc 269 #define SAI_SYNCEXT_DISABLE 0
AnnaBridge 171:3a7713b1edbc 270 #define SAI_SYNCEXT_OUTBLOCKA_ENABLE 1
AnnaBridge 171:3a7713b1edbc 271 #define SAI_SYNCEXT_OUTBLOCKB_ENABLE 2
AnnaBridge 171:3a7713b1edbc 272 /**
AnnaBridge 171:3a7713b1edbc 273 * @}
AnnaBridge 171:3a7713b1edbc 274 */
AnnaBridge 171:3a7713b1edbc 275
AnnaBridge 171:3a7713b1edbc 276 /** @defgroup SAI_Protocol SAI Supported protocol
AnnaBridge 171:3a7713b1edbc 277 * @{
AnnaBridge 171:3a7713b1edbc 278 */
AnnaBridge 171:3a7713b1edbc 279 #define SAI_I2S_STANDARD 0
AnnaBridge 171:3a7713b1edbc 280 #define SAI_I2S_MSBJUSTIFIED 1
AnnaBridge 171:3a7713b1edbc 281 #define SAI_I2S_LSBJUSTIFIED 2
AnnaBridge 171:3a7713b1edbc 282 #define SAI_PCM_LONG 3
AnnaBridge 171:3a7713b1edbc 283 #define SAI_PCM_SHORT 4
AnnaBridge 171:3a7713b1edbc 284 /**
AnnaBridge 171:3a7713b1edbc 285 * @}
AnnaBridge 171:3a7713b1edbc 286 */
AnnaBridge 171:3a7713b1edbc 287
AnnaBridge 171:3a7713b1edbc 288 /** @defgroup SAI_Protocol_DataSize SAI protocol data size
AnnaBridge 171:3a7713b1edbc 289 * @{
AnnaBridge 171:3a7713b1edbc 290 */
AnnaBridge 171:3a7713b1edbc 291 #define SAI_PROTOCOL_DATASIZE_16BIT 0
AnnaBridge 171:3a7713b1edbc 292 #define SAI_PROTOCOL_DATASIZE_16BITEXTENDED 1
AnnaBridge 171:3a7713b1edbc 293 #define SAI_PROTOCOL_DATASIZE_24BIT 2
AnnaBridge 171:3a7713b1edbc 294 #define SAI_PROTOCOL_DATASIZE_32BIT 3
AnnaBridge 171:3a7713b1edbc 295 /**
AnnaBridge 171:3a7713b1edbc 296 * @}
AnnaBridge 171:3a7713b1edbc 297 */
AnnaBridge 171:3a7713b1edbc 298
AnnaBridge 171:3a7713b1edbc 299 /** @defgroup SAI_Audio_Frequency SAI Audio Frequency
AnnaBridge 171:3a7713b1edbc 300 * @{
AnnaBridge 171:3a7713b1edbc 301 */
AnnaBridge 171:3a7713b1edbc 302 #define SAI_AUDIO_FREQUENCY_192K ((uint32_t)192000U)
AnnaBridge 171:3a7713b1edbc 303 #define SAI_AUDIO_FREQUENCY_96K ((uint32_t)96000U)
AnnaBridge 171:3a7713b1edbc 304 #define SAI_AUDIO_FREQUENCY_48K ((uint32_t)48000U)
AnnaBridge 171:3a7713b1edbc 305 #define SAI_AUDIO_FREQUENCY_44K ((uint32_t)44100U)
AnnaBridge 171:3a7713b1edbc 306 #define SAI_AUDIO_FREQUENCY_32K ((uint32_t)32000U)
AnnaBridge 171:3a7713b1edbc 307 #define SAI_AUDIO_FREQUENCY_22K ((uint32_t)22050U)
AnnaBridge 171:3a7713b1edbc 308 #define SAI_AUDIO_FREQUENCY_16K ((uint32_t)16000U)
AnnaBridge 171:3a7713b1edbc 309 #define SAI_AUDIO_FREQUENCY_11K ((uint32_t)11025U)
AnnaBridge 171:3a7713b1edbc 310 #define SAI_AUDIO_FREQUENCY_8K ((uint32_t)8000U)
AnnaBridge 171:3a7713b1edbc 311 #define SAI_AUDIO_FREQUENCY_MCKDIV ((uint32_t)0U)
AnnaBridge 171:3a7713b1edbc 312 /**
AnnaBridge 171:3a7713b1edbc 313 * @}
AnnaBridge 171:3a7713b1edbc 314 */
AnnaBridge 171:3a7713b1edbc 315
AnnaBridge 171:3a7713b1edbc 316 /** @defgroup SAI_Block_Mode SAI Block Mode
AnnaBridge 171:3a7713b1edbc 317 * @{
AnnaBridge 171:3a7713b1edbc 318 */
AnnaBridge 171:3a7713b1edbc 319 #define SAI_MODEMASTER_TX ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 320 #define SAI_MODEMASTER_RX ((uint32_t)SAI_xCR1_MODE_0)
AnnaBridge 171:3a7713b1edbc 321 #define SAI_MODESLAVE_TX ((uint32_t)SAI_xCR1_MODE_1)
AnnaBridge 171:3a7713b1edbc 322 #define SAI_MODESLAVE_RX ((uint32_t)(SAI_xCR1_MODE_1 | SAI_xCR1_MODE_0))
AnnaBridge 171:3a7713b1edbc 323
AnnaBridge 171:3a7713b1edbc 324 /**
AnnaBridge 171:3a7713b1edbc 325 * @}
AnnaBridge 171:3a7713b1edbc 326 */
AnnaBridge 171:3a7713b1edbc 327
AnnaBridge 171:3a7713b1edbc 328 /** @defgroup SAI_Block_Protocol SAI Block Protocol
AnnaBridge 171:3a7713b1edbc 329 * @{
AnnaBridge 171:3a7713b1edbc 330 */
AnnaBridge 171:3a7713b1edbc 331 #define SAI_FREE_PROTOCOL ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 332 #define SAI_SPDIF_PROTOCOL ((uint32_t)SAI_xCR1_PRTCFG_0)
AnnaBridge 171:3a7713b1edbc 333 #define SAI_AC97_PROTOCOL ((uint32_t)SAI_xCR1_PRTCFG_1)
AnnaBridge 171:3a7713b1edbc 334 /**
AnnaBridge 171:3a7713b1edbc 335 * @}
AnnaBridge 171:3a7713b1edbc 336 */
AnnaBridge 171:3a7713b1edbc 337
AnnaBridge 171:3a7713b1edbc 338 /** @defgroup SAI_Block_Data_Size SAI Block Data Size
AnnaBridge 171:3a7713b1edbc 339 * @{
AnnaBridge 171:3a7713b1edbc 340 */
AnnaBridge 171:3a7713b1edbc 341 #define SAI_DATASIZE_8 ((uint32_t)SAI_xCR1_DS_1)
AnnaBridge 171:3a7713b1edbc 342 #define SAI_DATASIZE_10 ((uint32_t)(SAI_xCR1_DS_1 | SAI_xCR1_DS_0))
AnnaBridge 171:3a7713b1edbc 343 #define SAI_DATASIZE_16 ((uint32_t)SAI_xCR1_DS_2)
AnnaBridge 171:3a7713b1edbc 344 #define SAI_DATASIZE_20 ((uint32_t)(SAI_xCR1_DS_2 | SAI_xCR1_DS_0))
AnnaBridge 171:3a7713b1edbc 345 #define SAI_DATASIZE_24 ((uint32_t)(SAI_xCR1_DS_2 | SAI_xCR1_DS_1))
AnnaBridge 171:3a7713b1edbc 346 #define SAI_DATASIZE_32 ((uint32_t)(SAI_xCR1_DS_2 | SAI_xCR1_DS_1 | SAI_xCR1_DS_0))
AnnaBridge 171:3a7713b1edbc 347 /**
AnnaBridge 171:3a7713b1edbc 348 * @}
AnnaBridge 171:3a7713b1edbc 349 */
AnnaBridge 171:3a7713b1edbc 350
AnnaBridge 171:3a7713b1edbc 351 /** @defgroup SAI_Block_MSB_LSB_transmission SAI Block MSB LSB transmission
AnnaBridge 171:3a7713b1edbc 352 * @{
AnnaBridge 171:3a7713b1edbc 353 */
AnnaBridge 171:3a7713b1edbc 354 #define SAI_FIRSTBIT_MSB ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 355 #define SAI_FIRSTBIT_LSB ((uint32_t)SAI_xCR1_LSBFIRST)
AnnaBridge 171:3a7713b1edbc 356 /**
AnnaBridge 171:3a7713b1edbc 357 * @}
AnnaBridge 171:3a7713b1edbc 358 */
AnnaBridge 171:3a7713b1edbc 359
AnnaBridge 171:3a7713b1edbc 360 /** @defgroup SAI_Block_Clock_Strobing SAI Block Clock Strobing
AnnaBridge 171:3a7713b1edbc 361 * @{
AnnaBridge 171:3a7713b1edbc 362 */
AnnaBridge 171:3a7713b1edbc 363 #define SAI_CLOCKSTROBING_FALLINGEDGE 0
AnnaBridge 171:3a7713b1edbc 364 #define SAI_CLOCKSTROBING_RISINGEDGE 1
AnnaBridge 171:3a7713b1edbc 365 /**
AnnaBridge 171:3a7713b1edbc 366 * @}
AnnaBridge 171:3a7713b1edbc 367 */
AnnaBridge 171:3a7713b1edbc 368
AnnaBridge 171:3a7713b1edbc 369 /** @defgroup SAI_Block_Synchronization SAI Block Synchronization
AnnaBridge 171:3a7713b1edbc 370 * @{
AnnaBridge 171:3a7713b1edbc 371 */
AnnaBridge 171:3a7713b1edbc 372 #define SAI_ASYNCHRONOUS 0 /*!< Asynchronous */
AnnaBridge 171:3a7713b1edbc 373 #define SAI_SYNCHRONOUS 1 /*!< Synchronous with other block of same SAI */
AnnaBridge 171:3a7713b1edbc 374 #define SAI_SYNCHRONOUS_EXT_SAI1 2 /*!< Synchronous with other SAI, SAI1 */
AnnaBridge 171:3a7713b1edbc 375 #define SAI_SYNCHRONOUS_EXT_SAI2 3 /*!< Synchronous with other SAI, SAI2 */
AnnaBridge 171:3a7713b1edbc 376 /**
AnnaBridge 171:3a7713b1edbc 377 * @}
AnnaBridge 171:3a7713b1edbc 378 */
AnnaBridge 171:3a7713b1edbc 379
AnnaBridge 171:3a7713b1edbc 380 /** @defgroup SAI_Block_Output_Drive SAI Block Output Drive
AnnaBridge 171:3a7713b1edbc 381 * @{
AnnaBridge 171:3a7713b1edbc 382 */
AnnaBridge 171:3a7713b1edbc 383 #define SAI_OUTPUTDRIVE_DISABLE ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 384 #define SAI_OUTPUTDRIVE_ENABLE ((uint32_t)SAI_xCR1_OUTDRIV)
AnnaBridge 171:3a7713b1edbc 385 /**
AnnaBridge 171:3a7713b1edbc 386 * @}
AnnaBridge 171:3a7713b1edbc 387 */
AnnaBridge 171:3a7713b1edbc 388
AnnaBridge 171:3a7713b1edbc 389 /** @defgroup SAI_Block_NoDivider SAI Block NoDivider
AnnaBridge 171:3a7713b1edbc 390 * @{
AnnaBridge 171:3a7713b1edbc 391 */
AnnaBridge 171:3a7713b1edbc 392 #define SAI_MASTERDIVIDER_ENABLE ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 393 #define SAI_MASTERDIVIDER_DISABLE ((uint32_t)SAI_xCR1_NODIV)
AnnaBridge 171:3a7713b1edbc 394 /**
AnnaBridge 171:3a7713b1edbc 395 * @}
AnnaBridge 171:3a7713b1edbc 396 */
AnnaBridge 171:3a7713b1edbc 397
AnnaBridge 171:3a7713b1edbc 398
AnnaBridge 171:3a7713b1edbc 399 /** @defgroup SAI_Block_FS_Definition SAI Block FS Definition
AnnaBridge 171:3a7713b1edbc 400 * @{
AnnaBridge 171:3a7713b1edbc 401 */
AnnaBridge 171:3a7713b1edbc 402 #define SAI_FS_STARTFRAME ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 403 #define SAI_FS_CHANNEL_IDENTIFICATION ((uint32_t)SAI_xFRCR_FSDEF)
AnnaBridge 171:3a7713b1edbc 404 /**
AnnaBridge 171:3a7713b1edbc 405 * @}
AnnaBridge 171:3a7713b1edbc 406 */
AnnaBridge 171:3a7713b1edbc 407
AnnaBridge 171:3a7713b1edbc 408 /** @defgroup SAI_Block_FS_Polarity SAI Block FS Polarity
AnnaBridge 171:3a7713b1edbc 409 * @{
AnnaBridge 171:3a7713b1edbc 410 */
AnnaBridge 171:3a7713b1edbc 411 #define SAI_FS_ACTIVE_LOW ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 412 #define SAI_FS_ACTIVE_HIGH ((uint32_t)SAI_xFRCR_FSPOL)
AnnaBridge 171:3a7713b1edbc 413 /**
AnnaBridge 171:3a7713b1edbc 414 * @}
AnnaBridge 171:3a7713b1edbc 415 */
AnnaBridge 171:3a7713b1edbc 416
AnnaBridge 171:3a7713b1edbc 417 /** @defgroup SAI_Block_FS_Offset SAI Block FS Offset
AnnaBridge 171:3a7713b1edbc 418 * @{
AnnaBridge 171:3a7713b1edbc 419 */
AnnaBridge 171:3a7713b1edbc 420 #define SAI_FS_FIRSTBIT ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 421 #define SAI_FS_BEFOREFIRSTBIT ((uint32_t)SAI_xFRCR_FSOFF)
AnnaBridge 171:3a7713b1edbc 422 /**
AnnaBridge 171:3a7713b1edbc 423 * @}
AnnaBridge 171:3a7713b1edbc 424 */
AnnaBridge 171:3a7713b1edbc 425
AnnaBridge 171:3a7713b1edbc 426
AnnaBridge 171:3a7713b1edbc 427 /** @defgroup SAI_Block_Slot_Size SAI Block Slot Size
AnnaBridge 171:3a7713b1edbc 428 * @{
AnnaBridge 171:3a7713b1edbc 429 */
AnnaBridge 171:3a7713b1edbc 430 #define SAI_SLOTSIZE_DATASIZE ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 431 #define SAI_SLOTSIZE_16B ((uint32_t)SAI_xSLOTR_SLOTSZ_0)
AnnaBridge 171:3a7713b1edbc 432 #define SAI_SLOTSIZE_32B ((uint32_t)SAI_xSLOTR_SLOTSZ_1)
AnnaBridge 171:3a7713b1edbc 433 /**
AnnaBridge 171:3a7713b1edbc 434 * @}
AnnaBridge 171:3a7713b1edbc 435 */
AnnaBridge 171:3a7713b1edbc 436
AnnaBridge 171:3a7713b1edbc 437 /** @defgroup SAI_Block_Slot_Active SAI Block Slot Active
AnnaBridge 171:3a7713b1edbc 438 * @{
AnnaBridge 171:3a7713b1edbc 439 */
AnnaBridge 171:3a7713b1edbc 440 #define SAI_SLOT_NOTACTIVE ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 441 #define SAI_SLOTACTIVE_0 ((uint32_t)0x00000001U)
AnnaBridge 171:3a7713b1edbc 442 #define SAI_SLOTACTIVE_1 ((uint32_t)0x00000002U)
AnnaBridge 171:3a7713b1edbc 443 #define SAI_SLOTACTIVE_2 ((uint32_t)0x00000004U)
AnnaBridge 171:3a7713b1edbc 444 #define SAI_SLOTACTIVE_3 ((uint32_t)0x00000008U)
AnnaBridge 171:3a7713b1edbc 445 #define SAI_SLOTACTIVE_4 ((uint32_t)0x00000010U)
AnnaBridge 171:3a7713b1edbc 446 #define SAI_SLOTACTIVE_5 ((uint32_t)0x00000020U)
AnnaBridge 171:3a7713b1edbc 447 #define SAI_SLOTACTIVE_6 ((uint32_t)0x00000040U)
AnnaBridge 171:3a7713b1edbc 448 #define SAI_SLOTACTIVE_7 ((uint32_t)0x00000080U)
AnnaBridge 171:3a7713b1edbc 449 #define SAI_SLOTACTIVE_8 ((uint32_t)0x00000100U)
AnnaBridge 171:3a7713b1edbc 450 #define SAI_SLOTACTIVE_9 ((uint32_t)0x00000200U)
AnnaBridge 171:3a7713b1edbc 451 #define SAI_SLOTACTIVE_10 ((uint32_t)0x00000400U)
AnnaBridge 171:3a7713b1edbc 452 #define SAI_SLOTACTIVE_11 ((uint32_t)0x00000800U)
AnnaBridge 171:3a7713b1edbc 453 #define SAI_SLOTACTIVE_12 ((uint32_t)0x00001000U)
AnnaBridge 171:3a7713b1edbc 454 #define SAI_SLOTACTIVE_13 ((uint32_t)0x00002000U)
AnnaBridge 171:3a7713b1edbc 455 #define SAI_SLOTACTIVE_14 ((uint32_t)0x00004000U)
AnnaBridge 171:3a7713b1edbc 456 #define SAI_SLOTACTIVE_15 ((uint32_t)0x00008000U)
AnnaBridge 171:3a7713b1edbc 457 #define SAI_SLOTACTIVE_ALL ((uint32_t)0x0000FFFFU)
AnnaBridge 171:3a7713b1edbc 458 /**
AnnaBridge 171:3a7713b1edbc 459 * @}
AnnaBridge 171:3a7713b1edbc 460 */
AnnaBridge 171:3a7713b1edbc 461
AnnaBridge 171:3a7713b1edbc 462 /** @defgroup SAI_Mono_Stereo_Mode SAI Mono Stereo Mode
AnnaBridge 171:3a7713b1edbc 463 * @{
AnnaBridge 171:3a7713b1edbc 464 */
AnnaBridge 171:3a7713b1edbc 465 #define SAI_STEREOMODE ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 466 #define SAI_MONOMODE ((uint32_t)SAI_xCR1_MONO)
AnnaBridge 171:3a7713b1edbc 467 /**
AnnaBridge 171:3a7713b1edbc 468 * @}
AnnaBridge 171:3a7713b1edbc 469 */
AnnaBridge 171:3a7713b1edbc 470
AnnaBridge 171:3a7713b1edbc 471 /** @defgroup SAI_TRIState_Management SAI TRIState Management
AnnaBridge 171:3a7713b1edbc 472 * @{
AnnaBridge 171:3a7713b1edbc 473 */
AnnaBridge 171:3a7713b1edbc 474 #define SAI_OUTPUT_NOTRELEASED ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 475 #define SAI_OUTPUT_RELEASED ((uint32_t)SAI_xCR2_TRIS)
AnnaBridge 171:3a7713b1edbc 476 /**
AnnaBridge 171:3a7713b1edbc 477 * @}
AnnaBridge 171:3a7713b1edbc 478 */
AnnaBridge 171:3a7713b1edbc 479
AnnaBridge 171:3a7713b1edbc 480 /** @defgroup SAI_Block_Fifo_Threshold SAI Block Fifo Threshold
AnnaBridge 171:3a7713b1edbc 481 * @{
AnnaBridge 171:3a7713b1edbc 482 */
AnnaBridge 171:3a7713b1edbc 483 #define SAI_FIFOTHRESHOLD_EMPTY ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 484 #define SAI_FIFOTHRESHOLD_1QF ((uint32_t)(SAI_xCR2_FTH_0))
AnnaBridge 171:3a7713b1edbc 485 #define SAI_FIFOTHRESHOLD_HF ((uint32_t)(SAI_xCR2_FTH_1))
AnnaBridge 171:3a7713b1edbc 486 #define SAI_FIFOTHRESHOLD_3QF ((uint32_t)(SAI_xCR2_FTH_1 | SAI_xCR2_FTH_0))
AnnaBridge 171:3a7713b1edbc 487 #define SAI_FIFOTHRESHOLD_FULL ((uint32_t)(SAI_xCR2_FTH_2))
AnnaBridge 171:3a7713b1edbc 488 /**
AnnaBridge 171:3a7713b1edbc 489 * @}
AnnaBridge 171:3a7713b1edbc 490 */
AnnaBridge 171:3a7713b1edbc 491
AnnaBridge 171:3a7713b1edbc 492 /** @defgroup SAI_Block_Companding_Mode SAI Block Companding Mode
AnnaBridge 171:3a7713b1edbc 493 * @{
AnnaBridge 171:3a7713b1edbc 494 */
AnnaBridge 171:3a7713b1edbc 495 #define SAI_NOCOMPANDING ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 496 #define SAI_ULAW_1CPL_COMPANDING ((uint32_t)(SAI_xCR2_COMP_1))
AnnaBridge 171:3a7713b1edbc 497 #define SAI_ALAW_1CPL_COMPANDING ((uint32_t)(SAI_xCR2_COMP_1 | SAI_xCR2_COMP_0))
AnnaBridge 171:3a7713b1edbc 498 #define SAI_ULAW_2CPL_COMPANDING ((uint32_t)(SAI_xCR2_COMP_1 | SAI_xCR2_CPL))
AnnaBridge 171:3a7713b1edbc 499 #define SAI_ALAW_2CPL_COMPANDING ((uint32_t)(SAI_xCR2_COMP_1 | SAI_xCR2_COMP_0 | SAI_xCR2_CPL))
AnnaBridge 171:3a7713b1edbc 500 /**
AnnaBridge 171:3a7713b1edbc 501 * @}
AnnaBridge 171:3a7713b1edbc 502 */
AnnaBridge 171:3a7713b1edbc 503
AnnaBridge 171:3a7713b1edbc 504 /** @defgroup SAI_Block_Mute_Value SAI Block Mute Value
AnnaBridge 171:3a7713b1edbc 505 * @{
AnnaBridge 171:3a7713b1edbc 506 */
AnnaBridge 171:3a7713b1edbc 507 #define SAI_ZERO_VALUE ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 508 #define SAI_LAST_SENT_VALUE ((uint32_t)SAI_xCR2_MUTEVAL)
AnnaBridge 171:3a7713b1edbc 509 /**
AnnaBridge 171:3a7713b1edbc 510 * @}
AnnaBridge 171:3a7713b1edbc 511 */
AnnaBridge 171:3a7713b1edbc 512
AnnaBridge 171:3a7713b1edbc 513 /** @defgroup SAI_Block_Interrupts_Definition SAI Block Interrupts Definition
AnnaBridge 171:3a7713b1edbc 514 * @{
AnnaBridge 171:3a7713b1edbc 515 */
AnnaBridge 171:3a7713b1edbc 516 #define SAI_IT_OVRUDR ((uint32_t)SAI_xIMR_OVRUDRIE)
AnnaBridge 171:3a7713b1edbc 517 #define SAI_IT_MUTEDET ((uint32_t)SAI_xIMR_MUTEDETIE)
AnnaBridge 171:3a7713b1edbc 518 #define SAI_IT_WCKCFG ((uint32_t)SAI_xIMR_WCKCFGIE)
AnnaBridge 171:3a7713b1edbc 519 #define SAI_IT_FREQ ((uint32_t)SAI_xIMR_FREQIE)
AnnaBridge 171:3a7713b1edbc 520 #define SAI_IT_CNRDY ((uint32_t)SAI_xIMR_CNRDYIE)
AnnaBridge 171:3a7713b1edbc 521 #define SAI_IT_AFSDET ((uint32_t)SAI_xIMR_AFSDETIE)
AnnaBridge 171:3a7713b1edbc 522 #define SAI_IT_LFSDET ((uint32_t)SAI_xIMR_LFSDETIE)
AnnaBridge 171:3a7713b1edbc 523 /**
AnnaBridge 171:3a7713b1edbc 524 * @}
AnnaBridge 171:3a7713b1edbc 525 */
AnnaBridge 171:3a7713b1edbc 526
AnnaBridge 171:3a7713b1edbc 527 /** @defgroup SAI_Block_Flags_Definition SAI Block Flags Definition
AnnaBridge 171:3a7713b1edbc 528 * @{
AnnaBridge 171:3a7713b1edbc 529 */
AnnaBridge 171:3a7713b1edbc 530 #define SAI_FLAG_OVRUDR ((uint32_t)SAI_xSR_OVRUDR)
AnnaBridge 171:3a7713b1edbc 531 #define SAI_FLAG_MUTEDET ((uint32_t)SAI_xSR_MUTEDET)
AnnaBridge 171:3a7713b1edbc 532 #define SAI_FLAG_WCKCFG ((uint32_t)SAI_xSR_WCKCFG)
AnnaBridge 171:3a7713b1edbc 533 #define SAI_FLAG_FREQ ((uint32_t)SAI_xSR_FREQ)
AnnaBridge 171:3a7713b1edbc 534 #define SAI_FLAG_CNRDY ((uint32_t)SAI_xSR_CNRDY)
AnnaBridge 171:3a7713b1edbc 535 #define SAI_FLAG_AFSDET ((uint32_t)SAI_xSR_AFSDET)
AnnaBridge 171:3a7713b1edbc 536 #define SAI_FLAG_LFSDET ((uint32_t)SAI_xSR_LFSDET)
AnnaBridge 171:3a7713b1edbc 537 /**
AnnaBridge 171:3a7713b1edbc 538 * @}
AnnaBridge 171:3a7713b1edbc 539 */
AnnaBridge 171:3a7713b1edbc 540
AnnaBridge 171:3a7713b1edbc 541 /** @defgroup SAI_Block_Fifo_Status_Level SAI Block Fifo Status Level
AnnaBridge 171:3a7713b1edbc 542 * @{
AnnaBridge 171:3a7713b1edbc 543 */
AnnaBridge 171:3a7713b1edbc 544 #define SAI_FIFOSTATUS_EMPTY ((uint32_t)0x00000000U)
AnnaBridge 171:3a7713b1edbc 545 #define SAI_FIFOSTATUS_LESS1QUARTERFULL ((uint32_t)0x00010000U)
AnnaBridge 171:3a7713b1edbc 546 #define SAI_FIFOSTATUS_1QUARTERFULL ((uint32_t)0x00020000U)
AnnaBridge 171:3a7713b1edbc 547 #define SAI_FIFOSTATUS_HALFFULL ((uint32_t)0x00030000U)
AnnaBridge 171:3a7713b1edbc 548 #define SAI_FIFOSTATUS_3QUARTERFULL ((uint32_t)0x00040000U)
AnnaBridge 171:3a7713b1edbc 549 #define SAI_FIFOSTATUS_FULL ((uint32_t)0x00050000U)
AnnaBridge 171:3a7713b1edbc 550 /**
AnnaBridge 171:3a7713b1edbc 551 * @}
AnnaBridge 171:3a7713b1edbc 552 */
AnnaBridge 171:3a7713b1edbc 553
AnnaBridge 171:3a7713b1edbc 554 /**
AnnaBridge 171:3a7713b1edbc 555 * @}
AnnaBridge 171:3a7713b1edbc 556 */
AnnaBridge 171:3a7713b1edbc 557
AnnaBridge 171:3a7713b1edbc 558 /* Exported macro ------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 559
AnnaBridge 171:3a7713b1edbc 560 /** @defgroup SAI_Exported_Macros SAI Exported Macros
AnnaBridge 171:3a7713b1edbc 561 * @brief macros to handle interrupts and specific configurations
AnnaBridge 171:3a7713b1edbc 562 * @{
AnnaBridge 171:3a7713b1edbc 563 */
AnnaBridge 171:3a7713b1edbc 564
AnnaBridge 171:3a7713b1edbc 565 /** @brief Reset SAI handle state.
AnnaBridge 171:3a7713b1edbc 566 * @param __HANDLE__ specifies the SAI Handle.
AnnaBridge 171:3a7713b1edbc 567 * @retval None
AnnaBridge 171:3a7713b1edbc 568 */
AnnaBridge 171:3a7713b1edbc 569 #define __HAL_SAI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SAI_STATE_RESET)
AnnaBridge 171:3a7713b1edbc 570
AnnaBridge 171:3a7713b1edbc 571 /** @brief Enable or disable the specified SAI interrupts.
AnnaBridge 171:3a7713b1edbc 572 * @param __HANDLE__ specifies the SAI Handle.
AnnaBridge 171:3a7713b1edbc 573 * @param __INTERRUPT__ specifies the interrupt source to enable or disable.
AnnaBridge 171:3a7713b1edbc 574 * This parameter can be one of the following values:
AnnaBridge 171:3a7713b1edbc 575 * @arg SAI_IT_OVRUDR: Overrun underrun interrupt enable
AnnaBridge 171:3a7713b1edbc 576 * @arg SAI_IT_MUTEDET: Mute detection interrupt enable
AnnaBridge 171:3a7713b1edbc 577 * @arg SAI_IT_WCKCFG: Wrong Clock Configuration interrupt enable
AnnaBridge 171:3a7713b1edbc 578 * @arg SAI_IT_FREQ: FIFO request interrupt enable
AnnaBridge 171:3a7713b1edbc 579 * @arg SAI_IT_CNRDY: Codec not ready interrupt enable
AnnaBridge 171:3a7713b1edbc 580 * @arg SAI_IT_AFSDET: Anticipated frame synchronization detection interrupt enable
AnnaBridge 171:3a7713b1edbc 581 * @arg SAI_IT_LFSDET: Late frame synchronization detection interrupt enable
AnnaBridge 171:3a7713b1edbc 582 * @retval None
AnnaBridge 171:3a7713b1edbc 583 */
AnnaBridge 171:3a7713b1edbc 584 #define __HAL_SAI_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IMR |= (__INTERRUPT__))
AnnaBridge 171:3a7713b1edbc 585 #define __HAL_SAI_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IMR &= (~(__INTERRUPT__)))
AnnaBridge 171:3a7713b1edbc 586
AnnaBridge 171:3a7713b1edbc 587 /** @brief Check whether the specified SAI interrupt source is enabled or not.
AnnaBridge 171:3a7713b1edbc 588 * @param __HANDLE__ specifies the SAI Handle.
AnnaBridge 171:3a7713b1edbc 589 * @param __INTERRUPT__ specifies the SAI interrupt source to check.
AnnaBridge 171:3a7713b1edbc 590 * This parameter can be one of the following values:
AnnaBridge 171:3a7713b1edbc 591 * @arg SAI_IT_OVRUDR: Overrun underrun interrupt enable
AnnaBridge 171:3a7713b1edbc 592 * @arg SAI_IT_MUTEDET: Mute detection interrupt enable
AnnaBridge 171:3a7713b1edbc 593 * @arg SAI_IT_WCKCFG: Wrong Clock Configuration interrupt enable
AnnaBridge 171:3a7713b1edbc 594 * @arg SAI_IT_FREQ: FIFO request interrupt enable
AnnaBridge 171:3a7713b1edbc 595 * @arg SAI_IT_CNRDY: Codec not ready interrupt enable
AnnaBridge 171:3a7713b1edbc 596 * @arg SAI_IT_AFSDET: Anticipated frame synchronization detection interrupt enable
AnnaBridge 171:3a7713b1edbc 597 * @arg SAI_IT_LFSDET: Late frame synchronization detection interrupt enable
AnnaBridge 171:3a7713b1edbc 598 * @retval The new state of __INTERRUPT__ (TRUE or FALSE).
AnnaBridge 171:3a7713b1edbc 599 */
AnnaBridge 171:3a7713b1edbc 600 #define __HAL_SAI_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->IMR & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
AnnaBridge 171:3a7713b1edbc 601
AnnaBridge 171:3a7713b1edbc 602 /** @brief Check whether the specified SAI flag is set or not.
AnnaBridge 171:3a7713b1edbc 603 * @param __HANDLE__ specifies the SAI Handle.
AnnaBridge 171:3a7713b1edbc 604 * @param __FLAG__ specifies the flag to check.
AnnaBridge 171:3a7713b1edbc 605 * This parameter can be one of the following values:
AnnaBridge 171:3a7713b1edbc 606 * @arg SAI_FLAG_OVRUDR: Overrun underrun flag.
AnnaBridge 171:3a7713b1edbc 607 * @arg SAI_FLAG_MUTEDET: Mute detection flag.
AnnaBridge 171:3a7713b1edbc 608 * @arg SAI_FLAG_WCKCFG: Wrong Clock Configuration flag.
AnnaBridge 171:3a7713b1edbc 609 * @arg SAI_FLAG_FREQ: FIFO request flag.
AnnaBridge 171:3a7713b1edbc 610 * @arg SAI_FLAG_CNRDY: Codec not ready flag.
AnnaBridge 171:3a7713b1edbc 611 * @arg SAI_FLAG_AFSDET: Anticipated frame synchronization detection flag.
AnnaBridge 171:3a7713b1edbc 612 * @arg SAI_FLAG_LFSDET: Late frame synchronization detection flag.
AnnaBridge 171:3a7713b1edbc 613 * @retval The new state of __FLAG__ (TRUE or FALSE).
AnnaBridge 171:3a7713b1edbc 614 */
AnnaBridge 171:3a7713b1edbc 615 #define __HAL_SAI_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
AnnaBridge 171:3a7713b1edbc 616
AnnaBridge 171:3a7713b1edbc 617 /** @brief Clear the specified SAI pending flag.
AnnaBridge 171:3a7713b1edbc 618 * @param __HANDLE__ specifies the SAI Handle.
AnnaBridge 171:3a7713b1edbc 619 * @param __FLAG__ specifies the flag to check.
AnnaBridge 171:3a7713b1edbc 620 * This parameter can be any combination of the following values:
AnnaBridge 171:3a7713b1edbc 621 * @arg SAI_FLAG_OVRUDR: Clear Overrun underrun
AnnaBridge 171:3a7713b1edbc 622 * @arg SAI_FLAG_MUTEDET: Clear Mute detection
AnnaBridge 171:3a7713b1edbc 623 * @arg SAI_FLAG_WCKCFG: Clear Wrong Clock Configuration
AnnaBridge 171:3a7713b1edbc 624 * @arg SAI_FLAG_FREQ: Clear FIFO request
AnnaBridge 171:3a7713b1edbc 625 * @arg SAI_FLAG_CNRDY: Clear Codec not ready
AnnaBridge 171:3a7713b1edbc 626 * @arg SAI_FLAG_AFSDET: Clear Anticipated frame synchronization detection
AnnaBridge 171:3a7713b1edbc 627 * @arg SAI_FLAG_LFSDET: Clear Late frame synchronization detection
AnnaBridge 171:3a7713b1edbc 628 *
AnnaBridge 171:3a7713b1edbc 629 * @retval None
AnnaBridge 171:3a7713b1edbc 630 */
AnnaBridge 171:3a7713b1edbc 631 #define __HAL_SAI_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->CLRFR = (__FLAG__))
AnnaBridge 171:3a7713b1edbc 632
AnnaBridge 171:3a7713b1edbc 633 #define __HAL_SAI_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= SAI_xCR1_SAIEN)
AnnaBridge 171:3a7713b1edbc 634 #define __HAL_SAI_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~SAI_xCR1_SAIEN)
AnnaBridge 171:3a7713b1edbc 635
AnnaBridge 171:3a7713b1edbc 636 /**
AnnaBridge 171:3a7713b1edbc 637 * @}
AnnaBridge 171:3a7713b1edbc 638 */
AnnaBridge 171:3a7713b1edbc 639
AnnaBridge 171:3a7713b1edbc 640 /* Exported functions --------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 641
AnnaBridge 171:3a7713b1edbc 642 /** @addtogroup SAI_Exported_Functions
AnnaBridge 171:3a7713b1edbc 643 * @{
AnnaBridge 171:3a7713b1edbc 644 */
AnnaBridge 171:3a7713b1edbc 645
AnnaBridge 171:3a7713b1edbc 646 /* Initialization/de-initialization functions ********************************/
AnnaBridge 171:3a7713b1edbc 647
AnnaBridge 171:3a7713b1edbc 648 /** @addtogroup SAI_Exported_Functions_Group1
AnnaBridge 171:3a7713b1edbc 649 * @{
AnnaBridge 171:3a7713b1edbc 650 */
AnnaBridge 171:3a7713b1edbc 651 HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot);
AnnaBridge 171:3a7713b1edbc 652 HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 653 HAL_StatusTypeDef HAL_SAI_DeInit (SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 654 void HAL_SAI_MspInit(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 655 void HAL_SAI_MspDeInit(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 656
AnnaBridge 171:3a7713b1edbc 657 /**
AnnaBridge 171:3a7713b1edbc 658 * @}
AnnaBridge 171:3a7713b1edbc 659 */
AnnaBridge 171:3a7713b1edbc 660
AnnaBridge 171:3a7713b1edbc 661 /* I/O operation functions ***************************************************/
AnnaBridge 171:3a7713b1edbc 662
AnnaBridge 171:3a7713b1edbc 663 /** @addtogroup SAI_Exported_Functions_Group2
AnnaBridge 171:3a7713b1edbc 664 * @{
AnnaBridge 171:3a7713b1edbc 665 */
AnnaBridge 171:3a7713b1edbc 666 /* Blocking mode: Polling */
AnnaBridge 171:3a7713b1edbc 667 HAL_StatusTypeDef HAL_SAI_Transmit(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size, uint32_t Timeout);
AnnaBridge 171:3a7713b1edbc 668 HAL_StatusTypeDef HAL_SAI_Receive(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size, uint32_t Timeout);
AnnaBridge 171:3a7713b1edbc 669
AnnaBridge 171:3a7713b1edbc 670 /* Non-Blocking mode: Interrupt */
AnnaBridge 171:3a7713b1edbc 671 HAL_StatusTypeDef HAL_SAI_Transmit_IT(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size);
AnnaBridge 171:3a7713b1edbc 672 HAL_StatusTypeDef HAL_SAI_Receive_IT(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size);
AnnaBridge 171:3a7713b1edbc 673
AnnaBridge 171:3a7713b1edbc 674 /* Non-Blocking mode: DMA */
AnnaBridge 171:3a7713b1edbc 675 HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size);
AnnaBridge 171:3a7713b1edbc 676 HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size);
AnnaBridge 171:3a7713b1edbc 677 HAL_StatusTypeDef HAL_SAI_DMAPause(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 678 HAL_StatusTypeDef HAL_SAI_DMAResume(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 679 HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 680
AnnaBridge 171:3a7713b1edbc 681 /* Abort function */
AnnaBridge 171:3a7713b1edbc 682 HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 683
AnnaBridge 171:3a7713b1edbc 684 /* Mute management */
AnnaBridge 171:3a7713b1edbc 685 HAL_StatusTypeDef HAL_SAI_EnableTxMuteMode(SAI_HandleTypeDef *hsai, uint16_t val);
AnnaBridge 171:3a7713b1edbc 686 HAL_StatusTypeDef HAL_SAI_DisableTxMuteMode(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 687 HAL_StatusTypeDef HAL_SAI_EnableRxMuteMode(SAI_HandleTypeDef *hsai, SAIcallback callback, uint16_t counter);
AnnaBridge 171:3a7713b1edbc 688 HAL_StatusTypeDef HAL_SAI_DisableRxMuteMode(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 689
AnnaBridge 171:3a7713b1edbc 690 /* SAI IRQHandler and Callbacks used in non blocking modes (Interrupt and DMA) */
AnnaBridge 171:3a7713b1edbc 691 void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 692 void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 693 void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 694 void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 695 void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 696 void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 697 /**
AnnaBridge 171:3a7713b1edbc 698 * @}
AnnaBridge 171:3a7713b1edbc 699 */
AnnaBridge 171:3a7713b1edbc 700
AnnaBridge 171:3a7713b1edbc 701 /** @addtogroup SAI_Exported_Functions_Group3
AnnaBridge 171:3a7713b1edbc 702 * @{
AnnaBridge 171:3a7713b1edbc 703 */
AnnaBridge 171:3a7713b1edbc 704 /* Peripheral State functions ************************************************/
AnnaBridge 171:3a7713b1edbc 705 HAL_SAI_StateTypeDef HAL_SAI_GetState(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 706 uint32_t HAL_SAI_GetError(SAI_HandleTypeDef *hsai);
AnnaBridge 171:3a7713b1edbc 707 /**
AnnaBridge 171:3a7713b1edbc 708 * @}
AnnaBridge 171:3a7713b1edbc 709 */
AnnaBridge 171:3a7713b1edbc 710
AnnaBridge 171:3a7713b1edbc 711 /**
AnnaBridge 171:3a7713b1edbc 712 * @}
AnnaBridge 171:3a7713b1edbc 713 */
AnnaBridge 171:3a7713b1edbc 714
AnnaBridge 171:3a7713b1edbc 715 /* Private macros ------------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 716 /** @addtogroup SAI_Private_Macros
AnnaBridge 171:3a7713b1edbc 717 * @{
AnnaBridge 171:3a7713b1edbc 718 */
AnnaBridge 171:3a7713b1edbc 719 #define IS_SAI_BLOCK_SYNCEXT(STATE) (((STATE) == SAI_SYNCEXT_DISABLE) ||\
AnnaBridge 171:3a7713b1edbc 720 ((STATE) == SAI_SYNCEXT_OUTBLOCKA_ENABLE) ||\
AnnaBridge 171:3a7713b1edbc 721 ((STATE) == SAI_SYNCEXT_OUTBLOCKB_ENABLE))
AnnaBridge 171:3a7713b1edbc 722
AnnaBridge 171:3a7713b1edbc 723 #define IS_SAI_SUPPORTED_PROTOCOL(PROTOCOL) (((PROTOCOL) == SAI_I2S_STANDARD) ||\
AnnaBridge 171:3a7713b1edbc 724 ((PROTOCOL) == SAI_I2S_MSBJUSTIFIED) ||\
AnnaBridge 171:3a7713b1edbc 725 ((PROTOCOL) == SAI_I2S_LSBJUSTIFIED) ||\
AnnaBridge 171:3a7713b1edbc 726 ((PROTOCOL) == SAI_PCM_LONG) ||\
AnnaBridge 171:3a7713b1edbc 727 ((PROTOCOL) == SAI_PCM_SHORT))
AnnaBridge 171:3a7713b1edbc 728
AnnaBridge 171:3a7713b1edbc 729 #define IS_SAI_PROTOCOL_DATASIZE(DATASIZE) (((DATASIZE) == SAI_PROTOCOL_DATASIZE_16BIT) ||\
AnnaBridge 171:3a7713b1edbc 730 ((DATASIZE) == SAI_PROTOCOL_DATASIZE_16BITEXTENDED) ||\
AnnaBridge 171:3a7713b1edbc 731 ((DATASIZE) == SAI_PROTOCOL_DATASIZE_24BIT) ||\
AnnaBridge 171:3a7713b1edbc 732 ((DATASIZE) == SAI_PROTOCOL_DATASIZE_32BIT))
AnnaBridge 171:3a7713b1edbc 733
AnnaBridge 171:3a7713b1edbc 734 #define IS_SAI_AUDIO_FREQUENCY(AUDIO) (((AUDIO) == SAI_AUDIO_FREQUENCY_192K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_96K) || \
AnnaBridge 171:3a7713b1edbc 735 ((AUDIO) == SAI_AUDIO_FREQUENCY_48K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_44K) || \
AnnaBridge 171:3a7713b1edbc 736 ((AUDIO) == SAI_AUDIO_FREQUENCY_32K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_22K) || \
AnnaBridge 171:3a7713b1edbc 737 ((AUDIO) == SAI_AUDIO_FREQUENCY_16K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_11K) || \
AnnaBridge 171:3a7713b1edbc 738 ((AUDIO) == SAI_AUDIO_FREQUENCY_8K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_MCKDIV))
AnnaBridge 171:3a7713b1edbc 739
AnnaBridge 171:3a7713b1edbc 740 #define IS_SAI_BLOCK_MODE(MODE) (((MODE) == SAI_MODEMASTER_TX) || \
AnnaBridge 171:3a7713b1edbc 741 ((MODE) == SAI_MODEMASTER_RX) || \
AnnaBridge 171:3a7713b1edbc 742 ((MODE) == SAI_MODESLAVE_TX) || \
AnnaBridge 171:3a7713b1edbc 743 ((MODE) == SAI_MODESLAVE_RX))
AnnaBridge 171:3a7713b1edbc 744
AnnaBridge 171:3a7713b1edbc 745 #define IS_SAI_BLOCK_PROTOCOL(PROTOCOL) (((PROTOCOL) == SAI_FREE_PROTOCOL) || \
AnnaBridge 171:3a7713b1edbc 746 ((PROTOCOL) == SAI_AC97_PROTOCOL) || \
AnnaBridge 171:3a7713b1edbc 747 ((PROTOCOL) == SAI_SPDIF_PROTOCOL))
AnnaBridge 171:3a7713b1edbc 748
AnnaBridge 171:3a7713b1edbc 749 #define IS_SAI_BLOCK_DATASIZE(DATASIZE) (((DATASIZE) == SAI_DATASIZE_8) || \
AnnaBridge 171:3a7713b1edbc 750 ((DATASIZE) == SAI_DATASIZE_10) || \
AnnaBridge 171:3a7713b1edbc 751 ((DATASIZE) == SAI_DATASIZE_16) || \
AnnaBridge 171:3a7713b1edbc 752 ((DATASIZE) == SAI_DATASIZE_20) || \
AnnaBridge 171:3a7713b1edbc 753 ((DATASIZE) == SAI_DATASIZE_24) || \
AnnaBridge 171:3a7713b1edbc 754 ((DATASIZE) == SAI_DATASIZE_32))
AnnaBridge 171:3a7713b1edbc 755
AnnaBridge 171:3a7713b1edbc 756 #define IS_SAI_BLOCK_FIRST_BIT(BIT) (((BIT) == SAI_FIRSTBIT_MSB) || \
AnnaBridge 171:3a7713b1edbc 757 ((BIT) == SAI_FIRSTBIT_LSB))
AnnaBridge 171:3a7713b1edbc 758
AnnaBridge 171:3a7713b1edbc 759 #define IS_SAI_BLOCK_CLOCK_STROBING(CLOCK) (((CLOCK) == SAI_CLOCKSTROBING_FALLINGEDGE) || \
AnnaBridge 171:3a7713b1edbc 760 ((CLOCK) == SAI_CLOCKSTROBING_RISINGEDGE))
AnnaBridge 171:3a7713b1edbc 761
AnnaBridge 171:3a7713b1edbc 762 #define IS_SAI_BLOCK_SYNCHRO(SYNCHRO) (((SYNCHRO) == SAI_ASYNCHRONOUS) || \
AnnaBridge 171:3a7713b1edbc 763 ((SYNCHRO) == SAI_SYNCHRONOUS) || \
AnnaBridge 171:3a7713b1edbc 764 ((SYNCHRO) == SAI_SYNCHRONOUS_EXT_SAI1) || \
AnnaBridge 171:3a7713b1edbc 765 ((SYNCHRO) == SAI_SYNCHRONOUS_EXT_SAI2))
AnnaBridge 171:3a7713b1edbc 766
AnnaBridge 171:3a7713b1edbc 767 #define IS_SAI_BLOCK_OUTPUT_DRIVE(DRIVE) (((DRIVE) == SAI_OUTPUTDRIVE_DISABLE) || \
AnnaBridge 171:3a7713b1edbc 768 ((DRIVE) == SAI_OUTPUTDRIVE_ENABLE))
AnnaBridge 171:3a7713b1edbc 769
AnnaBridge 171:3a7713b1edbc 770 #define IS_SAI_BLOCK_NODIVIDER(NODIVIDER) (((NODIVIDER) == SAI_MASTERDIVIDER_ENABLE) || \
AnnaBridge 171:3a7713b1edbc 771 ((NODIVIDER) == SAI_MASTERDIVIDER_DISABLE))
AnnaBridge 171:3a7713b1edbc 772
AnnaBridge 171:3a7713b1edbc 773 #define IS_SAI_BLOCK_MUTE_COUNTER(COUNTER) ((COUNTER) <= 63)
AnnaBridge 171:3a7713b1edbc 774
AnnaBridge 171:3a7713b1edbc 775 #define IS_SAI_BLOCK_MUTE_VALUE(VALUE) (((VALUE) == SAI_ZERO_VALUE) || \
AnnaBridge 171:3a7713b1edbc 776 ((VALUE) == SAI_LAST_SENT_VALUE))
AnnaBridge 171:3a7713b1edbc 777
AnnaBridge 171:3a7713b1edbc 778 #define IS_SAI_BLOCK_COMPANDING_MODE(MODE) (((MODE) == SAI_NOCOMPANDING) || \
AnnaBridge 171:3a7713b1edbc 779 ((MODE) == SAI_ULAW_1CPL_COMPANDING) || \
AnnaBridge 171:3a7713b1edbc 780 ((MODE) == SAI_ALAW_1CPL_COMPANDING) || \
AnnaBridge 171:3a7713b1edbc 781 ((MODE) == SAI_ULAW_2CPL_COMPANDING) || \
AnnaBridge 171:3a7713b1edbc 782 ((MODE) == SAI_ALAW_2CPL_COMPANDING))
AnnaBridge 171:3a7713b1edbc 783
AnnaBridge 171:3a7713b1edbc 784 #define IS_SAI_BLOCK_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == SAI_FIFOTHRESHOLD_EMPTY) || \
AnnaBridge 171:3a7713b1edbc 785 ((THRESHOLD) == SAI_FIFOTHRESHOLD_1QF) || \
AnnaBridge 171:3a7713b1edbc 786 ((THRESHOLD) == SAI_FIFOTHRESHOLD_HF) || \
AnnaBridge 171:3a7713b1edbc 787 ((THRESHOLD) == SAI_FIFOTHRESHOLD_3QF) || \
AnnaBridge 171:3a7713b1edbc 788 ((THRESHOLD) == SAI_FIFOTHRESHOLD_FULL))
AnnaBridge 171:3a7713b1edbc 789
AnnaBridge 171:3a7713b1edbc 790 #define IS_SAI_BLOCK_TRISTATE_MANAGEMENT(STATE) (((STATE) == SAI_OUTPUT_NOTRELEASED) ||\
AnnaBridge 171:3a7713b1edbc 791 ((STATE) == SAI_OUTPUT_RELEASED))
AnnaBridge 171:3a7713b1edbc 792
AnnaBridge 171:3a7713b1edbc 793 #define IS_SAI_MONO_STEREO_MODE(MODE) (((MODE) == SAI_MONOMODE) ||\
AnnaBridge 171:3a7713b1edbc 794 ((MODE) == SAI_STEREOMODE))
AnnaBridge 171:3a7713b1edbc 795
AnnaBridge 171:3a7713b1edbc 796 #define IS_SAI_SLOT_ACTIVE(ACTIVE) ((ACTIVE) <= SAI_SLOTACTIVE_ALL)
AnnaBridge 171:3a7713b1edbc 797
AnnaBridge 171:3a7713b1edbc 798 #define IS_SAI_BLOCK_SLOT_NUMBER(NUMBER) ((1 <= (NUMBER)) && ((NUMBER) <= 16))
AnnaBridge 171:3a7713b1edbc 799
AnnaBridge 171:3a7713b1edbc 800 #define IS_SAI_BLOCK_SLOT_SIZE(SIZE) (((SIZE) == SAI_SLOTSIZE_DATASIZE) || \
AnnaBridge 171:3a7713b1edbc 801 ((SIZE) == SAI_SLOTSIZE_16B) || \
AnnaBridge 171:3a7713b1edbc 802 ((SIZE) == SAI_SLOTSIZE_32B))
AnnaBridge 171:3a7713b1edbc 803
AnnaBridge 171:3a7713b1edbc 804 #define IS_SAI_BLOCK_FIRSTBIT_OFFSET(OFFSET) ((OFFSET) <= 24)
AnnaBridge 171:3a7713b1edbc 805
AnnaBridge 171:3a7713b1edbc 806 #define IS_SAI_BLOCK_FS_OFFSET(OFFSET) (((OFFSET) == SAI_FS_FIRSTBIT) || \
AnnaBridge 171:3a7713b1edbc 807 ((OFFSET) == SAI_FS_BEFOREFIRSTBIT))
AnnaBridge 171:3a7713b1edbc 808
AnnaBridge 171:3a7713b1edbc 809 #define IS_SAI_BLOCK_FS_POLARITY(POLARITY) (((POLARITY) == SAI_FS_ACTIVE_LOW) || \
AnnaBridge 171:3a7713b1edbc 810 ((POLARITY) == SAI_FS_ACTIVE_HIGH))
AnnaBridge 171:3a7713b1edbc 811
AnnaBridge 171:3a7713b1edbc 812 #define IS_SAI_BLOCK_FS_DEFINITION(DEFINITION) (((DEFINITION) == SAI_FS_STARTFRAME) || \
AnnaBridge 171:3a7713b1edbc 813 ((DEFINITION) == SAI_FS_CHANNEL_IDENTIFICATION))
AnnaBridge 171:3a7713b1edbc 814
AnnaBridge 171:3a7713b1edbc 815 #define IS_SAI_BLOCK_MASTER_DIVIDER(DIVIDER) ((DIVIDER) <= 15)
AnnaBridge 171:3a7713b1edbc 816
AnnaBridge 171:3a7713b1edbc 817 #define IS_SAI_BLOCK_FRAME_LENGTH(LENGTH) ((8 <= (LENGTH)) && ((LENGTH) <= 256))
AnnaBridge 171:3a7713b1edbc 818
AnnaBridge 171:3a7713b1edbc 819 #define IS_SAI_BLOCK_ACTIVE_FRAME(LENGTH) ((1 <= (LENGTH)) && ((LENGTH) <= 128))
AnnaBridge 171:3a7713b1edbc 820
AnnaBridge 171:3a7713b1edbc 821 /**
AnnaBridge 171:3a7713b1edbc 822 * @}
AnnaBridge 171:3a7713b1edbc 823 */
AnnaBridge 171:3a7713b1edbc 824
AnnaBridge 171:3a7713b1edbc 825 /* Private functions ---------------------------------------------------------*/
AnnaBridge 171:3a7713b1edbc 826 /** @defgroup SAI_Private_Functions SAI Private Functions
AnnaBridge 171:3a7713b1edbc 827 * @{
AnnaBridge 171:3a7713b1edbc 828 */
AnnaBridge 171:3a7713b1edbc 829
AnnaBridge 171:3a7713b1edbc 830 /**
AnnaBridge 171:3a7713b1edbc 831 * @}
AnnaBridge 171:3a7713b1edbc 832 */
AnnaBridge 171:3a7713b1edbc 833
AnnaBridge 171:3a7713b1edbc 834 /**
AnnaBridge 171:3a7713b1edbc 835 * @}
AnnaBridge 171:3a7713b1edbc 836 */
AnnaBridge 171:3a7713b1edbc 837
AnnaBridge 171:3a7713b1edbc 838 /**
AnnaBridge 171:3a7713b1edbc 839 * @}
AnnaBridge 171:3a7713b1edbc 840 */
AnnaBridge 171:3a7713b1edbc 841
AnnaBridge 171:3a7713b1edbc 842 #ifdef __cplusplus
AnnaBridge 171:3a7713b1edbc 843 }
AnnaBridge 171:3a7713b1edbc 844 #endif
AnnaBridge 171:3a7713b1edbc 845
AnnaBridge 171:3a7713b1edbc 846 #endif /* __STM32F7xx_HAL_SAI_H */
AnnaBridge 171:3a7713b1edbc 847
AnnaBridge 171:3a7713b1edbc 848 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/