mbed - The official Mbed 2 C/C++ SDK provides the softwa…

Users » mbed_official » Code » mbed

mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_NUCLEO_L496ZG_P/core_armv8mbl.h@160:5571c4ff569f, 2018-01-17 (annotated)

Committer:: Anna Bridge
Date:: Wed Jan 17 16:13:02 2018 +0000
Revision:: 160:5571c4ff569f
Parent:: 158:1c57384330a6
Child:: 169:a7c7b631e539

mbed library. Release version 158

Who changed what in which revision?

User	Revision	Line number	New contents of line
AnnaBridge	158:1c57384330a6	1	/************************************************************************//
AnnaBridge	158:1c57384330a6	2	* @file core_armv8mbl.h
AnnaBridge	158:1c57384330a6	3	* @brief CMSIS ARMv8MBL Core Peripheral Access Layer Header File
Anna Bridge	160:5571c4ff569f	4	* @version V5.0.3
Anna Bridge	160:5571c4ff569f	5	* @date 09. August 2017
AnnaBridge	158:1c57384330a6	6	******************************************************************************/
AnnaBridge	158:1c57384330a6	7	/*
AnnaBridge	158:1c57384330a6	8	* Copyright (c) 2009-2017 ARM Limited. All rights reserved.
AnnaBridge	158:1c57384330a6	9	*
AnnaBridge	158:1c57384330a6	10	* SPDX-License-Identifier: Apache-2.0
AnnaBridge	158:1c57384330a6	11	*
AnnaBridge	158:1c57384330a6	12	* Licensed under the Apache License, Version 2.0 (the License); you may
AnnaBridge	158:1c57384330a6	13	* not use this file except in compliance with the License.
AnnaBridge	158:1c57384330a6	14	* You may obtain a copy of the License at
AnnaBridge	158:1c57384330a6	15	*
AnnaBridge	158:1c57384330a6	16	* www.apache.org/licenses/LICENSE-2.0
AnnaBridge	158:1c57384330a6	17	*
AnnaBridge	158:1c57384330a6	18	* Unless required by applicable law or agreed to in writing, software
AnnaBridge	158:1c57384330a6	19	* distributed under the License is distributed on an AS IS BASIS, WITHOUT
AnnaBridge	158:1c57384330a6	20	* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
AnnaBridge	158:1c57384330a6	21	* See the License for the specific language governing permissions and
AnnaBridge	158:1c57384330a6	22	* limitations under the License.
AnnaBridge	158:1c57384330a6	23	*/
AnnaBridge	158:1c57384330a6	24
AnnaBridge	158:1c57384330a6	25	#if defined ( __ICCARM__ )
AnnaBridge	158:1c57384330a6	26	#pragma system_include /* treat file as system include file for MISRA check */
AnnaBridge	158:1c57384330a6	27	#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
AnnaBridge	158:1c57384330a6	28	#pragma clang system_header /* treat file as system include file */
AnnaBridge	158:1c57384330a6	29	#endif
AnnaBridge	158:1c57384330a6	30
AnnaBridge	158:1c57384330a6	31	#ifndef __CORE_ARMV8MBL_H_GENERIC
AnnaBridge	158:1c57384330a6	32	#define __CORE_ARMV8MBL_H_GENERIC
AnnaBridge	158:1c57384330a6	33
AnnaBridge	158:1c57384330a6	34	#include <stdint.h>
AnnaBridge	158:1c57384330a6	35
AnnaBridge	158:1c57384330a6	36	#ifdef __cplusplus
AnnaBridge	158:1c57384330a6	37	extern "C" {
AnnaBridge	158:1c57384330a6	38	#endif
AnnaBridge	158:1c57384330a6	39
AnnaBridge	158:1c57384330a6	40	/**
AnnaBridge	158:1c57384330a6	41	\page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
AnnaBridge	158:1c57384330a6	42	CMSIS violates the following MISRA-C:2004 rules:
AnnaBridge	158:1c57384330a6	43
AnnaBridge	158:1c57384330a6	44	\li Required Rule 8.5, object/function definition in header file.<br>
AnnaBridge	158:1c57384330a6	45	Function definitions in header files are used to allow 'inlining'.
AnnaBridge	158:1c57384330a6	46
AnnaBridge	158:1c57384330a6	47	\li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
AnnaBridge	158:1c57384330a6	48	Unions are used for effective representation of core registers.
AnnaBridge	158:1c57384330a6	49
AnnaBridge	158:1c57384330a6	50	\li Advisory Rule 19.7, Function-like macro defined.<br>
AnnaBridge	158:1c57384330a6	51	Function-like macros are used to allow more efficient code.
AnnaBridge	158:1c57384330a6	52	*/
AnnaBridge	158:1c57384330a6	53
AnnaBridge	158:1c57384330a6	54
AnnaBridge	158:1c57384330a6	55	/*******************************************************************************
AnnaBridge	158:1c57384330a6	56	* CMSIS definitions
AnnaBridge	158:1c57384330a6	57	******************************************************************************/
AnnaBridge	158:1c57384330a6	58	/**
AnnaBridge	158:1c57384330a6	59	\ingroup Cortex_ARMv8MBL
AnnaBridge	158:1c57384330a6	60	@{
AnnaBridge	158:1c57384330a6	61	*/
Anna Bridge	160:5571c4ff569f	62
Anna Bridge	160:5571c4ff569f	63	#include "cmsis_version.h"
AnnaBridge	158:1c57384330a6	64
Anna Bridge	160:5571c4ff569f	65	/* CMSIS definitions */
Anna Bridge	160:5571c4ff569f	66	#define __ARMv8MBL_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /!< \deprecated [31:16] CMSIS HAL main version /
Anna Bridge	160:5571c4ff569f	67	#define __ARMv8MBL_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /!< \deprecated [15:0] CMSIS HAL sub version /
AnnaBridge	158:1c57384330a6	68	#define __ARMv8MBL_CMSIS_VERSION ((__ARMv8MBL_CMSIS_VERSION_MAIN << 16U) \| \
Anna Bridge	160:5571c4ff569f	69	__ARMv8MBL_CMSIS_VERSION_SUB ) /!< \deprecated CMSIS HAL version number /
AnnaBridge	158:1c57384330a6	70
AnnaBridge	158:1c57384330a6	71	#define __CORTEX_M ( 2U) /!< Cortex-M Core /
AnnaBridge	158:1c57384330a6	72
AnnaBridge	158:1c57384330a6	73	/** __FPU_USED indicates whether an FPU is used or not.
AnnaBridge	158:1c57384330a6	74	This core does not support an FPU at all
AnnaBridge	158:1c57384330a6	75	*/
AnnaBridge	158:1c57384330a6	76	#define __FPU_USED 0U
AnnaBridge	158:1c57384330a6	77
AnnaBridge	158:1c57384330a6	78	#if defined ( __CC_ARM )
AnnaBridge	158:1c57384330a6	79	#if defined __TARGET_FPU_VFP
AnnaBridge	158:1c57384330a6	80	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge	158:1c57384330a6	81	#endif
AnnaBridge	158:1c57384330a6	82
AnnaBridge	158:1c57384330a6	83	#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
AnnaBridge	158:1c57384330a6	84	#if defined __ARM_PCS_VFP
AnnaBridge	158:1c57384330a6	85	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge	158:1c57384330a6	86	#endif
AnnaBridge	158:1c57384330a6	87
AnnaBridge	158:1c57384330a6	88	#elif defined ( __GNUC__ )
AnnaBridge	158:1c57384330a6	89	#if defined (__VFP_FP__) && !defined(__SOFTFP__)
AnnaBridge	158:1c57384330a6	90	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge	158:1c57384330a6	91	#endif
AnnaBridge	158:1c57384330a6	92
AnnaBridge	158:1c57384330a6	93	#elif defined ( __ICCARM__ )
AnnaBridge	158:1c57384330a6	94	#if defined __ARMVFP__
AnnaBridge	158:1c57384330a6	95	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge	158:1c57384330a6	96	#endif
AnnaBridge	158:1c57384330a6	97
AnnaBridge	158:1c57384330a6	98	#elif defined ( __TI_ARM__ )
AnnaBridge	158:1c57384330a6	99	#if defined __TI_VFP_SUPPORT__
AnnaBridge	158:1c57384330a6	100	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge	158:1c57384330a6	101	#endif
AnnaBridge	158:1c57384330a6	102
AnnaBridge	158:1c57384330a6	103	#elif defined ( __TASKING__ )
AnnaBridge	158:1c57384330a6	104	#if defined __FPU_VFP__
AnnaBridge	158:1c57384330a6	105	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge	158:1c57384330a6	106	#endif
AnnaBridge	158:1c57384330a6	107
AnnaBridge	158:1c57384330a6	108	#elif defined ( __CSMC__ )
AnnaBridge	158:1c57384330a6	109	#if ( __CSMC__ & 0x400U)
AnnaBridge	158:1c57384330a6	110	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge	158:1c57384330a6	111	#endif
AnnaBridge	158:1c57384330a6	112
AnnaBridge	158:1c57384330a6	113	#endif
AnnaBridge	158:1c57384330a6	114
AnnaBridge	158:1c57384330a6	115	#include "cmsis_compiler.h" /* CMSIS compiler specific defines */
AnnaBridge	158:1c57384330a6	116
AnnaBridge	158:1c57384330a6	117
AnnaBridge	158:1c57384330a6	118	#ifdef __cplusplus
AnnaBridge	158:1c57384330a6	119	}
AnnaBridge	158:1c57384330a6	120	#endif
AnnaBridge	158:1c57384330a6	121
AnnaBridge	158:1c57384330a6	122	#endif /* __CORE_ARMV8MBL_H_GENERIC */
AnnaBridge	158:1c57384330a6	123
AnnaBridge	158:1c57384330a6	124	#ifndef __CMSIS_GENERIC
AnnaBridge	158:1c57384330a6	125
AnnaBridge	158:1c57384330a6	126	#ifndef __CORE_ARMV8MBL_H_DEPENDANT
AnnaBridge	158:1c57384330a6	127	#define __CORE_ARMV8MBL_H_DEPENDANT
AnnaBridge	158:1c57384330a6	128
AnnaBridge	158:1c57384330a6	129	#ifdef __cplusplus
AnnaBridge	158:1c57384330a6	130	extern "C" {
AnnaBridge	158:1c57384330a6	131	#endif
AnnaBridge	158:1c57384330a6	132
AnnaBridge	158:1c57384330a6	133	/* check device defines and use defaults */
AnnaBridge	158:1c57384330a6	134	#if defined __CHECK_DEVICE_DEFINES
AnnaBridge	158:1c57384330a6	135	#ifndef __ARMv8MBL_REV
AnnaBridge	158:1c57384330a6	136	#define __ARMv8MBL_REV 0x0000U
AnnaBridge	158:1c57384330a6	137	#warning "__ARMv8MBL_REV not defined in device header file; using default!"
AnnaBridge	158:1c57384330a6	138	#endif
AnnaBridge	158:1c57384330a6	139
AnnaBridge	158:1c57384330a6	140	#ifndef __FPU_PRESENT
AnnaBridge	158:1c57384330a6	141	#define __FPU_PRESENT 0U
AnnaBridge	158:1c57384330a6	142	#warning "__FPU_PRESENT not defined in device header file; using default!"
AnnaBridge	158:1c57384330a6	143	#endif
AnnaBridge	158:1c57384330a6	144
AnnaBridge	158:1c57384330a6	145	#ifndef __MPU_PRESENT
AnnaBridge	158:1c57384330a6	146	#define __MPU_PRESENT 0U
AnnaBridge	158:1c57384330a6	147	#warning "__MPU_PRESENT not defined in device header file; using default!"
AnnaBridge	158:1c57384330a6	148	#endif
AnnaBridge	158:1c57384330a6	149
AnnaBridge	158:1c57384330a6	150	#ifndef __SAUREGION_PRESENT
AnnaBridge	158:1c57384330a6	151	#define __SAUREGION_PRESENT 0U
AnnaBridge	158:1c57384330a6	152	#warning "__SAUREGION_PRESENT not defined in device header file; using default!"
AnnaBridge	158:1c57384330a6	153	#endif
AnnaBridge	158:1c57384330a6	154
AnnaBridge	158:1c57384330a6	155	#ifndef __VTOR_PRESENT
AnnaBridge	158:1c57384330a6	156	#define __VTOR_PRESENT 0U
AnnaBridge	158:1c57384330a6	157	#warning "__VTOR_PRESENT not defined in device header file; using default!"
AnnaBridge	158:1c57384330a6	158	#endif
AnnaBridge	158:1c57384330a6	159
AnnaBridge	158:1c57384330a6	160	#ifndef __NVIC_PRIO_BITS
AnnaBridge	158:1c57384330a6	161	#define __NVIC_PRIO_BITS 2U
AnnaBridge	158:1c57384330a6	162	#warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
AnnaBridge	158:1c57384330a6	163	#endif
AnnaBridge	158:1c57384330a6	164
AnnaBridge	158:1c57384330a6	165	#ifndef __Vendor_SysTickConfig
AnnaBridge	158:1c57384330a6	166	#define __Vendor_SysTickConfig 0U
AnnaBridge	158:1c57384330a6	167	#warning "__Vendor_SysTickConfig not defined in device header file; using default!"
AnnaBridge	158:1c57384330a6	168	#endif
AnnaBridge	158:1c57384330a6	169
AnnaBridge	158:1c57384330a6	170	#ifndef __ETM_PRESENT
AnnaBridge	158:1c57384330a6	171	#define __ETM_PRESENT 0U
AnnaBridge	158:1c57384330a6	172	#warning "__ETM_PRESENT not defined in device header file; using default!"
AnnaBridge	158:1c57384330a6	173	#endif
AnnaBridge	158:1c57384330a6	174
AnnaBridge	158:1c57384330a6	175	#ifndef __MTB_PRESENT
AnnaBridge	158:1c57384330a6	176	#define __MTB_PRESENT 0U
AnnaBridge	158:1c57384330a6	177	#warning "__MTB_PRESENT not defined in device header file; using default!"
AnnaBridge	158:1c57384330a6	178	#endif
AnnaBridge	158:1c57384330a6	179
AnnaBridge	158:1c57384330a6	180	#endif
AnnaBridge	158:1c57384330a6	181
AnnaBridge	158:1c57384330a6	182	/* IO definitions (access restrictions to peripheral registers) */
AnnaBridge	158:1c57384330a6	183	/**
AnnaBridge	158:1c57384330a6	184	\defgroup CMSIS_glob_defs CMSIS Global Defines
AnnaBridge	158:1c57384330a6	185
AnnaBridge	158:1c57384330a6	186	<strong>IO Type Qualifiers</strong> are used
AnnaBridge	158:1c57384330a6	187	\li to specify the access to peripheral variables.
AnnaBridge	158:1c57384330a6	188	\li for automatic generation of peripheral register debug information.
AnnaBridge	158:1c57384330a6	189	*/
AnnaBridge	158:1c57384330a6	190	#ifdef __cplusplus
AnnaBridge	158:1c57384330a6	191	#define __I volatile /!< Defines 'read only' permissions /
AnnaBridge	158:1c57384330a6	192	#else
AnnaBridge	158:1c57384330a6	193	#define __I volatile const /!< Defines 'read only' permissions /
AnnaBridge	158:1c57384330a6	194	#endif
AnnaBridge	158:1c57384330a6	195	#define __O volatile /!< Defines 'write only' permissions /
AnnaBridge	158:1c57384330a6	196	#define __IO volatile /!< Defines 'read / write' permissions /
AnnaBridge	158:1c57384330a6	197
AnnaBridge	158:1c57384330a6	198	/* following defines should be used for structure members */
AnnaBridge	158:1c57384330a6	199	#define __IM volatile const /! Defines 'read only' structure member permissions /
AnnaBridge	158:1c57384330a6	200	#define __OM volatile /! Defines 'write only' structure member permissions /
AnnaBridge	158:1c57384330a6	201	#define __IOM volatile /! Defines 'read / write' structure member permissions /
AnnaBridge	158:1c57384330a6	202
AnnaBridge	158:1c57384330a6	203	/@} end of group ARMv8MBL /
AnnaBridge	158:1c57384330a6	204
AnnaBridge	158:1c57384330a6	205
AnnaBridge	158:1c57384330a6	206
AnnaBridge	158:1c57384330a6	207	/*******************************************************************************
AnnaBridge	158:1c57384330a6	208	* Register Abstraction
AnnaBridge	158:1c57384330a6	209	Core Register contain:
AnnaBridge	158:1c57384330a6	210	- Core Register
AnnaBridge	158:1c57384330a6	211	- Core NVIC Register
AnnaBridge	158:1c57384330a6	212	- Core SCB Register
AnnaBridge	158:1c57384330a6	213	- Core SysTick Register
AnnaBridge	158:1c57384330a6	214	- Core Debug Register
AnnaBridge	158:1c57384330a6	215	- Core MPU Register
AnnaBridge	158:1c57384330a6	216	- Core SAU Register
AnnaBridge	158:1c57384330a6	217	******************************************************************************/
AnnaBridge	158:1c57384330a6	218	/**
AnnaBridge	158:1c57384330a6	219	\defgroup CMSIS_core_register Defines and Type Definitions
AnnaBridge	158:1c57384330a6	220	\brief Type definitions and defines for Cortex-M processor based devices.
AnnaBridge	158:1c57384330a6	221	*/
AnnaBridge	158:1c57384330a6	222
AnnaBridge	158:1c57384330a6	223	/**
AnnaBridge	158:1c57384330a6	224	\ingroup CMSIS_core_register
AnnaBridge	158:1c57384330a6	225	\defgroup CMSIS_CORE Status and Control Registers
AnnaBridge	158:1c57384330a6	226	\brief Core Register type definitions.
AnnaBridge	158:1c57384330a6	227	@{
AnnaBridge	158:1c57384330a6	228	*/
AnnaBridge	158:1c57384330a6	229
AnnaBridge	158:1c57384330a6	230	/**
AnnaBridge	158:1c57384330a6	231	\brief Union type to access the Application Program Status Register (APSR).
AnnaBridge	158:1c57384330a6	232	*/
AnnaBridge	158:1c57384330a6	233	typedef union
AnnaBridge	158:1c57384330a6	234	{
AnnaBridge	158:1c57384330a6	235	struct
AnnaBridge	158:1c57384330a6	236	{
AnnaBridge	158:1c57384330a6	237	uint32_t _reserved0:28; /!< bit: 0..27 Reserved /
AnnaBridge	158:1c57384330a6	238	uint32_t V:1; /!< bit: 28 Overflow condition code flag /
AnnaBridge	158:1c57384330a6	239	uint32_t C:1; /!< bit: 29 Carry condition code flag /
AnnaBridge	158:1c57384330a6	240	uint32_t Z:1; /!< bit: 30 Zero condition code flag /
AnnaBridge	158:1c57384330a6	241	uint32_t N:1; /!< bit: 31 Negative condition code flag /
AnnaBridge	158:1c57384330a6	242	} b; /!< Structure used for bit access /
AnnaBridge	158:1c57384330a6	243	uint32_t w; /!< Type used for word access /
AnnaBridge	158:1c57384330a6	244	} APSR_Type;
AnnaBridge	158:1c57384330a6	245
AnnaBridge	158:1c57384330a6	246	/* APSR Register Definitions */
AnnaBridge	158:1c57384330a6	247	#define APSR_N_Pos 31U /!< APSR: N Position /
AnnaBridge	158:1c57384330a6	248	#define APSR_N_Msk (1UL << APSR_N_Pos) /!< APSR: N Mask /
AnnaBridge	158:1c57384330a6	249
AnnaBridge	158:1c57384330a6	250	#define APSR_Z_Pos 30U /!< APSR: Z Position /
AnnaBridge	158:1c57384330a6	251	#define APSR_Z_Msk (1UL << APSR_Z_Pos) /!< APSR: Z Mask /
AnnaBridge	158:1c57384330a6	252
AnnaBridge	158:1c57384330a6	253	#define APSR_C_Pos 29U /!< APSR: C Position /
AnnaBridge	158:1c57384330a6	254	#define APSR_C_Msk (1UL << APSR_C_Pos) /!< APSR: C Mask /
AnnaBridge	158:1c57384330a6	255
AnnaBridge	158:1c57384330a6	256	#define APSR_V_Pos 28U /!< APSR: V Position /
AnnaBridge	158:1c57384330a6	257	#define APSR_V_Msk (1UL << APSR_V_Pos) /!< APSR: V Mask /
AnnaBridge	158:1c57384330a6	258
AnnaBridge	158:1c57384330a6	259
AnnaBridge	158:1c57384330a6	260	/**
AnnaBridge	158:1c57384330a6	261	\brief Union type to access the Interrupt Program Status Register (IPSR).
AnnaBridge	158:1c57384330a6	262	*/
AnnaBridge	158:1c57384330a6	263	typedef union
AnnaBridge	158:1c57384330a6	264	{
AnnaBridge	158:1c57384330a6	265	struct
AnnaBridge	158:1c57384330a6	266	{
AnnaBridge	158:1c57384330a6	267	uint32_t ISR:9; /!< bit: 0.. 8 Exception number /
AnnaBridge	158:1c57384330a6	268	uint32_t _reserved0:23; /!< bit: 9..31 Reserved /
AnnaBridge	158:1c57384330a6	269	} b; /!< Structure used for bit access /
AnnaBridge	158:1c57384330a6	270	uint32_t w; /!< Type used for word access /
AnnaBridge	158:1c57384330a6	271	} IPSR_Type;
AnnaBridge	158:1c57384330a6	272
AnnaBridge	158:1c57384330a6	273	/* IPSR Register Definitions */
AnnaBridge	158:1c57384330a6	274	#define IPSR_ISR_Pos 0U /!< IPSR: ISR Position /
AnnaBridge	158:1c57384330a6	275	#define IPSR_ISR_Msk (0x1FFUL /<< IPSR_ISR_Pos/) /!< IPSR: ISR Mask /
AnnaBridge	158:1c57384330a6	276
AnnaBridge	158:1c57384330a6	277
AnnaBridge	158:1c57384330a6	278	/**
AnnaBridge	158:1c57384330a6	279	\brief Union type to access the Special-Purpose Program Status Registers (xPSR).
AnnaBridge	158:1c57384330a6	280	*/
AnnaBridge	158:1c57384330a6	281	typedef union
AnnaBridge	158:1c57384330a6	282	{
AnnaBridge	158:1c57384330a6	283	struct
AnnaBridge	158:1c57384330a6	284	{
AnnaBridge	158:1c57384330a6	285	uint32_t ISR:9; /!< bit: 0.. 8 Exception number /
AnnaBridge	158:1c57384330a6	286	uint32_t _reserved0:15; /!< bit: 9..23 Reserved /
AnnaBridge	158:1c57384330a6	287	uint32_t T:1; /!< bit: 24 Thumb bit (read 0) /
AnnaBridge	158:1c57384330a6	288	uint32_t _reserved1:3; /!< bit: 25..27 Reserved /
AnnaBridge	158:1c57384330a6	289	uint32_t V:1; /!< bit: 28 Overflow condition code flag /
AnnaBridge	158:1c57384330a6	290	uint32_t C:1; /!< bit: 29 Carry condition code flag /
AnnaBridge	158:1c57384330a6	291	uint32_t Z:1; /!< bit: 30 Zero condition code flag /
AnnaBridge	158:1c57384330a6	292	uint32_t N:1; /!< bit: 31 Negative condition code flag /
AnnaBridge	158:1c57384330a6	293	} b; /!< Structure used for bit access /
AnnaBridge	158:1c57384330a6	294	uint32_t w; /!< Type used for word access /
AnnaBridge	158:1c57384330a6	295	} xPSR_Type;
AnnaBridge	158:1c57384330a6	296
AnnaBridge	158:1c57384330a6	297	/* xPSR Register Definitions */
AnnaBridge	158:1c57384330a6	298	#define xPSR_N_Pos 31U /!< xPSR: N Position /
AnnaBridge	158:1c57384330a6	299	#define xPSR_N_Msk (1UL << xPSR_N_Pos) /!< xPSR: N Mask /
AnnaBridge	158:1c57384330a6	300
AnnaBridge	158:1c57384330a6	301	#define xPSR_Z_Pos 30U /!< xPSR: Z Position /
AnnaBridge	158:1c57384330a6	302	#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /!< xPSR: Z Mask /
AnnaBridge	158:1c57384330a6	303
AnnaBridge	158:1c57384330a6	304	#define xPSR_C_Pos 29U /!< xPSR: C Position /
AnnaBridge	158:1c57384330a6	305	#define xPSR_C_Msk (1UL << xPSR_C_Pos) /!< xPSR: C Mask /
AnnaBridge	158:1c57384330a6	306
AnnaBridge	158:1c57384330a6	307	#define xPSR_V_Pos 28U /!< xPSR: V Position /
AnnaBridge	158:1c57384330a6	308	#define xPSR_V_Msk (1UL << xPSR_V_Pos) /!< xPSR: V Mask /
AnnaBridge	158:1c57384330a6	309
AnnaBridge	158:1c57384330a6	310	#define xPSR_T_Pos 24U /!< xPSR: T Position /
AnnaBridge	158:1c57384330a6	311	#define xPSR_T_Msk (1UL << xPSR_T_Pos) /!< xPSR: T Mask /
AnnaBridge	158:1c57384330a6	312
AnnaBridge	158:1c57384330a6	313	#define xPSR_ISR_Pos 0U /!< xPSR: ISR Position /
AnnaBridge	158:1c57384330a6	314	#define xPSR_ISR_Msk (0x1FFUL /<< xPSR_ISR_Pos/) /!< xPSR: ISR Mask /
AnnaBridge	158:1c57384330a6	315
AnnaBridge	158:1c57384330a6	316
AnnaBridge	158:1c57384330a6	317	/**
AnnaBridge	158:1c57384330a6	318	\brief Union type to access the Control Registers (CONTROL).
AnnaBridge	158:1c57384330a6	319	*/
AnnaBridge	158:1c57384330a6	320	typedef union
AnnaBridge	158:1c57384330a6	321	{
AnnaBridge	158:1c57384330a6	322	struct
AnnaBridge	158:1c57384330a6	323	{
AnnaBridge	158:1c57384330a6	324	uint32_t nPRIV:1; /!< bit: 0 Execution privilege in Thread mode /
AnnaBridge	158:1c57384330a6	325	uint32_t SPSEL:1; /!< bit: 1 Stack-pointer select /
AnnaBridge	158:1c57384330a6	326	uint32_t _reserved1:30; /!< bit: 2..31 Reserved /
AnnaBridge	158:1c57384330a6	327	} b; /!< Structure used for bit access /
AnnaBridge	158:1c57384330a6	328	uint32_t w; /!< Type used for word access /
AnnaBridge	158:1c57384330a6	329	} CONTROL_Type;
AnnaBridge	158:1c57384330a6	330
AnnaBridge	158:1c57384330a6	331	/* CONTROL Register Definitions */
AnnaBridge	158:1c57384330a6	332	#define CONTROL_SPSEL_Pos 1U /!< CONTROL: SPSEL Position /
AnnaBridge	158:1c57384330a6	333	#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /!< CONTROL: SPSEL Mask /
AnnaBridge	158:1c57384330a6	334
AnnaBridge	158:1c57384330a6	335	#define CONTROL_nPRIV_Pos 0U /!< CONTROL: nPRIV Position /
AnnaBridge	158:1c57384330a6	336	#define CONTROL_nPRIV_Msk (1UL /<< CONTROL_nPRIV_Pos/) /!< CONTROL: nPRIV Mask /
AnnaBridge	158:1c57384330a6	337
AnnaBridge	158:1c57384330a6	338	/@} end of group CMSIS_CORE /
AnnaBridge	158:1c57384330a6	339
AnnaBridge	158:1c57384330a6	340
AnnaBridge	158:1c57384330a6	341	/**
AnnaBridge	158:1c57384330a6	342	\ingroup CMSIS_core_register
AnnaBridge	158:1c57384330a6	343	\defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
AnnaBridge	158:1c57384330a6	344	\brief Type definitions for the NVIC Registers
AnnaBridge	158:1c57384330a6	345	@{
AnnaBridge	158:1c57384330a6	346	*/
AnnaBridge	158:1c57384330a6	347
AnnaBridge	158:1c57384330a6	348	/**
AnnaBridge	158:1c57384330a6	349	\brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
AnnaBridge	158:1c57384330a6	350	*/
AnnaBridge	158:1c57384330a6	351	typedef struct
AnnaBridge	158:1c57384330a6	352	{
AnnaBridge	158:1c57384330a6	353	__IOM uint32_t ISER[16U]; /!< Offset: 0x000 (R/W) Interrupt Set Enable Register /
AnnaBridge	158:1c57384330a6	354	uint32_t RESERVED0[16U];
AnnaBridge	158:1c57384330a6	355	__IOM uint32_t ICER[16U]; /!< Offset: 0x080 (R/W) Interrupt Clear Enable Register /
AnnaBridge	158:1c57384330a6	356	uint32_t RSERVED1[16U];
AnnaBridge	158:1c57384330a6	357	__IOM uint32_t ISPR[16U]; /!< Offset: 0x100 (R/W) Interrupt Set Pending Register /
AnnaBridge	158:1c57384330a6	358	uint32_t RESERVED2[16U];
AnnaBridge	158:1c57384330a6	359	__IOM uint32_t ICPR[16U]; /!< Offset: 0x180 (R/W) Interrupt Clear Pending Register /
AnnaBridge	158:1c57384330a6	360	uint32_t RESERVED3[16U];
AnnaBridge	158:1c57384330a6	361	__IOM uint32_t IABR[16U]; /!< Offset: 0x200 (R/W) Interrupt Active bit Register /
AnnaBridge	158:1c57384330a6	362	uint32_t RESERVED4[16U];
AnnaBridge	158:1c57384330a6	363	__IOM uint32_t ITNS[16U]; /!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register /
AnnaBridge	158:1c57384330a6	364	uint32_t RESERVED5[16U];
AnnaBridge	158:1c57384330a6	365	__IOM uint32_t IPR[124U]; /!< Offset: 0x300 (R/W) Interrupt Priority Register /
AnnaBridge	158:1c57384330a6	366	} NVIC_Type;
AnnaBridge	158:1c57384330a6	367
AnnaBridge	158:1c57384330a6	368	/@} end of group CMSIS_NVIC /
AnnaBridge	158:1c57384330a6	369
AnnaBridge	158:1c57384330a6	370
AnnaBridge	158:1c57384330a6	371	/**
AnnaBridge	158:1c57384330a6	372	\ingroup CMSIS_core_register
AnnaBridge	158:1c57384330a6	373	\defgroup CMSIS_SCB System Control Block (SCB)
AnnaBridge	158:1c57384330a6	374	\brief Type definitions for the System Control Block Registers
AnnaBridge	158:1c57384330a6	375	@{
AnnaBridge	158:1c57384330a6	376	*/
AnnaBridge	158:1c57384330a6	377
AnnaBridge	158:1c57384330a6	378	/**
AnnaBridge	158:1c57384330a6	379	\brief Structure type to access the System Control Block (SCB).
AnnaBridge	158:1c57384330a6	380	*/
AnnaBridge	158:1c57384330a6	381	typedef struct
AnnaBridge	158:1c57384330a6	382	{
AnnaBridge	158:1c57384330a6	383	__IM uint32_t CPUID; /!< Offset: 0x000 (R/ ) CPUID Base Register /
AnnaBridge	158:1c57384330a6	384	__IOM uint32_t ICSR; /!< Offset: 0x004 (R/W) Interrupt Control and State Register /
AnnaBridge	158:1c57384330a6	385	#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
AnnaBridge	158:1c57384330a6	386	__IOM uint32_t VTOR; /!< Offset: 0x008 (R/W) Vector Table Offset Register /
AnnaBridge	158:1c57384330a6	387	#else
AnnaBridge	158:1c57384330a6	388	uint32_t RESERVED0;
AnnaBridge	158:1c57384330a6	389	#endif
AnnaBridge	158:1c57384330a6	390	__IOM uint32_t AIRCR; /!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register /
AnnaBridge	158:1c57384330a6	391	__IOM uint32_t SCR; /!< Offset: 0x010 (R/W) System Control Register /
AnnaBridge	158:1c57384330a6	392	__IOM uint32_t CCR; /!< Offset: 0x014 (R/W) Configuration Control Register /
AnnaBridge	158:1c57384330a6	393	uint32_t RESERVED1;
AnnaBridge	158:1c57384330a6	394	__IOM uint32_t SHPR[2U]; /!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED /
AnnaBridge	158:1c57384330a6	395	__IOM uint32_t SHCSR; /!< Offset: 0x024 (R/W) System Handler Control and State Register /
AnnaBridge	158:1c57384330a6	396	} SCB_Type;
AnnaBridge	158:1c57384330a6	397
AnnaBridge	158:1c57384330a6	398	/* SCB CPUID Register Definitions */
AnnaBridge	158:1c57384330a6	399	#define SCB_CPUID_IMPLEMENTER_Pos 24U /!< SCB CPUID: IMPLEMENTER Position /
AnnaBridge	158:1c57384330a6	400	#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /!< SCB CPUID: IMPLEMENTER Mask /
AnnaBridge	158:1c57384330a6	401
AnnaBridge	158:1c57384330a6	402	#define SCB_CPUID_VARIANT_Pos 20U /!< SCB CPUID: VARIANT Position /
AnnaBridge	158:1c57384330a6	403	#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /!< SCB CPUID: VARIANT Mask /
AnnaBridge	158:1c57384330a6	404
AnnaBridge	158:1c57384330a6	405	#define SCB_CPUID_ARCHITECTURE_Pos 16U /!< SCB CPUID: ARCHITECTURE Position /
AnnaBridge	158:1c57384330a6	406	#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /!< SCB CPUID: ARCHITECTURE Mask /
AnnaBridge	158:1c57384330a6	407
AnnaBridge	158:1c57384330a6	408	#define SCB_CPUID_PARTNO_Pos 4U /!< SCB CPUID: PARTNO Position /
AnnaBridge	158:1c57384330a6	409	#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /!< SCB CPUID: PARTNO Mask /
AnnaBridge	158:1c57384330a6	410
AnnaBridge	158:1c57384330a6	411	#define SCB_CPUID_REVISION_Pos 0U /!< SCB CPUID: REVISION Position /
AnnaBridge	158:1c57384330a6	412	#define SCB_CPUID_REVISION_Msk (0xFUL /<< SCB_CPUID_REVISION_Pos/) /!< SCB CPUID: REVISION Mask /
AnnaBridge	158:1c57384330a6	413
AnnaBridge	158:1c57384330a6	414	/* SCB Interrupt Control State Register Definitions */
AnnaBridge	158:1c57384330a6	415	#define SCB_ICSR_PENDNMISET_Pos 31U /!< SCB ICSR: PENDNMISET Position /
AnnaBridge	158:1c57384330a6	416	#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /!< SCB ICSR: PENDNMISET Mask /
AnnaBridge	158:1c57384330a6	417
AnnaBridge	158:1c57384330a6	418	#define SCB_ICSR_PENDNMICLR_Pos 30U /!< SCB ICSR: PENDNMICLR Position /
AnnaBridge	158:1c57384330a6	419	#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /!< SCB ICSR: PENDNMICLR Mask /
AnnaBridge	158:1c57384330a6	420
AnnaBridge	158:1c57384330a6	421	#define SCB_ICSR_PENDSVSET_Pos 28U /!< SCB ICSR: PENDSVSET Position /
AnnaBridge	158:1c57384330a6	422	#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /!< SCB ICSR: PENDSVSET Mask /
AnnaBridge	158:1c57384330a6	423
AnnaBridge	158:1c57384330a6	424	#define SCB_ICSR_PENDSVCLR_Pos 27U /!< SCB ICSR: PENDSVCLR Position /
AnnaBridge	158:1c57384330a6	425	#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /!< SCB ICSR: PENDSVCLR Mask /
AnnaBridge	158:1c57384330a6	426
AnnaBridge	158:1c57384330a6	427	#define SCB_ICSR_PENDSTSET_Pos 26U /!< SCB ICSR: PENDSTSET Position /
AnnaBridge	158:1c57384330a6	428	#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /!< SCB ICSR: PENDSTSET Mask /
AnnaBridge	158:1c57384330a6	429
AnnaBridge	158:1c57384330a6	430	#define SCB_ICSR_PENDSTCLR_Pos 25U /!< SCB ICSR: PENDSTCLR Position /
AnnaBridge	158:1c57384330a6	431	#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /!< SCB ICSR: PENDSTCLR Mask /
AnnaBridge	158:1c57384330a6	432
AnnaBridge	158:1c57384330a6	433	#define SCB_ICSR_STTNS_Pos 24U /!< SCB ICSR: STTNS Position (Security Extension) /
AnnaBridge	158:1c57384330a6	434	#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /!< SCB ICSR: STTNS Mask (Security Extension) /
AnnaBridge	158:1c57384330a6	435
AnnaBridge	158:1c57384330a6	436	#define SCB_ICSR_ISRPREEMPT_Pos 23U /!< SCB ICSR: ISRPREEMPT Position /
AnnaBridge	158:1c57384330a6	437	#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /!< SCB ICSR: ISRPREEMPT Mask /
AnnaBridge	158:1c57384330a6	438
AnnaBridge	158:1c57384330a6	439	#define SCB_ICSR_ISRPENDING_Pos 22U /!< SCB ICSR: ISRPENDING Position /
AnnaBridge	158:1c57384330a6	440	#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /!< SCB ICSR: ISRPENDING Mask /
AnnaBridge	158:1c57384330a6	441
AnnaBridge	158:1c57384330a6	442	#define SCB_ICSR_VECTPENDING_Pos 12U /!< SCB ICSR: VECTPENDING Position /
AnnaBridge	158:1c57384330a6	443	#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /!< SCB ICSR: VECTPENDING Mask /
AnnaBridge	158:1c57384330a6	444
AnnaBridge	158:1c57384330a6	445	#define SCB_ICSR_RETTOBASE_Pos 11U /!< SCB ICSR: RETTOBASE Position /
AnnaBridge	158:1c57384330a6	446	#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /!< SCB ICSR: RETTOBASE Mask /
AnnaBridge	158:1c57384330a6	447
AnnaBridge	158:1c57384330a6	448	#define SCB_ICSR_VECTACTIVE_Pos 0U /!< SCB ICSR: VECTACTIVE Position /
AnnaBridge	158:1c57384330a6	449	#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /<< SCB_ICSR_VECTACTIVE_Pos/) /!< SCB ICSR: VECTACTIVE Mask /
AnnaBridge	158:1c57384330a6	450
AnnaBridge	158:1c57384330a6	451	#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
AnnaBridge	158:1c57384330a6	452	/* SCB Vector Table Offset Register Definitions */
AnnaBridge	158:1c57384330a6	453	#define SCB_VTOR_TBLOFF_Pos 7U /!< SCB VTOR: TBLOFF Position /
AnnaBridge	158:1c57384330a6	454	#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /!< SCB VTOR: TBLOFF Mask /
AnnaBridge	158:1c57384330a6	455	#endif
AnnaBridge	158:1c57384330a6	456
AnnaBridge	158:1c57384330a6	457	/* SCB Application Interrupt and Reset Control Register Definitions */
AnnaBridge	158:1c57384330a6	458	#define SCB_AIRCR_VECTKEY_Pos 16U /!< SCB AIRCR: VECTKEY Position /
AnnaBridge	158:1c57384330a6	459	#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /!< SCB AIRCR: VECTKEY Mask /
AnnaBridge	158:1c57384330a6	460
AnnaBridge	158:1c57384330a6	461	#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /!< SCB AIRCR: VECTKEYSTAT Position /
AnnaBridge	158:1c57384330a6	462	#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /!< SCB AIRCR: VECTKEYSTAT Mask /
AnnaBridge	158:1c57384330a6	463
AnnaBridge	158:1c57384330a6	464	#define SCB_AIRCR_ENDIANESS_Pos 15U /!< SCB AIRCR: ENDIANESS Position /
AnnaBridge	158:1c57384330a6	465	#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /!< SCB AIRCR: ENDIANESS Mask /
AnnaBridge	158:1c57384330a6	466
AnnaBridge	158:1c57384330a6	467	#define SCB_AIRCR_PRIS_Pos 14U /!< SCB AIRCR: PRIS Position /
AnnaBridge	158:1c57384330a6	468	#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /!< SCB AIRCR: PRIS Mask /
AnnaBridge	158:1c57384330a6	469
AnnaBridge	158:1c57384330a6	470	#define SCB_AIRCR_BFHFNMINS_Pos 13U /!< SCB AIRCR: BFHFNMINS Position /
AnnaBridge	158:1c57384330a6	471	#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /!< SCB AIRCR: BFHFNMINS Mask /
AnnaBridge	158:1c57384330a6	472
AnnaBridge	158:1c57384330a6	473	#define SCB_AIRCR_SYSRESETREQS_Pos 3U /!< SCB AIRCR: SYSRESETREQS Position /
AnnaBridge	158:1c57384330a6	474	#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /!< SCB AIRCR: SYSRESETREQS Mask /
AnnaBridge	158:1c57384330a6	475
AnnaBridge	158:1c57384330a6	476	#define SCB_AIRCR_SYSRESETREQ_Pos 2U /!< SCB AIRCR: SYSRESETREQ Position /
AnnaBridge	158:1c57384330a6	477	#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /!< SCB AIRCR: SYSRESETREQ Mask /
AnnaBridge	158:1c57384330a6	478
AnnaBridge	158:1c57384330a6	479	#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /!< SCB AIRCR: VECTCLRACTIVE Position /
AnnaBridge	158:1c57384330a6	480	#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /!< SCB AIRCR: VECTCLRACTIVE Mask /
AnnaBridge	158:1c57384330a6	481
AnnaBridge	158:1c57384330a6	482	/* SCB System Control Register Definitions */
AnnaBridge	158:1c57384330a6	483	#define SCB_SCR_SEVONPEND_Pos 4U /!< SCB SCR: SEVONPEND Position /
AnnaBridge	158:1c57384330a6	484	#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /!< SCB SCR: SEVONPEND Mask /
AnnaBridge	158:1c57384330a6	485
AnnaBridge	158:1c57384330a6	486	#define SCB_SCR_SLEEPDEEPS_Pos 3U /!< SCB SCR: SLEEPDEEPS Position /
AnnaBridge	158:1c57384330a6	487	#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /!< SCB SCR: SLEEPDEEPS Mask /
AnnaBridge	158:1c57384330a6	488
AnnaBridge	158:1c57384330a6	489	#define SCB_SCR_SLEEPDEEP_Pos 2U /!< SCB SCR: SLEEPDEEP Position /
AnnaBridge	158:1c57384330a6	490	#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /!< SCB SCR: SLEEPDEEP Mask /
AnnaBridge	158:1c57384330a6	491
AnnaBridge	158:1c57384330a6	492	#define SCB_SCR_SLEEPONEXIT_Pos 1U /!< SCB SCR: SLEEPONEXIT Position /
AnnaBridge	158:1c57384330a6	493	#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /!< SCB SCR: SLEEPONEXIT Mask /
AnnaBridge	158:1c57384330a6	494
AnnaBridge	158:1c57384330a6	495	/* SCB Configuration Control Register Definitions */
AnnaBridge	158:1c57384330a6	496	#define SCB_CCR_BP_Pos 18U /!< SCB CCR: BP Position /
AnnaBridge	158:1c57384330a6	497	#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /!< SCB CCR: BP Mask /
AnnaBridge	158:1c57384330a6	498
AnnaBridge	158:1c57384330a6	499	#define SCB_CCR_IC_Pos 17U /!< SCB CCR: IC Position /
AnnaBridge	158:1c57384330a6	500	#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /!< SCB CCR: IC Mask /
AnnaBridge	158:1c57384330a6	501
AnnaBridge	158:1c57384330a6	502	#define SCB_CCR_DC_Pos 16U /!< SCB CCR: DC Position /
AnnaBridge	158:1c57384330a6	503	#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /!< SCB CCR: DC Mask /
AnnaBridge	158:1c57384330a6	504
AnnaBridge	158:1c57384330a6	505	#define SCB_CCR_STKOFHFNMIGN_Pos 10U /!< SCB CCR: STKOFHFNMIGN Position /
AnnaBridge	158:1c57384330a6	506	#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /!< SCB CCR: STKOFHFNMIGN Mask /
AnnaBridge	158:1c57384330a6	507
AnnaBridge	158:1c57384330a6	508	#define SCB_CCR_BFHFNMIGN_Pos 8U /!< SCB CCR: BFHFNMIGN Position /
AnnaBridge	158:1c57384330a6	509	#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /!< SCB CCR: BFHFNMIGN Mask /
AnnaBridge	158:1c57384330a6	510
AnnaBridge	158:1c57384330a6	511	#define SCB_CCR_DIV_0_TRP_Pos 4U /!< SCB CCR: DIV_0_TRP Position /
AnnaBridge	158:1c57384330a6	512	#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /!< SCB CCR: DIV_0_TRP Mask /
AnnaBridge	158:1c57384330a6	513
AnnaBridge	158:1c57384330a6	514	#define SCB_CCR_UNALIGN_TRP_Pos 3U /!< SCB CCR: UNALIGN_TRP Position /
AnnaBridge	158:1c57384330a6	515	#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /!< SCB CCR: UNALIGN_TRP Mask /
AnnaBridge	158:1c57384330a6	516
AnnaBridge	158:1c57384330a6	517	#define SCB_CCR_USERSETMPEND_Pos 1U /!< SCB CCR: USERSETMPEND Position /
AnnaBridge	158:1c57384330a6	518	#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /!< SCB CCR: USERSETMPEND Mask /
AnnaBridge	158:1c57384330a6	519
AnnaBridge	158:1c57384330a6	520	/* SCB System Handler Control and State Register Definitions */
AnnaBridge	158:1c57384330a6	521	#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /!< SCB SHCSR: HARDFAULTPENDED Position /
AnnaBridge	158:1c57384330a6	522	#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /!< SCB SHCSR: HARDFAULTPENDED Mask /
AnnaBridge	158:1c57384330a6	523
AnnaBridge	158:1c57384330a6	524	#define SCB_SHCSR_SVCALLPENDED_Pos 15U /!< SCB SHCSR: SVCALLPENDED Position /
AnnaBridge	158:1c57384330a6	525	#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /!< SCB SHCSR: SVCALLPENDED Mask /
AnnaBridge	158:1c57384330a6	526
AnnaBridge	158:1c57384330a6	527	#define SCB_SHCSR_SYSTICKACT_Pos 11U /!< SCB SHCSR: SYSTICKACT Position /
AnnaBridge	158:1c57384330a6	528	#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /!< SCB SHCSR: SYSTICKACT Mask /
AnnaBridge	158:1c57384330a6	529
AnnaBridge	158:1c57384330a6	530	#define SCB_SHCSR_PENDSVACT_Pos 10U /!< SCB SHCSR: PENDSVACT Position /
AnnaBridge	158:1c57384330a6	531	#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /!< SCB SHCSR: PENDSVACT Mask /
AnnaBridge	158:1c57384330a6	532
AnnaBridge	158:1c57384330a6	533	#define SCB_SHCSR_SVCALLACT_Pos 7U /!< SCB SHCSR: SVCALLACT Position /
AnnaBridge	158:1c57384330a6	534	#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /!< SCB SHCSR: SVCALLACT Mask /
AnnaBridge	158:1c57384330a6	535
AnnaBridge	158:1c57384330a6	536	#define SCB_SHCSR_NMIACT_Pos 5U /!< SCB SHCSR: NMIACT Position /
AnnaBridge	158:1c57384330a6	537	#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /!< SCB SHCSR: NMIACT Mask /
AnnaBridge	158:1c57384330a6	538
AnnaBridge	158:1c57384330a6	539	#define SCB_SHCSR_HARDFAULTACT_Pos 2U /!< SCB SHCSR: HARDFAULTACT Position /
AnnaBridge	158:1c57384330a6	540	#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /!< SCB SHCSR: HARDFAULTACT Mask /
AnnaBridge	158:1c57384330a6	541
AnnaBridge	158:1c57384330a6	542	/@} end of group CMSIS_SCB /
AnnaBridge	158:1c57384330a6	543
AnnaBridge	158:1c57384330a6	544
AnnaBridge	158:1c57384330a6	545	/**
AnnaBridge	158:1c57384330a6	546	\ingroup CMSIS_core_register
AnnaBridge	158:1c57384330a6	547	\defgroup CMSIS_SysTick System Tick Timer (SysTick)
AnnaBridge	158:1c57384330a6	548	\brief Type definitions for the System Timer Registers.
AnnaBridge	158:1c57384330a6	549	@{
AnnaBridge	158:1c57384330a6	550	*/
AnnaBridge	158:1c57384330a6	551
AnnaBridge	158:1c57384330a6	552	/**
AnnaBridge	158:1c57384330a6	553	\brief Structure type to access the System Timer (SysTick).
AnnaBridge	158:1c57384330a6	554	*/
AnnaBridge	158:1c57384330a6	555	typedef struct
AnnaBridge	158:1c57384330a6	556	{
AnnaBridge	158:1c57384330a6	557	__IOM uint32_t CTRL; /!< Offset: 0x000 (R/W) SysTick Control and Status Register /
AnnaBridge	158:1c57384330a6	558	__IOM uint32_t LOAD; /!< Offset: 0x004 (R/W) SysTick Reload Value Register /
AnnaBridge	158:1c57384330a6	559	__IOM uint32_t VAL; /!< Offset: 0x008 (R/W) SysTick Current Value Register /
AnnaBridge	158:1c57384330a6	560	__IM uint32_t CALIB; /!< Offset: 0x00C (R/ ) SysTick Calibration Register /
AnnaBridge	158:1c57384330a6	561	} SysTick_Type;
AnnaBridge	158:1c57384330a6	562
AnnaBridge	158:1c57384330a6	563	/* SysTick Control / Status Register Definitions */
AnnaBridge	158:1c57384330a6	564	#define SysTick_CTRL_COUNTFLAG_Pos 16U /!< SysTick CTRL: COUNTFLAG Position /
AnnaBridge	158:1c57384330a6	565	#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /!< SysTick CTRL: COUNTFLAG Mask /
AnnaBridge	158:1c57384330a6	566
AnnaBridge	158:1c57384330a6	567	#define SysTick_CTRL_CLKSOURCE_Pos 2U /!< SysTick CTRL: CLKSOURCE Position /
AnnaBridge	158:1c57384330a6	568	#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /!< SysTick CTRL: CLKSOURCE Mask /
AnnaBridge	158:1c57384330a6	569
AnnaBridge	158:1c57384330a6	570	#define SysTick_CTRL_TICKINT_Pos 1U /!< SysTick CTRL: TICKINT Position /
AnnaBridge	158:1c57384330a6	571	#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /!< SysTick CTRL: TICKINT Mask /
AnnaBridge	158:1c57384330a6	572
AnnaBridge	158:1c57384330a6	573	#define SysTick_CTRL_ENABLE_Pos 0U /!< SysTick CTRL: ENABLE Position /
AnnaBridge	158:1c57384330a6	574	#define SysTick_CTRL_ENABLE_Msk (1UL /<< SysTick_CTRL_ENABLE_Pos/) /!< SysTick CTRL: ENABLE Mask /
AnnaBridge	158:1c57384330a6	575
AnnaBridge	158:1c57384330a6	576	/* SysTick Reload Register Definitions */
AnnaBridge	158:1c57384330a6	577	#define SysTick_LOAD_RELOAD_Pos 0U /!< SysTick LOAD: RELOAD Position /
AnnaBridge	158:1c57384330a6	578	#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /<< SysTick_LOAD_RELOAD_Pos/) /!< SysTick LOAD: RELOAD Mask /
AnnaBridge	158:1c57384330a6	579
AnnaBridge	158:1c57384330a6	580	/* SysTick Current Register Definitions */
AnnaBridge	158:1c57384330a6	581	#define SysTick_VAL_CURRENT_Pos 0U /!< SysTick VAL: CURRENT Position /
AnnaBridge	158:1c57384330a6	582	#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /<< SysTick_VAL_CURRENT_Pos/) /!< SysTick VAL: CURRENT Mask /
AnnaBridge	158:1c57384330a6	583
AnnaBridge	158:1c57384330a6	584	/* SysTick Calibration Register Definitions */
AnnaBridge	158:1c57384330a6	585	#define SysTick_CALIB_NOREF_Pos 31U /!< SysTick CALIB: NOREF Position /
AnnaBridge	158:1c57384330a6	586	#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /!< SysTick CALIB: NOREF Mask /
AnnaBridge	158:1c57384330a6	587
AnnaBridge	158:1c57384330a6	588	#define SysTick_CALIB_SKEW_Pos 30U /!< SysTick CALIB: SKEW Position /
AnnaBridge	158:1c57384330a6	589	#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /!< SysTick CALIB: SKEW Mask /
AnnaBridge	158:1c57384330a6	590
AnnaBridge	158:1c57384330a6	591	#define SysTick_CALIB_TENMS_Pos 0U /!< SysTick CALIB: TENMS Position /
AnnaBridge	158:1c57384330a6	592	#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /<< SysTick_CALIB_TENMS_Pos/) /!< SysTick CALIB: TENMS Mask /
AnnaBridge	158:1c57384330a6	593
AnnaBridge	158:1c57384330a6	594	/@} end of group CMSIS_SysTick /
AnnaBridge	158:1c57384330a6	595
AnnaBridge	158:1c57384330a6	596
AnnaBridge	158:1c57384330a6	597	/**
AnnaBridge	158:1c57384330a6	598	\ingroup CMSIS_core_register
AnnaBridge	158:1c57384330a6	599	\defgroup CMSIS_DWT Data Watchpoint and Trace (DWT)
AnnaBridge	158:1c57384330a6	600	\brief Type definitions for the Data Watchpoint and Trace (DWT)
AnnaBridge	158:1c57384330a6	601	@{
AnnaBridge	158:1c57384330a6	602	*/
AnnaBridge	158:1c57384330a6	603
AnnaBridge	158:1c57384330a6	604	/**
AnnaBridge	158:1c57384330a6	605	\brief Structure type to access the Data Watchpoint and Trace Register (DWT).
AnnaBridge	158:1c57384330a6	606	*/
AnnaBridge	158:1c57384330a6	607	typedef struct
AnnaBridge	158:1c57384330a6	608	{
AnnaBridge	158:1c57384330a6	609	__IOM uint32_t CTRL; /!< Offset: 0x000 (R/W) Control Register /
AnnaBridge	158:1c57384330a6	610	uint32_t RESERVED0[6U];
AnnaBridge	158:1c57384330a6	611	__IM uint32_t PCSR; /!< Offset: 0x01C (R/ ) Program Counter Sample Register /
AnnaBridge	158:1c57384330a6	612	__IOM uint32_t COMP0; /!< Offset: 0x020 (R/W) Comparator Register 0 /
AnnaBridge	158:1c57384330a6	613	uint32_t RESERVED1[1U];
AnnaBridge	158:1c57384330a6	614	__IOM uint32_t FUNCTION0; /!< Offset: 0x028 (R/W) Function Register 0 /
AnnaBridge	158:1c57384330a6	615	uint32_t RESERVED2[1U];
AnnaBridge	158:1c57384330a6	616	__IOM uint32_t COMP1; /!< Offset: 0x030 (R/W) Comparator Register 1 /
AnnaBridge	158:1c57384330a6	617	uint32_t RESERVED3[1U];
AnnaBridge	158:1c57384330a6	618	__IOM uint32_t FUNCTION1; /!< Offset: 0x038 (R/W) Function Register 1 /
AnnaBridge	158:1c57384330a6	619	uint32_t RESERVED4[1U];
AnnaBridge	158:1c57384330a6	620	__IOM uint32_t COMP2; /!< Offset: 0x040 (R/W) Comparator Register 2 /
AnnaBridge	158:1c57384330a6	621	uint32_t RESERVED5[1U];
AnnaBridge	158:1c57384330a6	622	__IOM uint32_t FUNCTION2; /!< Offset: 0x048 (R/W) Function Register 2 /
AnnaBridge	158:1c57384330a6	623	uint32_t RESERVED6[1U];
AnnaBridge	158:1c57384330a6	624	__IOM uint32_t COMP3; /!< Offset: 0x050 (R/W) Comparator Register 3 /
AnnaBridge	158:1c57384330a6	625	uint32_t RESERVED7[1U];
AnnaBridge	158:1c57384330a6	626	__IOM uint32_t FUNCTION3; /!< Offset: 0x058 (R/W) Function Register 3 /
AnnaBridge	158:1c57384330a6	627	uint32_t RESERVED8[1U];
AnnaBridge	158:1c57384330a6	628	__IOM uint32_t COMP4; /!< Offset: 0x060 (R/W) Comparator Register 4 /
AnnaBridge	158:1c57384330a6	629	uint32_t RESERVED9[1U];
AnnaBridge	158:1c57384330a6	630	__IOM uint32_t FUNCTION4; /!< Offset: 0x068 (R/W) Function Register 4 /
AnnaBridge	158:1c57384330a6	631	uint32_t RESERVED10[1U];
AnnaBridge	158:1c57384330a6	632	__IOM uint32_t COMP5; /!< Offset: 0x070 (R/W) Comparator Register 5 /
AnnaBridge	158:1c57384330a6	633	uint32_t RESERVED11[1U];
AnnaBridge	158:1c57384330a6	634	__IOM uint32_t FUNCTION5; /!< Offset: 0x078 (R/W) Function Register 5 /
AnnaBridge	158:1c57384330a6	635	uint32_t RESERVED12[1U];
AnnaBridge	158:1c57384330a6	636	__IOM uint32_t COMP6; /!< Offset: 0x080 (R/W) Comparator Register 6 /
AnnaBridge	158:1c57384330a6	637	uint32_t RESERVED13[1U];
AnnaBridge	158:1c57384330a6	638	__IOM uint32_t FUNCTION6; /!< Offset: 0x088 (R/W) Function Register 6 /
AnnaBridge	158:1c57384330a6	639	uint32_t RESERVED14[1U];
AnnaBridge	158:1c57384330a6	640	__IOM uint32_t COMP7; /!< Offset: 0x090 (R/W) Comparator Register 7 /
AnnaBridge	158:1c57384330a6	641	uint32_t RESERVED15[1U];
AnnaBridge	158:1c57384330a6	642	__IOM uint32_t FUNCTION7; /!< Offset: 0x098 (R/W) Function Register 7 /
AnnaBridge	158:1c57384330a6	643	uint32_t RESERVED16[1U];
AnnaBridge	158:1c57384330a6	644	__IOM uint32_t COMP8; /!< Offset: 0x0A0 (R/W) Comparator Register 8 /
AnnaBridge	158:1c57384330a6	645	uint32_t RESERVED17[1U];
AnnaBridge	158:1c57384330a6	646	__IOM uint32_t FUNCTION8; /!< Offset: 0x0A8 (R/W) Function Register 8 /
AnnaBridge	158:1c57384330a6	647	uint32_t RESERVED18[1U];
AnnaBridge	158:1c57384330a6	648	__IOM uint32_t COMP9; /!< Offset: 0x0B0 (R/W) Comparator Register 9 /
AnnaBridge	158:1c57384330a6	649	uint32_t RESERVED19[1U];
AnnaBridge	158:1c57384330a6	650	__IOM uint32_t FUNCTION9; /!< Offset: 0x0B8 (R/W) Function Register 9 /
AnnaBridge	158:1c57384330a6	651	uint32_t RESERVED20[1U];
AnnaBridge	158:1c57384330a6	652	__IOM uint32_t COMP10; /!< Offset: 0x0C0 (R/W) Comparator Register 10 /
AnnaBridge	158:1c57384330a6	653	uint32_t RESERVED21[1U];
AnnaBridge	158:1c57384330a6	654	__IOM uint32_t FUNCTION10; /!< Offset: 0x0C8 (R/W) Function Register 10 /
AnnaBridge	158:1c57384330a6	655	uint32_t RESERVED22[1U];
AnnaBridge	158:1c57384330a6	656	__IOM uint32_t COMP11; /!< Offset: 0x0D0 (R/W) Comparator Register 11 /
AnnaBridge	158:1c57384330a6	657	uint32_t RESERVED23[1U];
AnnaBridge	158:1c57384330a6	658	__IOM uint32_t FUNCTION11; /!< Offset: 0x0D8 (R/W) Function Register 11 /
AnnaBridge	158:1c57384330a6	659	uint32_t RESERVED24[1U];
AnnaBridge	158:1c57384330a6	660	__IOM uint32_t COMP12; /!< Offset: 0x0E0 (R/W) Comparator Register 12 /
AnnaBridge	158:1c57384330a6	661	uint32_t RESERVED25[1U];
AnnaBridge	158:1c57384330a6	662	__IOM uint32_t FUNCTION12; /!< Offset: 0x0E8 (R/W) Function Register 12 /
AnnaBridge	158:1c57384330a6	663	uint32_t RESERVED26[1U];
AnnaBridge	158:1c57384330a6	664	__IOM uint32_t COMP13; /!< Offset: 0x0F0 (R/W) Comparator Register 13 /
AnnaBridge	158:1c57384330a6	665	uint32_t RESERVED27[1U];
AnnaBridge	158:1c57384330a6	666	__IOM uint32_t FUNCTION13; /!< Offset: 0x0F8 (R/W) Function Register 13 /
AnnaBridge	158:1c57384330a6	667	uint32_t RESERVED28[1U];
AnnaBridge	158:1c57384330a6	668	__IOM uint32_t COMP14; /!< Offset: 0x100 (R/W) Comparator Register 14 /
AnnaBridge	158:1c57384330a6	669	uint32_t RESERVED29[1U];
AnnaBridge	158:1c57384330a6	670	__IOM uint32_t FUNCTION14; /!< Offset: 0x108 (R/W) Function Register 14 /
AnnaBridge	158:1c57384330a6	671	uint32_t RESERVED30[1U];
AnnaBridge	158:1c57384330a6	672	__IOM uint32_t COMP15; /!< Offset: 0x110 (R/W) Comparator Register 15 /
AnnaBridge	158:1c57384330a6	673	uint32_t RESERVED31[1U];
AnnaBridge	158:1c57384330a6	674	__IOM uint32_t FUNCTION15; /!< Offset: 0x118 (R/W) Function Register 15 /
AnnaBridge	158:1c57384330a6	675	} DWT_Type;
AnnaBridge	158:1c57384330a6	676
AnnaBridge	158:1c57384330a6	677	/* DWT Control Register Definitions */
AnnaBridge	158:1c57384330a6	678	#define DWT_CTRL_NUMCOMP_Pos 28U /!< DWT CTRL: NUMCOMP Position /
AnnaBridge	158:1c57384330a6	679	#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /!< DWT CTRL: NUMCOMP Mask /
AnnaBridge	158:1c57384330a6	680
AnnaBridge	158:1c57384330a6	681	#define DWT_CTRL_NOTRCPKT_Pos 27U /!< DWT CTRL: NOTRCPKT Position /
AnnaBridge	158:1c57384330a6	682	#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /!< DWT CTRL: NOTRCPKT Mask /
AnnaBridge	158:1c57384330a6	683
AnnaBridge	158:1c57384330a6	684	#define DWT_CTRL_NOEXTTRIG_Pos 26U /!< DWT CTRL: NOEXTTRIG Position /
AnnaBridge	158:1c57384330a6	685	#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /!< DWT CTRL: NOEXTTRIG Mask /
AnnaBridge	158:1c57384330a6	686
AnnaBridge	158:1c57384330a6	687	#define DWT_CTRL_NOCYCCNT_Pos 25U /!< DWT CTRL: NOCYCCNT Position /
AnnaBridge	158:1c57384330a6	688	#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /!< DWT CTRL: NOCYCCNT Mask /
AnnaBridge	158:1c57384330a6	689
AnnaBridge	158:1c57384330a6	690	#define DWT_CTRL_NOPRFCNT_Pos 24U /!< DWT CTRL: NOPRFCNT Position /
AnnaBridge	158:1c57384330a6	691	#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /!< DWT CTRL: NOPRFCNT Mask /
AnnaBridge	158:1c57384330a6	692
AnnaBridge	158:1c57384330a6	693	/* DWT Comparator Function Register Definitions */
AnnaBridge	158:1c57384330a6	694	#define DWT_FUNCTION_ID_Pos 27U /!< DWT FUNCTION: ID Position /
AnnaBridge	158:1c57384330a6	695	#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /!< DWT FUNCTION: ID Mask /
AnnaBridge	158:1c57384330a6	696
AnnaBridge	158:1c57384330a6	697	#define DWT_FUNCTION_MATCHED_Pos 24U /!< DWT FUNCTION: MATCHED Position /
AnnaBridge	158:1c57384330a6	698	#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /!< DWT FUNCTION: MATCHED Mask /
AnnaBridge	158:1c57384330a6	699
AnnaBridge	158:1c57384330a6	700	#define DWT_FUNCTION_DATAVSIZE_Pos 10U /!< DWT FUNCTION: DATAVSIZE Position /
AnnaBridge	158:1c57384330a6	701	#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /!< DWT FUNCTION: DATAVSIZE Mask /
AnnaBridge	158:1c57384330a6	702
AnnaBridge	158:1c57384330a6	703	#define DWT_FUNCTION_ACTION_Pos 4U /!< DWT FUNCTION: ACTION Position /
AnnaBridge	158:1c57384330a6	704	#define DWT_FUNCTION_ACTION_Msk (0x3UL << DWT_FUNCTION_ACTION_Pos) /!< DWT FUNCTION: ACTION Mask /
AnnaBridge	158:1c57384330a6	705
AnnaBridge	158:1c57384330a6	706	#define DWT_FUNCTION_MATCH_Pos 0U /!< DWT FUNCTION: MATCH Position /
AnnaBridge	158:1c57384330a6	707	#define DWT_FUNCTION_MATCH_Msk (0xFUL /<< DWT_FUNCTION_MATCH_Pos/) /!< DWT FUNCTION: MATCH Mask /
AnnaBridge	158:1c57384330a6	708
AnnaBridge	158:1c57384330a6	709	/@}/ /* end of group CMSIS_DWT */
AnnaBridge	158:1c57384330a6	710
AnnaBridge	158:1c57384330a6	711
AnnaBridge	158:1c57384330a6	712	/**
AnnaBridge	158:1c57384330a6	713	\ingroup CMSIS_core_register
AnnaBridge	158:1c57384330a6	714	\defgroup CMSIS_TPI Trace Port Interface (TPI)
AnnaBridge	158:1c57384330a6	715	\brief Type definitions for the Trace Port Interface (TPI)
AnnaBridge	158:1c57384330a6	716	@{
AnnaBridge	158:1c57384330a6	717	*/
AnnaBridge	158:1c57384330a6	718
AnnaBridge	158:1c57384330a6	719	/**
AnnaBridge	158:1c57384330a6	720	\brief Structure type to access the Trace Port Interface Register (TPI).
AnnaBridge	158:1c57384330a6	721	*/
AnnaBridge	158:1c57384330a6	722	typedef struct
AnnaBridge	158:1c57384330a6	723	{
AnnaBridge	158:1c57384330a6	724	__IOM uint32_t SSPSR; /!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register /
AnnaBridge	158:1c57384330a6	725	__IOM uint32_t CSPSR; /!< Offset: 0x004 (R/W) Current Parallel Port Size Register /
AnnaBridge	158:1c57384330a6	726	uint32_t RESERVED0[2U];
AnnaBridge	158:1c57384330a6	727	__IOM uint32_t ACPR; /!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register /
AnnaBridge	158:1c57384330a6	728	uint32_t RESERVED1[55U];
AnnaBridge	158:1c57384330a6	729	__IOM uint32_t SPPR; /!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register /
AnnaBridge	158:1c57384330a6	730	uint32_t RESERVED2[131U];
AnnaBridge	158:1c57384330a6	731	__IM uint32_t FFSR; /!< Offset: 0x300 (R/ ) Formatter and Flush Status Register /
AnnaBridge	158:1c57384330a6	732	__IOM uint32_t FFCR; /!< Offset: 0x304 (R/W) Formatter and Flush Control Register /
AnnaBridge	158:1c57384330a6	733	__IM uint32_t FSCR; /!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register /
AnnaBridge	158:1c57384330a6	734	uint32_t RESERVED3[759U];
AnnaBridge	158:1c57384330a6	735	__IM uint32_t TRIGGER; /!< Offset: 0xEE8 (R/ ) TRIGGER /
AnnaBridge	158:1c57384330a6	736	__IM uint32_t FIFO0; /!< Offset: 0xEEC (R/ ) Integration ETM Data /
AnnaBridge	158:1c57384330a6	737	__IM uint32_t ITATBCTR2; /!< Offset: 0xEF0 (R/ ) ITATBCTR2 /
AnnaBridge	158:1c57384330a6	738	uint32_t RESERVED4[1U];
AnnaBridge	158:1c57384330a6	739	__IM uint32_t ITATBCTR0; /!< Offset: 0xEF8 (R/ ) ITATBCTR0 /
AnnaBridge	158:1c57384330a6	740	__IM uint32_t FIFO1; /!< Offset: 0xEFC (R/ ) Integration ITM Data /
AnnaBridge	158:1c57384330a6	741	__IOM uint32_t ITCTRL; /!< Offset: 0xF00 (R/W) Integration Mode Control /
AnnaBridge	158:1c57384330a6	742	uint32_t RESERVED5[39U];
AnnaBridge	158:1c57384330a6	743	__IOM uint32_t CLAIMSET; /!< Offset: 0xFA0 (R/W) Claim tag set /
AnnaBridge	158:1c57384330a6	744	__IOM uint32_t CLAIMCLR; /!< Offset: 0xFA4 (R/W) Claim tag clear /
AnnaBridge	158:1c57384330a6	745	uint32_t RESERVED7[8U];
AnnaBridge	158:1c57384330a6	746	__IM uint32_t DEVID; /!< Offset: 0xFC8 (R/ ) TPIU_DEVID /
AnnaBridge	158:1c57384330a6	747	__IM uint32_t DEVTYPE; /!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE /
AnnaBridge	158:1c57384330a6	748	} TPI_Type;
AnnaBridge	158:1c57384330a6	749
AnnaBridge	158:1c57384330a6	750	/* TPI Asynchronous Clock Prescaler Register Definitions */
AnnaBridge	158:1c57384330a6	751	#define TPI_ACPR_PRESCALER_Pos 0U /!< TPI ACPR: PRESCALER Position /
AnnaBridge	158:1c57384330a6	752	#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /<< TPI_ACPR_PRESCALER_Pos/) /!< TPI ACPR: PRESCALER Mask /
AnnaBridge	158:1c57384330a6	753
AnnaBridge	158:1c57384330a6	754	/* TPI Selected Pin Protocol Register Definitions */
AnnaBridge	158:1c57384330a6	755	#define TPI_SPPR_TXMODE_Pos 0U /!< TPI SPPR: TXMODE Position /
AnnaBridge	158:1c57384330a6	756	#define TPI_SPPR_TXMODE_Msk (0x3UL /<< TPI_SPPR_TXMODE_Pos/) /!< TPI SPPR: TXMODE Mask /
AnnaBridge	158:1c57384330a6	757
AnnaBridge	158:1c57384330a6	758	/* TPI Formatter and Flush Status Register Definitions */
AnnaBridge	158:1c57384330a6	759	#define TPI_FFSR_FtNonStop_Pos 3U /!< TPI FFSR: FtNonStop Position /
AnnaBridge	158:1c57384330a6	760	#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /!< TPI FFSR: FtNonStop Mask /
AnnaBridge	158:1c57384330a6	761
AnnaBridge	158:1c57384330a6	762	#define TPI_FFSR_TCPresent_Pos 2U /!< TPI FFSR: TCPresent Position /
AnnaBridge	158:1c57384330a6	763	#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /!< TPI FFSR: TCPresent Mask /
AnnaBridge	158:1c57384330a6	764
AnnaBridge	158:1c57384330a6	765	#define TPI_FFSR_FtStopped_Pos 1U /!< TPI FFSR: FtStopped Position /
AnnaBridge	158:1c57384330a6	766	#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /!< TPI FFSR: FtStopped Mask /
AnnaBridge	158:1c57384330a6	767
AnnaBridge	158:1c57384330a6	768	#define TPI_FFSR_FlInProg_Pos 0U /!< TPI FFSR: FlInProg Position /
AnnaBridge	158:1c57384330a6	769	#define TPI_FFSR_FlInProg_Msk (0x1UL /<< TPI_FFSR_FlInProg_Pos/) /!< TPI FFSR: FlInProg Mask /
AnnaBridge	158:1c57384330a6	770
AnnaBridge	158:1c57384330a6	771	/* TPI Formatter and Flush Control Register Definitions */
AnnaBridge	158:1c57384330a6	772	#define TPI_FFCR_TrigIn_Pos 8U /!< TPI FFCR: TrigIn Position /
AnnaBridge	158:1c57384330a6	773	#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /!< TPI FFCR: TrigIn Mask /
AnnaBridge	158:1c57384330a6	774
AnnaBridge	158:1c57384330a6	775	#define TPI_FFCR_EnFCont_Pos 1U /!< TPI FFCR: EnFCont Position /
AnnaBridge	158:1c57384330a6	776	#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /!< TPI FFCR: EnFCont Mask /
AnnaBridge	158:1c57384330a6	777
AnnaBridge	158:1c57384330a6	778	/* TPI TRIGGER Register Definitions */
AnnaBridge	158:1c57384330a6	779	#define TPI_TRIGGER_TRIGGER_Pos 0U /!< TPI TRIGGER: TRIGGER Position /
AnnaBridge	158:1c57384330a6	780	#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /<< TPI_TRIGGER_TRIGGER_Pos/) /!< TPI TRIGGER: TRIGGER Mask /
AnnaBridge	158:1c57384330a6	781
AnnaBridge	158:1c57384330a6	782	/* TPI Integration ETM Data Register Definitions (FIFO0) */
AnnaBridge	158:1c57384330a6	783	#define TPI_FIFO0_ITM_ATVALID_Pos 29U /!< TPI FIFO0: ITM_ATVALID Position /
AnnaBridge	158:1c57384330a6	784	#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /!< TPI FIFO0: ITM_ATVALID Mask /
AnnaBridge	158:1c57384330a6	785
AnnaBridge	158:1c57384330a6	786	#define TPI_FIFO0_ITM_bytecount_Pos 27U /!< TPI FIFO0: ITM_bytecount Position /
AnnaBridge	158:1c57384330a6	787	#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /!< TPI FIFO0: ITM_bytecount Mask /
AnnaBridge	158:1c57384330a6	788
AnnaBridge	158:1c57384330a6	789	#define TPI_FIFO0_ETM_ATVALID_Pos 26U /!< TPI FIFO0: ETM_ATVALID Position /
AnnaBridge	158:1c57384330a6	790	#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /!< TPI FIFO0: ETM_ATVALID Mask /
AnnaBridge	158:1c57384330a6	791
AnnaBridge	158:1c57384330a6	792	#define TPI_FIFO0_ETM_bytecount_Pos 24U /!< TPI FIFO0: ETM_bytecount Position /
AnnaBridge	158:1c57384330a6	793	#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /!< TPI FIFO0: ETM_bytecount Mask /
AnnaBridge	158:1c57384330a6	794
AnnaBridge	158:1c57384330a6	795	#define TPI_FIFO0_ETM2_Pos 16U /!< TPI FIFO0: ETM2 Position /
AnnaBridge	158:1c57384330a6	796	#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /!< TPI FIFO0: ETM2 Mask /
AnnaBridge	158:1c57384330a6	797
AnnaBridge	158:1c57384330a6	798	#define TPI_FIFO0_ETM1_Pos 8U /!< TPI FIFO0: ETM1 Position /
AnnaBridge	158:1c57384330a6	799	#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /!< TPI FIFO0: ETM1 Mask /
AnnaBridge	158:1c57384330a6	800
AnnaBridge	158:1c57384330a6	801	#define TPI_FIFO0_ETM0_Pos 0U /!< TPI FIFO0: ETM0 Position /
AnnaBridge	158:1c57384330a6	802	#define TPI_FIFO0_ETM0_Msk (0xFFUL /<< TPI_FIFO0_ETM0_Pos/) /!< TPI FIFO0: ETM0 Mask /
AnnaBridge	158:1c57384330a6	803
AnnaBridge	158:1c57384330a6	804	/* TPI ITATBCTR2 Register Definitions */
AnnaBridge	158:1c57384330a6	805	#define TPI_ITATBCTR2_ATREADY_Pos 0U /!< TPI ITATBCTR2: ATREADY Position /
AnnaBridge	158:1c57384330a6	806	#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL /<< TPI_ITATBCTR2_ATREADY_Pos/) /!< TPI ITATBCTR2: ATREADY Mask /
AnnaBridge	158:1c57384330a6	807
AnnaBridge	158:1c57384330a6	808	/* TPI Integration ITM Data Register Definitions (FIFO1) */
AnnaBridge	158:1c57384330a6	809	#define TPI_FIFO1_ITM_ATVALID_Pos 29U /!< TPI FIFO1: ITM_ATVALID Position /
AnnaBridge	158:1c57384330a6	810	#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /!< TPI FIFO1: ITM_ATVALID Mask /
AnnaBridge	158:1c57384330a6	811
AnnaBridge	158:1c57384330a6	812	#define TPI_FIFO1_ITM_bytecount_Pos 27U /!< TPI FIFO1: ITM_bytecount Position /
AnnaBridge	158:1c57384330a6	813	#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /!< TPI FIFO1: ITM_bytecount Mask /
AnnaBridge	158:1c57384330a6	814
AnnaBridge	158:1c57384330a6	815	#define TPI_FIFO1_ETM_ATVALID_Pos 26U /!< TPI FIFO1: ETM_ATVALID Position /
AnnaBridge	158:1c57384330a6	816	#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /!< TPI FIFO1: ETM_ATVALID Mask /
AnnaBridge	158:1c57384330a6	817
AnnaBridge	158:1c57384330a6	818	#define TPI_FIFO1_ETM_bytecount_Pos 24U /!< TPI FIFO1: ETM_bytecount Position /
AnnaBridge	158:1c57384330a6	819	#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /!< TPI FIFO1: ETM_bytecount Mask /
AnnaBridge	158:1c57384330a6	820
AnnaBridge	158:1c57384330a6	821	#define TPI_FIFO1_ITM2_Pos 16U /!< TPI FIFO1: ITM2 Position /
AnnaBridge	158:1c57384330a6	822	#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /!< TPI FIFO1: ITM2 Mask /
AnnaBridge	158:1c57384330a6	823
AnnaBridge	158:1c57384330a6	824	#define TPI_FIFO1_ITM1_Pos 8U /!< TPI FIFO1: ITM1 Position /
AnnaBridge	158:1c57384330a6	825	#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /!< TPI FIFO1: ITM1 Mask /
AnnaBridge	158:1c57384330a6	826
AnnaBridge	158:1c57384330a6	827	#define TPI_FIFO1_ITM0_Pos 0U /!< TPI FIFO1: ITM0 Position /
AnnaBridge	158:1c57384330a6	828	#define TPI_FIFO1_ITM0_Msk (0xFFUL /<< TPI_FIFO1_ITM0_Pos/) /!< TPI FIFO1: ITM0 Mask /
AnnaBridge	158:1c57384330a6	829
AnnaBridge	158:1c57384330a6	830	/* TPI ITATBCTR0 Register Definitions */
AnnaBridge	158:1c57384330a6	831	#define TPI_ITATBCTR0_ATREADY_Pos 0U /!< TPI ITATBCTR0: ATREADY Position /
AnnaBridge	158:1c57384330a6	832	#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL /<< TPI_ITATBCTR0_ATREADY_Pos/) /!< TPI ITATBCTR0: ATREADY Mask /
AnnaBridge	158:1c57384330a6	833
AnnaBridge	158:1c57384330a6	834	/* TPI Integration Mode Control Register Definitions */
AnnaBridge	158:1c57384330a6	835	#define TPI_ITCTRL_Mode_Pos 0U /!< TPI ITCTRL: Mode Position /
AnnaBridge	158:1c57384330a6	836	#define TPI_ITCTRL_Mode_Msk (0x1UL /<< TPI_ITCTRL_Mode_Pos/) /!< TPI ITCTRL: Mode Mask /
AnnaBridge	158:1c57384330a6	837
AnnaBridge	158:1c57384330a6	838	/* TPI DEVID Register Definitions */
AnnaBridge	158:1c57384330a6	839	#define TPI_DEVID_NRZVALID_Pos 11U /!< TPI DEVID: NRZVALID Position /
AnnaBridge	158:1c57384330a6	840	#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /!< TPI DEVID: NRZVALID Mask /
AnnaBridge	158:1c57384330a6	841
AnnaBridge	158:1c57384330a6	842	#define TPI_DEVID_MANCVALID_Pos 10U /!< TPI DEVID: MANCVALID Position /
AnnaBridge	158:1c57384330a6	843	#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /!< TPI DEVID: MANCVALID Mask /
AnnaBridge	158:1c57384330a6	844
AnnaBridge	158:1c57384330a6	845	#define TPI_DEVID_PTINVALID_Pos 9U /!< TPI DEVID: PTINVALID Position /
AnnaBridge	158:1c57384330a6	846	#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /!< TPI DEVID: PTINVALID Mask /
AnnaBridge	158:1c57384330a6	847
AnnaBridge	158:1c57384330a6	848	#define TPI_DEVID_MinBufSz_Pos 6U /!< TPI DEVID: MinBufSz Position /
AnnaBridge	158:1c57384330a6	849	#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /!< TPI DEVID: MinBufSz Mask /
AnnaBridge	158:1c57384330a6	850
AnnaBridge	158:1c57384330a6	851	#define TPI_DEVID_AsynClkIn_Pos 5U /!< TPI DEVID: AsynClkIn Position /
AnnaBridge	158:1c57384330a6	852	#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /!< TPI DEVID: AsynClkIn Mask /
AnnaBridge	158:1c57384330a6	853
AnnaBridge	158:1c57384330a6	854	#define TPI_DEVID_NrTraceInput_Pos 0U /!< TPI DEVID: NrTraceInput Position /
AnnaBridge	158:1c57384330a6	855	#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /<< TPI_DEVID_NrTraceInput_Pos/) /!< TPI DEVID: NrTraceInput Mask /
AnnaBridge	158:1c57384330a6	856
AnnaBridge	158:1c57384330a6	857	/* TPI DEVTYPE Register Definitions */
AnnaBridge	158:1c57384330a6	858	#define TPI_DEVTYPE_MajorType_Pos 4U /!< TPI DEVTYPE: MajorType Position /
AnnaBridge	158:1c57384330a6	859	#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /!< TPI DEVTYPE: MajorType Mask /
AnnaBridge	158:1c57384330a6	860
AnnaBridge	158:1c57384330a6	861	#define TPI_DEVTYPE_SubType_Pos 0U /!< TPI DEVTYPE: SubType Position /
AnnaBridge	158:1c57384330a6	862	#define TPI_DEVTYPE_SubType_Msk (0xFUL /<< TPI_DEVTYPE_SubType_Pos/) /!< TPI DEVTYPE: SubType Mask /
AnnaBridge	158:1c57384330a6	863
AnnaBridge	158:1c57384330a6	864	/@}/ /* end of group CMSIS_TPI */
AnnaBridge	158:1c57384330a6	865
AnnaBridge	158:1c57384330a6	866
AnnaBridge	158:1c57384330a6	867	#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
AnnaBridge	158:1c57384330a6	868	/**
AnnaBridge	158:1c57384330a6	869	\ingroup CMSIS_core_register
AnnaBridge	158:1c57384330a6	870	\defgroup CMSIS_MPU Memory Protection Unit (MPU)
AnnaBridge	158:1c57384330a6	871	\brief Type definitions for the Memory Protection Unit (MPU)
AnnaBridge	158:1c57384330a6	872	@{
AnnaBridge	158:1c57384330a6	873	*/
AnnaBridge	158:1c57384330a6	874
AnnaBridge	158:1c57384330a6	875	/**
AnnaBridge	158:1c57384330a6	876	\brief Structure type to access the Memory Protection Unit (MPU).
AnnaBridge	158:1c57384330a6	877	*/
AnnaBridge	158:1c57384330a6	878	typedef struct
AnnaBridge	158:1c57384330a6	879	{
AnnaBridge	158:1c57384330a6	880	__IM uint32_t TYPE; /!< Offset: 0x000 (R/ ) MPU Type Register /
AnnaBridge	158:1c57384330a6	881	__IOM uint32_t CTRL; /!< Offset: 0x004 (R/W) MPU Control Register /
AnnaBridge	158:1c57384330a6	882	__IOM uint32_t RNR; /!< Offset: 0x008 (R/W) MPU Region Number Register /
AnnaBridge	158:1c57384330a6	883	__IOM uint32_t RBAR; /!< Offset: 0x00C (R/W) MPU Region Base Address Register /
AnnaBridge	158:1c57384330a6	884	__IOM uint32_t RLAR; /!< Offset: 0x010 (R/W) MPU Region Limit Address Register /
AnnaBridge	158:1c57384330a6	885	uint32_t RESERVED0[7U];
Anna Bridge	160:5571c4ff569f	886	union {
Anna Bridge	160:5571c4ff569f	887	__IOM uint32_t MAIR[2];
Anna Bridge	160:5571c4ff569f	888	struct {
AnnaBridge	158:1c57384330a6	889	__IOM uint32_t MAIR0; /!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 /
AnnaBridge	158:1c57384330a6	890	__IOM uint32_t MAIR1; /!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 /
Anna Bridge	160:5571c4ff569f	891	};
Anna Bridge	160:5571c4ff569f	892	};
AnnaBridge	158:1c57384330a6	893	} MPU_Type;
AnnaBridge	158:1c57384330a6	894
Anna Bridge	160:5571c4ff569f	895	#define MPU_TYPE_RALIASES 1U
Anna Bridge	160:5571c4ff569f	896
AnnaBridge	158:1c57384330a6	897	/* MPU Type Register Definitions */
AnnaBridge	158:1c57384330a6	898	#define MPU_TYPE_IREGION_Pos 16U /!< MPU TYPE: IREGION Position /
AnnaBridge	158:1c57384330a6	899	#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /!< MPU TYPE: IREGION Mask /
AnnaBridge	158:1c57384330a6	900
AnnaBridge	158:1c57384330a6	901	#define MPU_TYPE_DREGION_Pos 8U /!< MPU TYPE: DREGION Position /
AnnaBridge	158:1c57384330a6	902	#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /!< MPU TYPE: DREGION Mask /
AnnaBridge	158:1c57384330a6	903
AnnaBridge	158:1c57384330a6	904	#define MPU_TYPE_SEPARATE_Pos 0U /!< MPU TYPE: SEPARATE Position /
AnnaBridge	158:1c57384330a6	905	#define MPU_TYPE_SEPARATE_Msk (1UL /<< MPU_TYPE_SEPARATE_Pos/) /!< MPU TYPE: SEPARATE Mask /
AnnaBridge	158:1c57384330a6	906
AnnaBridge	158:1c57384330a6	907	/* MPU Control Register Definitions */
AnnaBridge	158:1c57384330a6	908	#define MPU_CTRL_PRIVDEFENA_Pos 2U /!< MPU CTRL: PRIVDEFENA Position /
AnnaBridge	158:1c57384330a6	909	#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /!< MPU CTRL: PRIVDEFENA Mask /
AnnaBridge	158:1c57384330a6	910
AnnaBridge	158:1c57384330a6	911	#define MPU_CTRL_HFNMIENA_Pos 1U /!< MPU CTRL: HFNMIENA Position /
AnnaBridge	158:1c57384330a6	912	#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /!< MPU CTRL: HFNMIENA Mask /
AnnaBridge	158:1c57384330a6	913
AnnaBridge	158:1c57384330a6	914	#define MPU_CTRL_ENABLE_Pos 0U /!< MPU CTRL: ENABLE Position /
AnnaBridge	158:1c57384330a6	915	#define MPU_CTRL_ENABLE_Msk (1UL /<< MPU_CTRL_ENABLE_Pos/) /!< MPU CTRL: ENABLE Mask /
AnnaBridge	158:1c57384330a6	916
AnnaBridge	158:1c57384330a6	917	/* MPU Region Number Register Definitions */
AnnaBridge	158:1c57384330a6	918	#define MPU_RNR_REGION_Pos 0U /!< MPU RNR: REGION Position /
AnnaBridge	158:1c57384330a6	919	#define MPU_RNR_REGION_Msk (0xFFUL /<< MPU_RNR_REGION_Pos/) /!< MPU RNR: REGION Mask /
AnnaBridge	158:1c57384330a6	920
AnnaBridge	158:1c57384330a6	921	/* MPU Region Base Address Register Definitions */
AnnaBridge	158:1c57384330a6	922	#define MPU_RBAR_BASE_Pos 5U /!< MPU RBAR: BASE Position /
AnnaBridge	158:1c57384330a6	923	#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /!< MPU RBAR: BASE Mask /
AnnaBridge	158:1c57384330a6	924
AnnaBridge	158:1c57384330a6	925	#define MPU_RBAR_SH_Pos 3U /!< MPU RBAR: SH Position /
AnnaBridge	158:1c57384330a6	926	#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /!< MPU RBAR: SH Mask /
AnnaBridge	158:1c57384330a6	927
AnnaBridge	158:1c57384330a6	928	#define MPU_RBAR_AP_Pos 1U /!< MPU RBAR: AP Position /
AnnaBridge	158:1c57384330a6	929	#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /!< MPU RBAR: AP Mask /
AnnaBridge	158:1c57384330a6	930
AnnaBridge	158:1c57384330a6	931	#define MPU_RBAR_XN_Pos 0U /!< MPU RBAR: XN Position /
AnnaBridge	158:1c57384330a6	932	#define MPU_RBAR_XN_Msk (01UL /<< MPU_RBAR_XN_Pos/) /!< MPU RBAR: XN Mask /
AnnaBridge	158:1c57384330a6	933
AnnaBridge	158:1c57384330a6	934	/* MPU Region Limit Address Register Definitions */
AnnaBridge	158:1c57384330a6	935	#define MPU_RLAR_LIMIT_Pos 5U /!< MPU RLAR: LIMIT Position /
AnnaBridge	158:1c57384330a6	936	#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /!< MPU RLAR: LIMIT Mask /
AnnaBridge	158:1c57384330a6	937
AnnaBridge	158:1c57384330a6	938	#define MPU_RLAR_AttrIndx_Pos 1U /!< MPU RLAR: AttrIndx Position /
AnnaBridge	158:1c57384330a6	939	#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /!< MPU RLAR: AttrIndx Mask /
AnnaBridge	158:1c57384330a6	940
AnnaBridge	158:1c57384330a6	941	#define MPU_RLAR_EN_Pos 0U /!< MPU RLAR: EN Position /
AnnaBridge	158:1c57384330a6	942	#define MPU_RLAR_EN_Msk (1UL /<< MPU_RLAR_EN_Pos/) /!< MPU RLAR: EN Mask /
AnnaBridge	158:1c57384330a6	943
AnnaBridge	158:1c57384330a6	944	/* MPU Memory Attribute Indirection Register 0 Definitions */
AnnaBridge	158:1c57384330a6	945	#define MPU_MAIR0_Attr3_Pos 24U /!< MPU MAIR0: Attr3 Position /
AnnaBridge	158:1c57384330a6	946	#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /!< MPU MAIR0: Attr3 Mask /
AnnaBridge	158:1c57384330a6	947
AnnaBridge	158:1c57384330a6	948	#define MPU_MAIR0_Attr2_Pos 16U /!< MPU MAIR0: Attr2 Position /
AnnaBridge	158:1c57384330a6	949	#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /!< MPU MAIR0: Attr2 Mask /
AnnaBridge	158:1c57384330a6	950
AnnaBridge	158:1c57384330a6	951	#define MPU_MAIR0_Attr1_Pos 8U /!< MPU MAIR0: Attr1 Position /
AnnaBridge	158:1c57384330a6	952	#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /!< MPU MAIR0: Attr1 Mask /
AnnaBridge	158:1c57384330a6	953
AnnaBridge	158:1c57384330a6	954	#define MPU_MAIR0_Attr0_Pos 0U /!< MPU MAIR0: Attr0 Position /
AnnaBridge	158:1c57384330a6	955	#define MPU_MAIR0_Attr0_Msk (0xFFUL /<< MPU_MAIR0_Attr0_Pos/) /!< MPU MAIR0: Attr0 Mask /
AnnaBridge	158:1c57384330a6	956
AnnaBridge	158:1c57384330a6	957	/* MPU Memory Attribute Indirection Register 1 Definitions */
AnnaBridge	158:1c57384330a6	958	#define MPU_MAIR1_Attr7_Pos 24U /!< MPU MAIR1: Attr7 Position /
AnnaBridge	158:1c57384330a6	959	#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /!< MPU MAIR1: Attr7 Mask /
AnnaBridge	158:1c57384330a6	960
AnnaBridge	158:1c57384330a6	961	#define MPU_MAIR1_Attr6_Pos 16U /!< MPU MAIR1: Attr6 Position /
AnnaBridge	158:1c57384330a6	962	#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /!< MPU MAIR1: Attr6 Mask /
AnnaBridge	158:1c57384330a6	963
AnnaBridge	158:1c57384330a6	964	#define MPU_MAIR1_Attr5_Pos 8U /!< MPU MAIR1: Attr5 Position /
AnnaBridge	158:1c57384330a6	965	#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /!< MPU MAIR1: Attr5 Mask /
AnnaBridge	158:1c57384330a6	966
AnnaBridge	158:1c57384330a6	967	#define MPU_MAIR1_Attr4_Pos 0U /!< MPU MAIR1: Attr4 Position /
AnnaBridge	158:1c57384330a6	968	#define MPU_MAIR1_Attr4_Msk (0xFFUL /<< MPU_MAIR1_Attr4_Pos/) /!< MPU MAIR1: Attr4 Mask /
AnnaBridge	158:1c57384330a6	969
AnnaBridge	158:1c57384330a6	970	/@} end of group CMSIS_MPU /
AnnaBridge	158:1c57384330a6	971	#endif
AnnaBridge	158:1c57384330a6	972
AnnaBridge	158:1c57384330a6	973
AnnaBridge	158:1c57384330a6	974	#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
AnnaBridge	158:1c57384330a6	975	/**
AnnaBridge	158:1c57384330a6	976	\ingroup CMSIS_core_register
AnnaBridge	158:1c57384330a6	977	\defgroup CMSIS_SAU Security Attribution Unit (SAU)
AnnaBridge	158:1c57384330a6	978	\brief Type definitions for the Security Attribution Unit (SAU)
AnnaBridge	158:1c57384330a6	979	@{
AnnaBridge	158:1c57384330a6	980	*/
AnnaBridge	158:1c57384330a6	981
AnnaBridge	158:1c57384330a6	982	/**
AnnaBridge	158:1c57384330a6	983	\brief Structure type to access the Security Attribution Unit (SAU).
AnnaBridge	158:1c57384330a6	984	*/
AnnaBridge	158:1c57384330a6	985	typedef struct
AnnaBridge	158:1c57384330a6	986	{
AnnaBridge	158:1c57384330a6	987	__IOM uint32_t CTRL; /!< Offset: 0x000 (R/W) SAU Control Register /
AnnaBridge	158:1c57384330a6	988	__IM uint32_t TYPE; /!< Offset: 0x004 (R/ ) SAU Type Register /
AnnaBridge	158:1c57384330a6	989	#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
AnnaBridge	158:1c57384330a6	990	__IOM uint32_t RNR; /!< Offset: 0x008 (R/W) SAU Region Number Register /
AnnaBridge	158:1c57384330a6	991	__IOM uint32_t RBAR; /!< Offset: 0x00C (R/W) SAU Region Base Address Register /
AnnaBridge	158:1c57384330a6	992	__IOM uint32_t RLAR; /!< Offset: 0x010 (R/W) SAU Region Limit Address Register /
AnnaBridge	158:1c57384330a6	993	#endif
AnnaBridge	158:1c57384330a6	994	} SAU_Type;
AnnaBridge	158:1c57384330a6	995
AnnaBridge	158:1c57384330a6	996	/* SAU Control Register Definitions */
AnnaBridge	158:1c57384330a6	997	#define SAU_CTRL_ALLNS_Pos 1U /!< SAU CTRL: ALLNS Position /
AnnaBridge	158:1c57384330a6	998	#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /!< SAU CTRL: ALLNS Mask /
AnnaBridge	158:1c57384330a6	999
AnnaBridge	158:1c57384330a6	1000	#define SAU_CTRL_ENABLE_Pos 0U /!< SAU CTRL: ENABLE Position /
AnnaBridge	158:1c57384330a6	1001	#define SAU_CTRL_ENABLE_Msk (1UL /<< SAU_CTRL_ENABLE_Pos/) /!< SAU CTRL: ENABLE Mask /
AnnaBridge	158:1c57384330a6	1002
AnnaBridge	158:1c57384330a6	1003	/* SAU Type Register Definitions */
AnnaBridge	158:1c57384330a6	1004	#define SAU_TYPE_SREGION_Pos 0U /!< SAU TYPE: SREGION Position /
AnnaBridge	158:1c57384330a6	1005	#define SAU_TYPE_SREGION_Msk (0xFFUL /<< SAU_TYPE_SREGION_Pos/) /!< SAU TYPE: SREGION Mask /
AnnaBridge	158:1c57384330a6	1006
AnnaBridge	158:1c57384330a6	1007	#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
AnnaBridge	158:1c57384330a6	1008	/* SAU Region Number Register Definitions */
AnnaBridge	158:1c57384330a6	1009	#define SAU_RNR_REGION_Pos 0U /!< SAU RNR: REGION Position /
AnnaBridge	158:1c57384330a6	1010	#define SAU_RNR_REGION_Msk (0xFFUL /<< SAU_RNR_REGION_Pos/) /!< SAU RNR: REGION Mask /
AnnaBridge	158:1c57384330a6	1011
AnnaBridge	158:1c57384330a6	1012	/* SAU Region Base Address Register Definitions */
AnnaBridge	158:1c57384330a6	1013	#define SAU_RBAR_BADDR_Pos 5U /!< SAU RBAR: BADDR Position /
AnnaBridge	158:1c57384330a6	1014	#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /!< SAU RBAR: BADDR Mask /
AnnaBridge	158:1c57384330a6	1015
AnnaBridge	158:1c57384330a6	1016	/* SAU Region Limit Address Register Definitions */
AnnaBridge	158:1c57384330a6	1017	#define SAU_RLAR_LADDR_Pos 5U /!< SAU RLAR: LADDR Position /
AnnaBridge	158:1c57384330a6	1018	#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /!< SAU RLAR: LADDR Mask /
AnnaBridge	158:1c57384330a6	1019
AnnaBridge	158:1c57384330a6	1020	#define SAU_RLAR_NSC_Pos 1U /!< SAU RLAR: NSC Position /
AnnaBridge	158:1c57384330a6	1021	#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /!< SAU RLAR: NSC Mask /
AnnaBridge	158:1c57384330a6	1022
AnnaBridge	158:1c57384330a6	1023	#define SAU_RLAR_ENABLE_Pos 0U /!< SAU RLAR: ENABLE Position /
AnnaBridge	158:1c57384330a6	1024	#define SAU_RLAR_ENABLE_Msk (1UL /<< SAU_RLAR_ENABLE_Pos/) /!< SAU RLAR: ENABLE Mask /
AnnaBridge	158:1c57384330a6	1025
AnnaBridge	158:1c57384330a6	1026	#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
AnnaBridge	158:1c57384330a6	1027
AnnaBridge	158:1c57384330a6	1028	/@} end of group CMSIS_SAU /
AnnaBridge	158:1c57384330a6	1029	#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
AnnaBridge	158:1c57384330a6	1030
AnnaBridge	158:1c57384330a6	1031
AnnaBridge	158:1c57384330a6	1032	/**
AnnaBridge	158:1c57384330a6	1033	\ingroup CMSIS_core_register
AnnaBridge	158:1c57384330a6	1034	\defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
AnnaBridge	158:1c57384330a6	1035	\brief Type definitions for the Core Debug Registers
AnnaBridge	158:1c57384330a6	1036	@{
AnnaBridge	158:1c57384330a6	1037	*/
AnnaBridge	158:1c57384330a6	1038
AnnaBridge	158:1c57384330a6	1039	/**
AnnaBridge	158:1c57384330a6	1040	\brief Structure type to access the Core Debug Register (CoreDebug).
AnnaBridge	158:1c57384330a6	1041	*/
AnnaBridge	158:1c57384330a6	1042	typedef struct
AnnaBridge	158:1c57384330a6	1043	{
AnnaBridge	158:1c57384330a6	1044	__IOM uint32_t DHCSR; /!< Offset: 0x000 (R/W) Debug Halting Control and Status Register /
AnnaBridge	158:1c57384330a6	1045	__OM uint32_t DCRSR; /!< Offset: 0x004 ( /W) Debug Core Register Selector Register /
AnnaBridge	158:1c57384330a6	1046	__IOM uint32_t DCRDR; /!< Offset: 0x008 (R/W) Debug Core Register Data Register /
AnnaBridge	158:1c57384330a6	1047	__IOM uint32_t DEMCR; /!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register /
AnnaBridge	158:1c57384330a6	1048	uint32_t RESERVED4[1U];
AnnaBridge	158:1c57384330a6	1049	__IOM uint32_t DAUTHCTRL; /!< Offset: 0x014 (R/W) Debug Authentication Control Register /
AnnaBridge	158:1c57384330a6	1050	__IOM uint32_t DSCSR; /!< Offset: 0x018 (R/W) Debug Security Control and Status Register /
AnnaBridge	158:1c57384330a6	1051	} CoreDebug_Type;
AnnaBridge	158:1c57384330a6	1052
AnnaBridge	158:1c57384330a6	1053	/* Debug Halting Control and Status Register Definitions */
AnnaBridge	158:1c57384330a6	1054	#define CoreDebug_DHCSR_DBGKEY_Pos 16U /!< CoreDebug DHCSR: DBGKEY Position /
AnnaBridge	158:1c57384330a6	1055	#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /!< CoreDebug DHCSR: DBGKEY Mask /
AnnaBridge	158:1c57384330a6	1056
AnnaBridge	158:1c57384330a6	1057	#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /!< CoreDebug DHCSR: S_RESTART_ST Position /
AnnaBridge	158:1c57384330a6	1058	#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /!< CoreDebug DHCSR: S_RESTART_ST Mask /
AnnaBridge	158:1c57384330a6	1059
AnnaBridge	158:1c57384330a6	1060	#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /!< CoreDebug DHCSR: S_RESET_ST Position /
AnnaBridge	158:1c57384330a6	1061	#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /!< CoreDebug DHCSR: S_RESET_ST Mask /
AnnaBridge	158:1c57384330a6	1062
AnnaBridge	158:1c57384330a6	1063	#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /!< CoreDebug DHCSR: S_RETIRE_ST Position /
AnnaBridge	158:1c57384330a6	1064	#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /!< CoreDebug DHCSR: S_RETIRE_ST Mask /
AnnaBridge	158:1c57384330a6	1065
AnnaBridge	158:1c57384330a6	1066	#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /!< CoreDebug DHCSR: S_LOCKUP Position /
AnnaBridge	158:1c57384330a6	1067	#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /!< CoreDebug DHCSR: S_LOCKUP Mask /
AnnaBridge	158:1c57384330a6	1068
AnnaBridge	158:1c57384330a6	1069	#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /!< CoreDebug DHCSR: S_SLEEP Position /
AnnaBridge	158:1c57384330a6	1070	#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /!< CoreDebug DHCSR: S_SLEEP Mask /
AnnaBridge	158:1c57384330a6	1071
AnnaBridge	158:1c57384330a6	1072	#define CoreDebug_DHCSR_S_HALT_Pos 17U /!< CoreDebug DHCSR: S_HALT Position /
AnnaBridge	158:1c57384330a6	1073	#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /!< CoreDebug DHCSR: S_HALT Mask /
AnnaBridge	158:1c57384330a6	1074
AnnaBridge	158:1c57384330a6	1075	#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /!< CoreDebug DHCSR: S_REGRDY Position /
AnnaBridge	158:1c57384330a6	1076	#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /!< CoreDebug DHCSR: S_REGRDY Mask /
AnnaBridge	158:1c57384330a6	1077
AnnaBridge	158:1c57384330a6	1078	#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /!< CoreDebug DHCSR: C_MASKINTS Position /
AnnaBridge	158:1c57384330a6	1079	#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /!< CoreDebug DHCSR: C_MASKINTS Mask /
AnnaBridge	158:1c57384330a6	1080
AnnaBridge	158:1c57384330a6	1081	#define CoreDebug_DHCSR_C_STEP_Pos 2U /!< CoreDebug DHCSR: C_STEP Position /
AnnaBridge	158:1c57384330a6	1082	#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /!< CoreDebug DHCSR: C_STEP Mask /
AnnaBridge	158:1c57384330a6	1083
AnnaBridge	158:1c57384330a6	1084	#define CoreDebug_DHCSR_C_HALT_Pos 1U /!< CoreDebug DHCSR: C_HALT Position /
AnnaBridge	158:1c57384330a6	1085	#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /!< CoreDebug DHCSR: C_HALT Mask /
AnnaBridge	158:1c57384330a6	1086
AnnaBridge	158:1c57384330a6	1087	#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /!< CoreDebug DHCSR: C_DEBUGEN Position /
AnnaBridge	158:1c57384330a6	1088	#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /<< CoreDebug_DHCSR_C_DEBUGEN_Pos/) /!< CoreDebug DHCSR: C_DEBUGEN Mask /
AnnaBridge	158:1c57384330a6	1089
AnnaBridge	158:1c57384330a6	1090	/* Debug Core Register Selector Register Definitions */
AnnaBridge	158:1c57384330a6	1091	#define CoreDebug_DCRSR_REGWnR_Pos 16U /!< CoreDebug DCRSR: REGWnR Position /
AnnaBridge	158:1c57384330a6	1092	#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /!< CoreDebug DCRSR: REGWnR Mask /
AnnaBridge	158:1c57384330a6	1093
AnnaBridge	158:1c57384330a6	1094	#define CoreDebug_DCRSR_REGSEL_Pos 0U /!< CoreDebug DCRSR: REGSEL Position /
AnnaBridge	158:1c57384330a6	1095	#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /<< CoreDebug_DCRSR_REGSEL_Pos/) /!< CoreDebug DCRSR: REGSEL Mask /
AnnaBridge	158:1c57384330a6	1096
AnnaBridge	158:1c57384330a6	1097	/* Debug Exception and Monitor Control Register */
AnnaBridge	158:1c57384330a6	1098	#define CoreDebug_DEMCR_DWTENA_Pos 24U /!< CoreDebug DEMCR: DWTENA Position /
AnnaBridge	158:1c57384330a6	1099	#define CoreDebug_DEMCR_DWTENA_Msk (1UL << CoreDebug_DEMCR_DWTENA_Pos) /!< CoreDebug DEMCR: DWTENA Mask /
AnnaBridge	158:1c57384330a6	1100
AnnaBridge	158:1c57384330a6	1101	#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /!< CoreDebug DEMCR: VC_HARDERR Position /
AnnaBridge	158:1c57384330a6	1102	#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /!< CoreDebug DEMCR: VC_HARDERR Mask /
AnnaBridge	158:1c57384330a6	1103
AnnaBridge	158:1c57384330a6	1104	#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /!< CoreDebug DEMCR: VC_CORERESET Position /
AnnaBridge	158:1c57384330a6	1105	#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /<< CoreDebug_DEMCR_VC_CORERESET_Pos/) /!< CoreDebug DEMCR: VC_CORERESET Mask /
AnnaBridge	158:1c57384330a6	1106
AnnaBridge	158:1c57384330a6	1107	/* Debug Authentication Control Register Definitions */
AnnaBridge	158:1c57384330a6	1108	#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position /
AnnaBridge	158:1c57384330a6	1109	#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask /
AnnaBridge	158:1c57384330a6	1110
AnnaBridge	158:1c57384330a6	1111	#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /!< CoreDebug DAUTHCTRL: SPNIDENSEL Position /
AnnaBridge	158:1c57384330a6	1112	#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask /
AnnaBridge	158:1c57384330a6	1113
AnnaBridge	158:1c57384330a6	1114	#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /!< CoreDebug DAUTHCTRL: INTSPIDEN Position /
AnnaBridge	158:1c57384330a6	1115	#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /!< CoreDebug DAUTHCTRL: INTSPIDEN Mask /
AnnaBridge	158:1c57384330a6	1116
AnnaBridge	158:1c57384330a6	1117	#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /!< CoreDebug DAUTHCTRL: SPIDENSEL Position /
AnnaBridge	158:1c57384330a6	1118	#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos/) /!< CoreDebug DAUTHCTRL: SPIDENSEL Mask /
AnnaBridge	158:1c57384330a6	1119
AnnaBridge	158:1c57384330a6	1120	/* Debug Security Control and Status Register Definitions */
AnnaBridge	158:1c57384330a6	1121	#define CoreDebug_DSCSR_CDS_Pos 16U /!< CoreDebug DSCSR: CDS Position /
AnnaBridge	158:1c57384330a6	1122	#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /!< CoreDebug DSCSR: CDS Mask /
AnnaBridge	158:1c57384330a6	1123
AnnaBridge	158:1c57384330a6	1124	#define CoreDebug_DSCSR_SBRSEL_Pos 1U /!< CoreDebug DSCSR: SBRSEL Position /
AnnaBridge	158:1c57384330a6	1125	#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /!< CoreDebug DSCSR: SBRSEL Mask /
AnnaBridge	158:1c57384330a6	1126
AnnaBridge	158:1c57384330a6	1127	#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /!< CoreDebug DSCSR: SBRSELEN Position /
AnnaBridge	158:1c57384330a6	1128	#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /<< CoreDebug_DSCSR_SBRSELEN_Pos/) /!< CoreDebug DSCSR: SBRSELEN Mask /
AnnaBridge	158:1c57384330a6	1129
AnnaBridge	158:1c57384330a6	1130	/@} end of group CMSIS_CoreDebug /
AnnaBridge	158:1c57384330a6	1131
AnnaBridge	158:1c57384330a6	1132
AnnaBridge	158:1c57384330a6	1133	/**
AnnaBridge	158:1c57384330a6	1134	\ingroup CMSIS_core_register
AnnaBridge	158:1c57384330a6	1135	\defgroup CMSIS_core_bitfield Core register bit field macros
AnnaBridge	158:1c57384330a6	1136	\brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
AnnaBridge	158:1c57384330a6	1137	@{
AnnaBridge	158:1c57384330a6	1138	*/
AnnaBridge	158:1c57384330a6	1139
AnnaBridge	158:1c57384330a6	1140	/**
AnnaBridge	158:1c57384330a6	1141	\brief Mask and shift a bit field value for use in a register bit range.
AnnaBridge	158:1c57384330a6	1142	\param[in] field Name of the register bit field.
AnnaBridge	158:1c57384330a6	1143	\param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type.
AnnaBridge	158:1c57384330a6	1144	\return Masked and shifted value.
AnnaBridge	158:1c57384330a6	1145	*/
AnnaBridge	158:1c57384330a6	1146	#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
AnnaBridge	158:1c57384330a6	1147
AnnaBridge	158:1c57384330a6	1148	/**
AnnaBridge	158:1c57384330a6	1149	\brief Mask and shift a register value to extract a bit filed value.
AnnaBridge	158:1c57384330a6	1150	\param[in] field Name of the register bit field.
AnnaBridge	158:1c57384330a6	1151	\param[in] value Value of register. This parameter is interpreted as an uint32_t type.
AnnaBridge	158:1c57384330a6	1152	\return Masked and shifted bit field value.
AnnaBridge	158:1c57384330a6	1153	*/
AnnaBridge	158:1c57384330a6	1154	#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
AnnaBridge	158:1c57384330a6	1155
AnnaBridge	158:1c57384330a6	1156	/@} end of group CMSIS_core_bitfield /
AnnaBridge	158:1c57384330a6	1157
AnnaBridge	158:1c57384330a6	1158
AnnaBridge	158:1c57384330a6	1159	/**
AnnaBridge	158:1c57384330a6	1160	\ingroup CMSIS_core_register
AnnaBridge	158:1c57384330a6	1161	\defgroup CMSIS_core_base Core Definitions
AnnaBridge	158:1c57384330a6	1162	\brief Definitions for base addresses, unions, and structures.
AnnaBridge	158:1c57384330a6	1163	@{
AnnaBridge	158:1c57384330a6	1164	*/
AnnaBridge	158:1c57384330a6	1165
AnnaBridge	158:1c57384330a6	1166	/* Memory mapping of Core Hardware */
AnnaBridge	158:1c57384330a6	1167	#define SCS_BASE (0xE000E000UL) /!< System Control Space Base Address /
AnnaBridge	158:1c57384330a6	1168	#define DWT_BASE (0xE0001000UL) /!< DWT Base Address /
AnnaBridge	158:1c57384330a6	1169	#define TPI_BASE (0xE0040000UL) /!< TPI Base Address /
AnnaBridge	158:1c57384330a6	1170	#define CoreDebug_BASE (0xE000EDF0UL) /!< Core Debug Base Address /
AnnaBridge	158:1c57384330a6	1171	#define SysTick_BASE (SCS_BASE + 0x0010UL) /!< SysTick Base Address /
AnnaBridge	158:1c57384330a6	1172	#define NVIC_BASE (SCS_BASE + 0x0100UL) /!< NVIC Base Address /
AnnaBridge	158:1c57384330a6	1173	#define SCB_BASE (SCS_BASE + 0x0D00UL) /!< System Control Block Base Address /
AnnaBridge	158:1c57384330a6	1174
AnnaBridge	158:1c57384330a6	1175
AnnaBridge	158:1c57384330a6	1176	#define SCB ((SCB_Type ) SCB_BASE ) /!< SCB configuration struct */
AnnaBridge	158:1c57384330a6	1177	#define SysTick ((SysTick_Type ) SysTick_BASE ) /!< SysTick configuration struct */
AnnaBridge	158:1c57384330a6	1178	#define NVIC ((NVIC_Type ) NVIC_BASE ) /!< NVIC configuration struct */
AnnaBridge	158:1c57384330a6	1179	#define DWT ((DWT_Type ) DWT_BASE ) /!< DWT configuration struct */
AnnaBridge	158:1c57384330a6	1180	#define TPI ((TPI_Type ) TPI_BASE ) /!< TPI configuration struct */
AnnaBridge	158:1c57384330a6	1181	#define CoreDebug ((CoreDebug_Type ) CoreDebug_BASE ) /!< Core Debug configuration struct */
AnnaBridge	158:1c57384330a6	1182
AnnaBridge	158:1c57384330a6	1183	#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
AnnaBridge	158:1c57384330a6	1184	#define MPU_BASE (SCS_BASE + 0x0D90UL) /!< Memory Protection Unit /
AnnaBridge	158:1c57384330a6	1185	#define MPU ((MPU_Type ) MPU_BASE ) /!< Memory Protection Unit */
AnnaBridge	158:1c57384330a6	1186	#endif
AnnaBridge	158:1c57384330a6	1187
AnnaBridge	158:1c57384330a6	1188	#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
AnnaBridge	158:1c57384330a6	1189	#define SAU_BASE (SCS_BASE + 0x0DD0UL) /!< Security Attribution Unit /
AnnaBridge	158:1c57384330a6	1190	#define SAU ((SAU_Type ) SAU_BASE ) /!< Security Attribution Unit */
AnnaBridge	158:1c57384330a6	1191	#endif
AnnaBridge	158:1c57384330a6	1192
AnnaBridge	158:1c57384330a6	1193	#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
AnnaBridge	158:1c57384330a6	1194	#define SCS_BASE_NS (0xE002E000UL) /!< System Control Space Base Address (non-secure address space) /
AnnaBridge	158:1c57384330a6	1195	#define CoreDebug_BASE_NS (0xE002EDF0UL) /!< Core Debug Base Address (non-secure address space) /
AnnaBridge	158:1c57384330a6	1196	#define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /!< SysTick Base Address (non-secure address space) /
AnnaBridge	158:1c57384330a6	1197	#define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /!< NVIC Base Address (non-secure address space) /
AnnaBridge	158:1c57384330a6	1198	#define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /!< System Control Block Base Address (non-secure address space) /
AnnaBridge	158:1c57384330a6	1199
AnnaBridge	158:1c57384330a6	1200	#define SCB_NS ((SCB_Type ) SCB_BASE_NS ) /!< SCB configuration struct (non-secure address space) */
AnnaBridge	158:1c57384330a6	1201	#define SysTick_NS ((SysTick_Type ) SysTick_BASE_NS ) /!< SysTick configuration struct (non-secure address space) */
AnnaBridge	158:1c57384330a6	1202	#define NVIC_NS ((NVIC_Type ) NVIC_BASE_NS ) /!< NVIC configuration struct (non-secure address space) */
AnnaBridge	158:1c57384330a6	1203	#define CoreDebug_NS ((CoreDebug_Type ) CoreDebug_BASE_NS) /!< Core Debug configuration struct (non-secure address space) */
AnnaBridge	158:1c57384330a6	1204
AnnaBridge	158:1c57384330a6	1205	#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
AnnaBridge	158:1c57384330a6	1206	#define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /!< Memory Protection Unit (non-secure address space) /
AnnaBridge	158:1c57384330a6	1207	#define MPU_NS ((MPU_Type ) MPU_BASE_NS ) /!< Memory Protection Unit (non-secure address space) */
AnnaBridge	158:1c57384330a6	1208	#endif
AnnaBridge	158:1c57384330a6	1209
AnnaBridge	158:1c57384330a6	1210	#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
AnnaBridge	158:1c57384330a6	1211	/@} /
AnnaBridge	158:1c57384330a6	1212
AnnaBridge	158:1c57384330a6	1213
AnnaBridge	158:1c57384330a6	1214
AnnaBridge	158:1c57384330a6	1215	/*******************************************************************************
AnnaBridge	158:1c57384330a6	1216	* Hardware Abstraction Layer
AnnaBridge	158:1c57384330a6	1217	Core Function Interface contains:
AnnaBridge	158:1c57384330a6	1218	- Core NVIC Functions
AnnaBridge	158:1c57384330a6	1219	- Core SysTick Functions
AnnaBridge	158:1c57384330a6	1220	- Core Register Access Functions
AnnaBridge	158:1c57384330a6	1221	******************************************************************************/
AnnaBridge	158:1c57384330a6	1222	/**
AnnaBridge	158:1c57384330a6	1223	\defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
AnnaBridge	158:1c57384330a6	1224	*/
AnnaBridge	158:1c57384330a6	1225
AnnaBridge	158:1c57384330a6	1226
AnnaBridge	158:1c57384330a6	1227
AnnaBridge	158:1c57384330a6	1228	/* ########################## NVIC functions #################################### */
AnnaBridge	158:1c57384330a6	1229	/**
AnnaBridge	158:1c57384330a6	1230	\ingroup CMSIS_Core_FunctionInterface
AnnaBridge	158:1c57384330a6	1231	\defgroup CMSIS_Core_NVICFunctions NVIC Functions
AnnaBridge	158:1c57384330a6	1232	\brief Functions that manage interrupts and exceptions via the NVIC.
AnnaBridge	158:1c57384330a6	1233	@{
AnnaBridge	158:1c57384330a6	1234	*/
AnnaBridge	158:1c57384330a6	1235
AnnaBridge	158:1c57384330a6	1236	#ifdef CMSIS_NVIC_VIRTUAL
AnnaBridge	158:1c57384330a6	1237	#ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
AnnaBridge	158:1c57384330a6	1238	#define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
AnnaBridge	158:1c57384330a6	1239	#endif
AnnaBridge	158:1c57384330a6	1240	#include CMSIS_NVIC_VIRTUAL_HEADER_FILE
AnnaBridge	158:1c57384330a6	1241	#else
AnnaBridge	158:1c57384330a6	1242	/#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping not available for ARMv8-M Baseline /
AnnaBridge	158:1c57384330a6	1243	/#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping not available for ARMv8-M Baseline /
AnnaBridge	158:1c57384330a6	1244	#define NVIC_EnableIRQ __NVIC_EnableIRQ
AnnaBridge	158:1c57384330a6	1245	#define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ
AnnaBridge	158:1c57384330a6	1246	#define NVIC_DisableIRQ __NVIC_DisableIRQ
AnnaBridge	158:1c57384330a6	1247	#define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ
AnnaBridge	158:1c57384330a6	1248	#define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
AnnaBridge	158:1c57384330a6	1249	#define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
AnnaBridge	158:1c57384330a6	1250	#define NVIC_GetActive __NVIC_GetActive
AnnaBridge	158:1c57384330a6	1251	#define NVIC_SetPriority __NVIC_SetPriority
AnnaBridge	158:1c57384330a6	1252	#define NVIC_GetPriority __NVIC_GetPriority
AnnaBridge	158:1c57384330a6	1253	#define NVIC_SystemReset __NVIC_SystemReset
AnnaBridge	158:1c57384330a6	1254	#endif /* CMSIS_NVIC_VIRTUAL */
AnnaBridge	158:1c57384330a6	1255
AnnaBridge	158:1c57384330a6	1256	#ifdef CMSIS_VECTAB_VIRTUAL
AnnaBridge	158:1c57384330a6	1257	#ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
AnnaBridge	158:1c57384330a6	1258	#define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
AnnaBridge	158:1c57384330a6	1259	#endif
AnnaBridge	158:1c57384330a6	1260	#include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
AnnaBridge	158:1c57384330a6	1261	#else
AnnaBridge	158:1c57384330a6	1262	#define NVIC_SetVector __NVIC_SetVector
AnnaBridge	158:1c57384330a6	1263	#define NVIC_GetVector __NVIC_GetVector
AnnaBridge	158:1c57384330a6	1264	#endif /* (CMSIS_VECTAB_VIRTUAL) */
AnnaBridge	158:1c57384330a6	1265
AnnaBridge	158:1c57384330a6	1266	#define NVIC_USER_IRQ_OFFSET 16
AnnaBridge	158:1c57384330a6	1267
AnnaBridge	158:1c57384330a6	1268
AnnaBridge	158:1c57384330a6	1269	/* Interrupt Priorities are WORD accessible only under ARMv6M */
AnnaBridge	158:1c57384330a6	1270	/* The following MACROS handle generation of the register offset and byte masks */
AnnaBridge	158:1c57384330a6	1271	#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
AnnaBridge	158:1c57384330a6	1272	#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )
AnnaBridge	158:1c57384330a6	1273	#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )
AnnaBridge	158:1c57384330a6	1274
AnnaBridge	158:1c57384330a6	1275
AnnaBridge	158:1c57384330a6	1276	/**
AnnaBridge	158:1c57384330a6	1277	\brief Enable Interrupt
AnnaBridge	158:1c57384330a6	1278	\details Enables a device specific interrupt in the NVIC interrupt controller.
AnnaBridge	158:1c57384330a6	1279	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1280	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1281	*/
AnnaBridge	158:1c57384330a6	1282	__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1283	{
AnnaBridge	158:1c57384330a6	1284	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1285	{
AnnaBridge	158:1c57384330a6	1286	NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
AnnaBridge	158:1c57384330a6	1287	}
AnnaBridge	158:1c57384330a6	1288	}
AnnaBridge	158:1c57384330a6	1289
AnnaBridge	158:1c57384330a6	1290
AnnaBridge	158:1c57384330a6	1291	/**
AnnaBridge	158:1c57384330a6	1292	\brief Get Interrupt Enable status
AnnaBridge	158:1c57384330a6	1293	\details Returns a device specific interrupt enable status from the NVIC interrupt controller.
AnnaBridge	158:1c57384330a6	1294	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1295	\return 0 Interrupt is not enabled.
AnnaBridge	158:1c57384330a6	1296	\return 1 Interrupt is enabled.
AnnaBridge	158:1c57384330a6	1297	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1298	*/
AnnaBridge	158:1c57384330a6	1299	__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1300	{
AnnaBridge	158:1c57384330a6	1301	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1302	{
AnnaBridge	158:1c57384330a6	1303	return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
AnnaBridge	158:1c57384330a6	1304	}
AnnaBridge	158:1c57384330a6	1305	else
AnnaBridge	158:1c57384330a6	1306	{
AnnaBridge	158:1c57384330a6	1307	return(0U);
AnnaBridge	158:1c57384330a6	1308	}
AnnaBridge	158:1c57384330a6	1309	}
AnnaBridge	158:1c57384330a6	1310
AnnaBridge	158:1c57384330a6	1311
AnnaBridge	158:1c57384330a6	1312	/**
AnnaBridge	158:1c57384330a6	1313	\brief Disable Interrupt
AnnaBridge	158:1c57384330a6	1314	\details Disables a device specific interrupt in the NVIC interrupt controller.
AnnaBridge	158:1c57384330a6	1315	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1316	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1317	*/
AnnaBridge	158:1c57384330a6	1318	__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1319	{
AnnaBridge	158:1c57384330a6	1320	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1321	{
AnnaBridge	158:1c57384330a6	1322	NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
AnnaBridge	158:1c57384330a6	1323	__DSB();
AnnaBridge	158:1c57384330a6	1324	__ISB();
AnnaBridge	158:1c57384330a6	1325	}
AnnaBridge	158:1c57384330a6	1326	}
AnnaBridge	158:1c57384330a6	1327
AnnaBridge	158:1c57384330a6	1328
AnnaBridge	158:1c57384330a6	1329	/**
AnnaBridge	158:1c57384330a6	1330	\brief Get Pending Interrupt
AnnaBridge	158:1c57384330a6	1331	\details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
AnnaBridge	158:1c57384330a6	1332	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1333	\return 0 Interrupt status is not pending.
AnnaBridge	158:1c57384330a6	1334	\return 1 Interrupt status is pending.
AnnaBridge	158:1c57384330a6	1335	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1336	*/
AnnaBridge	158:1c57384330a6	1337	__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1338	{
AnnaBridge	158:1c57384330a6	1339	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1340	{
AnnaBridge	158:1c57384330a6	1341	return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
AnnaBridge	158:1c57384330a6	1342	}
AnnaBridge	158:1c57384330a6	1343	else
AnnaBridge	158:1c57384330a6	1344	{
AnnaBridge	158:1c57384330a6	1345	return(0U);
AnnaBridge	158:1c57384330a6	1346	}
AnnaBridge	158:1c57384330a6	1347	}
AnnaBridge	158:1c57384330a6	1348
AnnaBridge	158:1c57384330a6	1349
AnnaBridge	158:1c57384330a6	1350	/**
AnnaBridge	158:1c57384330a6	1351	\brief Set Pending Interrupt
AnnaBridge	158:1c57384330a6	1352	\details Sets the pending bit of a device specific interrupt in the NVIC pending register.
AnnaBridge	158:1c57384330a6	1353	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1354	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1355	*/
AnnaBridge	158:1c57384330a6	1356	__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1357	{
AnnaBridge	158:1c57384330a6	1358	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1359	{
AnnaBridge	158:1c57384330a6	1360	NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
AnnaBridge	158:1c57384330a6	1361	}
AnnaBridge	158:1c57384330a6	1362	}
AnnaBridge	158:1c57384330a6	1363
AnnaBridge	158:1c57384330a6	1364
AnnaBridge	158:1c57384330a6	1365	/**
AnnaBridge	158:1c57384330a6	1366	\brief Clear Pending Interrupt
AnnaBridge	158:1c57384330a6	1367	\details Clears the pending bit of a device specific interrupt in the NVIC pending register.
AnnaBridge	158:1c57384330a6	1368	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1369	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1370	*/
AnnaBridge	158:1c57384330a6	1371	__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1372	{
AnnaBridge	158:1c57384330a6	1373	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1374	{
AnnaBridge	158:1c57384330a6	1375	NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
AnnaBridge	158:1c57384330a6	1376	}
AnnaBridge	158:1c57384330a6	1377	}
AnnaBridge	158:1c57384330a6	1378
AnnaBridge	158:1c57384330a6	1379
AnnaBridge	158:1c57384330a6	1380	/**
AnnaBridge	158:1c57384330a6	1381	\brief Get Active Interrupt
AnnaBridge	158:1c57384330a6	1382	\details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
AnnaBridge	158:1c57384330a6	1383	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1384	\return 0 Interrupt status is not active.
AnnaBridge	158:1c57384330a6	1385	\return 1 Interrupt status is active.
AnnaBridge	158:1c57384330a6	1386	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1387	*/
AnnaBridge	158:1c57384330a6	1388	__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1389	{
AnnaBridge	158:1c57384330a6	1390	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1391	{
AnnaBridge	158:1c57384330a6	1392	return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
AnnaBridge	158:1c57384330a6	1393	}
AnnaBridge	158:1c57384330a6	1394	else
AnnaBridge	158:1c57384330a6	1395	{
AnnaBridge	158:1c57384330a6	1396	return(0U);
AnnaBridge	158:1c57384330a6	1397	}
AnnaBridge	158:1c57384330a6	1398	}
AnnaBridge	158:1c57384330a6	1399
AnnaBridge	158:1c57384330a6	1400
AnnaBridge	158:1c57384330a6	1401	#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
AnnaBridge	158:1c57384330a6	1402	/**
AnnaBridge	158:1c57384330a6	1403	\brief Get Interrupt Target State
AnnaBridge	158:1c57384330a6	1404	\details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
AnnaBridge	158:1c57384330a6	1405	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1406	\return 0 if interrupt is assigned to Secure
AnnaBridge	158:1c57384330a6	1407	\return 1 if interrupt is assigned to Non Secure
AnnaBridge	158:1c57384330a6	1408	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1409	*/
AnnaBridge	158:1c57384330a6	1410	__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1411	{
AnnaBridge	158:1c57384330a6	1412	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1413	{
AnnaBridge	158:1c57384330a6	1414	return((uint32_t)(((NVIC->ITNS[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
AnnaBridge	158:1c57384330a6	1415	}
AnnaBridge	158:1c57384330a6	1416	else
AnnaBridge	158:1c57384330a6	1417	{
AnnaBridge	158:1c57384330a6	1418	return(0U);
AnnaBridge	158:1c57384330a6	1419	}
AnnaBridge	158:1c57384330a6	1420	}
AnnaBridge	158:1c57384330a6	1421
AnnaBridge	158:1c57384330a6	1422
AnnaBridge	158:1c57384330a6	1423	/**
AnnaBridge	158:1c57384330a6	1424	\brief Set Interrupt Target State
AnnaBridge	158:1c57384330a6	1425	\details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
AnnaBridge	158:1c57384330a6	1426	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1427	\return 0 if interrupt is assigned to Secure
AnnaBridge	158:1c57384330a6	1428	1 if interrupt is assigned to Non Secure
AnnaBridge	158:1c57384330a6	1429	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1430	*/
AnnaBridge	158:1c57384330a6	1431	__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1432	{
AnnaBridge	158:1c57384330a6	1433	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1434	{
AnnaBridge	158:1c57384330a6	1435	NVIC->ITNS[(((uint32_t)(int32_t)IRQn) >> 5UL)] \|= ((uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)));
AnnaBridge	158:1c57384330a6	1436	return((uint32_t)(((NVIC->ITNS[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
AnnaBridge	158:1c57384330a6	1437	}
AnnaBridge	158:1c57384330a6	1438	else
AnnaBridge	158:1c57384330a6	1439	{
AnnaBridge	158:1c57384330a6	1440	return(0U);
AnnaBridge	158:1c57384330a6	1441	}
AnnaBridge	158:1c57384330a6	1442	}
AnnaBridge	158:1c57384330a6	1443
AnnaBridge	158:1c57384330a6	1444
AnnaBridge	158:1c57384330a6	1445	/**
AnnaBridge	158:1c57384330a6	1446	\brief Clear Interrupt Target State
AnnaBridge	158:1c57384330a6	1447	\details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
AnnaBridge	158:1c57384330a6	1448	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1449	\return 0 if interrupt is assigned to Secure
AnnaBridge	158:1c57384330a6	1450	1 if interrupt is assigned to Non Secure
AnnaBridge	158:1c57384330a6	1451	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1452	*/
AnnaBridge	158:1c57384330a6	1453	__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1454	{
AnnaBridge	158:1c57384330a6	1455	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1456	{
AnnaBridge	158:1c57384330a6	1457	NVIC->ITNS[(((uint32_t)(int32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)));
AnnaBridge	158:1c57384330a6	1458	return((uint32_t)(((NVIC->ITNS[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
AnnaBridge	158:1c57384330a6	1459	}
AnnaBridge	158:1c57384330a6	1460	else
AnnaBridge	158:1c57384330a6	1461	{
AnnaBridge	158:1c57384330a6	1462	return(0U);
AnnaBridge	158:1c57384330a6	1463	}
AnnaBridge	158:1c57384330a6	1464	}
AnnaBridge	158:1c57384330a6	1465	#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
AnnaBridge	158:1c57384330a6	1466
AnnaBridge	158:1c57384330a6	1467
AnnaBridge	158:1c57384330a6	1468	/**
AnnaBridge	158:1c57384330a6	1469	\brief Set Interrupt Priority
AnnaBridge	158:1c57384330a6	1470	\details Sets the priority of a device specific interrupt or a processor exception.
AnnaBridge	158:1c57384330a6	1471	The interrupt number can be positive to specify a device specific interrupt,
AnnaBridge	158:1c57384330a6	1472	or negative to specify a processor exception.
AnnaBridge	158:1c57384330a6	1473	\param [in] IRQn Interrupt number.
AnnaBridge	158:1c57384330a6	1474	\param [in] priority Priority to set.
AnnaBridge	158:1c57384330a6	1475	\note The priority cannot be set for every processor exception.
AnnaBridge	158:1c57384330a6	1476	*/
AnnaBridge	158:1c57384330a6	1477	__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
AnnaBridge	158:1c57384330a6	1478	{
AnnaBridge	158:1c57384330a6	1479	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1480	{
AnnaBridge	158:1c57384330a6	1481	NVIC->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) \|
AnnaBridge	158:1c57384330a6	1482	(((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
AnnaBridge	158:1c57384330a6	1483	}
AnnaBridge	158:1c57384330a6	1484	else
AnnaBridge	158:1c57384330a6	1485	{
AnnaBridge	158:1c57384330a6	1486	SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) \|
AnnaBridge	158:1c57384330a6	1487	(((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
AnnaBridge	158:1c57384330a6	1488	}
AnnaBridge	158:1c57384330a6	1489	}
AnnaBridge	158:1c57384330a6	1490
AnnaBridge	158:1c57384330a6	1491
AnnaBridge	158:1c57384330a6	1492	/**
AnnaBridge	158:1c57384330a6	1493	\brief Get Interrupt Priority
AnnaBridge	158:1c57384330a6	1494	\details Reads the priority of a device specific interrupt or a processor exception.
AnnaBridge	158:1c57384330a6	1495	The interrupt number can be positive to specify a device specific interrupt,
AnnaBridge	158:1c57384330a6	1496	or negative to specify a processor exception.
AnnaBridge	158:1c57384330a6	1497	\param [in] IRQn Interrupt number.
AnnaBridge	158:1c57384330a6	1498	\return Interrupt Priority.
AnnaBridge	158:1c57384330a6	1499	Value is aligned automatically to the implemented priority bits of the microcontroller.
AnnaBridge	158:1c57384330a6	1500	*/
AnnaBridge	158:1c57384330a6	1501	__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1502	{
AnnaBridge	158:1c57384330a6	1503
AnnaBridge	158:1c57384330a6	1504	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1505	{
AnnaBridge	158:1c57384330a6	1506	return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
AnnaBridge	158:1c57384330a6	1507	}
AnnaBridge	158:1c57384330a6	1508	else
AnnaBridge	158:1c57384330a6	1509	{
AnnaBridge	158:1c57384330a6	1510	return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
AnnaBridge	158:1c57384330a6	1511	}
AnnaBridge	158:1c57384330a6	1512	}
AnnaBridge	158:1c57384330a6	1513
AnnaBridge	158:1c57384330a6	1514
AnnaBridge	158:1c57384330a6	1515	/**
AnnaBridge	158:1c57384330a6	1516	\brief Set Interrupt Vector
AnnaBridge	158:1c57384330a6	1517	\details Sets an interrupt vector in SRAM based interrupt vector table.
AnnaBridge	158:1c57384330a6	1518	The interrupt number can be positive to specify a device specific interrupt,
AnnaBridge	158:1c57384330a6	1519	or negative to specify a processor exception.
AnnaBridge	158:1c57384330a6	1520	VTOR must been relocated to SRAM before.
AnnaBridge	158:1c57384330a6	1521	If VTOR is not present address 0 must be mapped to SRAM.
AnnaBridge	158:1c57384330a6	1522	\param [in] IRQn Interrupt number
AnnaBridge	158:1c57384330a6	1523	\param [in] vector Address of interrupt handler function
AnnaBridge	158:1c57384330a6	1524	*/
AnnaBridge	158:1c57384330a6	1525	__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
AnnaBridge	158:1c57384330a6	1526	{
AnnaBridge	158:1c57384330a6	1527	#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
AnnaBridge	158:1c57384330a6	1528	uint32_t vectors = (uint32_t )SCB->VTOR;
AnnaBridge	158:1c57384330a6	1529	#else
AnnaBridge	158:1c57384330a6	1530	uint32_t vectors = (uint32_t )0x0U;
AnnaBridge	158:1c57384330a6	1531	#endif
AnnaBridge	158:1c57384330a6	1532	vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
AnnaBridge	158:1c57384330a6	1533	}
AnnaBridge	158:1c57384330a6	1534
AnnaBridge	158:1c57384330a6	1535
AnnaBridge	158:1c57384330a6	1536	/**
AnnaBridge	158:1c57384330a6	1537	\brief Get Interrupt Vector
AnnaBridge	158:1c57384330a6	1538	\details Reads an interrupt vector from interrupt vector table.
AnnaBridge	158:1c57384330a6	1539	The interrupt number can be positive to specify a device specific interrupt,
AnnaBridge	158:1c57384330a6	1540	or negative to specify a processor exception.
AnnaBridge	158:1c57384330a6	1541	\param [in] IRQn Interrupt number.
AnnaBridge	158:1c57384330a6	1542	\return Address of interrupt handler function
AnnaBridge	158:1c57384330a6	1543	*/
AnnaBridge	158:1c57384330a6	1544	__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1545	{
AnnaBridge	158:1c57384330a6	1546	#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
AnnaBridge	158:1c57384330a6	1547	uint32_t vectors = (uint32_t )SCB->VTOR;
AnnaBridge	158:1c57384330a6	1548	#else
AnnaBridge	158:1c57384330a6	1549	uint32_t vectors = (uint32_t )0x0U;
AnnaBridge	158:1c57384330a6	1550	#endif
AnnaBridge	158:1c57384330a6	1551	return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
AnnaBridge	158:1c57384330a6	1552	}
AnnaBridge	158:1c57384330a6	1553
AnnaBridge	158:1c57384330a6	1554
AnnaBridge	158:1c57384330a6	1555	/**
AnnaBridge	158:1c57384330a6	1556	\brief System Reset
AnnaBridge	158:1c57384330a6	1557	\details Initiates a system reset request to reset the MCU.
AnnaBridge	158:1c57384330a6	1558	*/
AnnaBridge	158:1c57384330a6	1559	__STATIC_INLINE void __NVIC_SystemReset(void)
AnnaBridge	158:1c57384330a6	1560	{
AnnaBridge	158:1c57384330a6	1561	__DSB(); /* Ensure all outstanding memory accesses included
AnnaBridge	158:1c57384330a6	1562	buffered write are completed before reset */
AnnaBridge	158:1c57384330a6	1563	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) \|
AnnaBridge	158:1c57384330a6	1564	SCB_AIRCR_SYSRESETREQ_Msk);
AnnaBridge	158:1c57384330a6	1565	__DSB(); /* Ensure completion of memory access */
AnnaBridge	158:1c57384330a6	1566
AnnaBridge	158:1c57384330a6	1567	for(;;) /* wait until reset */
AnnaBridge	158:1c57384330a6	1568	{
AnnaBridge	158:1c57384330a6	1569	__NOP();
AnnaBridge	158:1c57384330a6	1570	}
AnnaBridge	158:1c57384330a6	1571	}
AnnaBridge	158:1c57384330a6	1572
AnnaBridge	158:1c57384330a6	1573	#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
AnnaBridge	158:1c57384330a6	1574	/**
AnnaBridge	158:1c57384330a6	1575	\brief Enable Interrupt (non-secure)
AnnaBridge	158:1c57384330a6	1576	\details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
AnnaBridge	158:1c57384330a6	1577	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1578	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1579	*/
AnnaBridge	158:1c57384330a6	1580	__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1581	{
AnnaBridge	158:1c57384330a6	1582	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1583	{
AnnaBridge	158:1c57384330a6	1584	NVIC_NS->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
AnnaBridge	158:1c57384330a6	1585	}
AnnaBridge	158:1c57384330a6	1586	}
AnnaBridge	158:1c57384330a6	1587
AnnaBridge	158:1c57384330a6	1588
AnnaBridge	158:1c57384330a6	1589	/**
AnnaBridge	158:1c57384330a6	1590	\brief Get Interrupt Enable status (non-secure)
AnnaBridge	158:1c57384330a6	1591	\details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
AnnaBridge	158:1c57384330a6	1592	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1593	\return 0 Interrupt is not enabled.
AnnaBridge	158:1c57384330a6	1594	\return 1 Interrupt is enabled.
AnnaBridge	158:1c57384330a6	1595	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1596	*/
AnnaBridge	158:1c57384330a6	1597	__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1598	{
AnnaBridge	158:1c57384330a6	1599	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1600	{
AnnaBridge	158:1c57384330a6	1601	return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
AnnaBridge	158:1c57384330a6	1602	}
AnnaBridge	158:1c57384330a6	1603	else
AnnaBridge	158:1c57384330a6	1604	{
AnnaBridge	158:1c57384330a6	1605	return(0U);
AnnaBridge	158:1c57384330a6	1606	}
AnnaBridge	158:1c57384330a6	1607	}
AnnaBridge	158:1c57384330a6	1608
AnnaBridge	158:1c57384330a6	1609
AnnaBridge	158:1c57384330a6	1610	/**
AnnaBridge	158:1c57384330a6	1611	\brief Disable Interrupt (non-secure)
AnnaBridge	158:1c57384330a6	1612	\details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
AnnaBridge	158:1c57384330a6	1613	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1614	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1615	*/
AnnaBridge	158:1c57384330a6	1616	__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1617	{
AnnaBridge	158:1c57384330a6	1618	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1619	{
AnnaBridge	158:1c57384330a6	1620	NVIC_NS->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
AnnaBridge	158:1c57384330a6	1621	}
AnnaBridge	158:1c57384330a6	1622	}
AnnaBridge	158:1c57384330a6	1623
AnnaBridge	158:1c57384330a6	1624
AnnaBridge	158:1c57384330a6	1625	/**
AnnaBridge	158:1c57384330a6	1626	\brief Get Pending Interrupt (non-secure)
AnnaBridge	158:1c57384330a6	1627	\details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
AnnaBridge	158:1c57384330a6	1628	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1629	\return 0 Interrupt status is not pending.
AnnaBridge	158:1c57384330a6	1630	\return 1 Interrupt status is pending.
AnnaBridge	158:1c57384330a6	1631	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1632	*/
AnnaBridge	158:1c57384330a6	1633	__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1634	{
AnnaBridge	158:1c57384330a6	1635	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1636	{
AnnaBridge	158:1c57384330a6	1637	return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
AnnaBridge	158:1c57384330a6	1638	}
Anna Bridge	160:5571c4ff569f	1639	else
Anna Bridge	160:5571c4ff569f	1640	{
Anna Bridge	160:5571c4ff569f	1641	return(0U);
Anna Bridge	160:5571c4ff569f	1642	}
AnnaBridge	158:1c57384330a6	1643	}
AnnaBridge	158:1c57384330a6	1644
AnnaBridge	158:1c57384330a6	1645
AnnaBridge	158:1c57384330a6	1646	/**
AnnaBridge	158:1c57384330a6	1647	\brief Set Pending Interrupt (non-secure)
AnnaBridge	158:1c57384330a6	1648	\details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
AnnaBridge	158:1c57384330a6	1649	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1650	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1651	*/
AnnaBridge	158:1c57384330a6	1652	__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1653	{
AnnaBridge	158:1c57384330a6	1654	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1655	{
AnnaBridge	158:1c57384330a6	1656	NVIC_NS->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
AnnaBridge	158:1c57384330a6	1657	}
AnnaBridge	158:1c57384330a6	1658	}
AnnaBridge	158:1c57384330a6	1659
AnnaBridge	158:1c57384330a6	1660
AnnaBridge	158:1c57384330a6	1661	/**
AnnaBridge	158:1c57384330a6	1662	\brief Clear Pending Interrupt (non-secure)
AnnaBridge	158:1c57384330a6	1663	\details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
AnnaBridge	158:1c57384330a6	1664	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1665	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1666	*/
AnnaBridge	158:1c57384330a6	1667	__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1668	{
AnnaBridge	158:1c57384330a6	1669	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1670	{
AnnaBridge	158:1c57384330a6	1671	NVIC_NS->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
AnnaBridge	158:1c57384330a6	1672	}
AnnaBridge	158:1c57384330a6	1673	}
AnnaBridge	158:1c57384330a6	1674
AnnaBridge	158:1c57384330a6	1675
AnnaBridge	158:1c57384330a6	1676	/**
AnnaBridge	158:1c57384330a6	1677	\brief Get Active Interrupt (non-secure)
AnnaBridge	158:1c57384330a6	1678	\details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
AnnaBridge	158:1c57384330a6	1679	\param [in] IRQn Device specific interrupt number.
AnnaBridge	158:1c57384330a6	1680	\return 0 Interrupt status is not active.
AnnaBridge	158:1c57384330a6	1681	\return 1 Interrupt status is active.
AnnaBridge	158:1c57384330a6	1682	\note IRQn must not be negative.
AnnaBridge	158:1c57384330a6	1683	*/
AnnaBridge	158:1c57384330a6	1684	__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1685	{
AnnaBridge	158:1c57384330a6	1686	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1687	{
AnnaBridge	158:1c57384330a6	1688	return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
AnnaBridge	158:1c57384330a6	1689	}
AnnaBridge	158:1c57384330a6	1690	else
AnnaBridge	158:1c57384330a6	1691	{
AnnaBridge	158:1c57384330a6	1692	return(0U);
AnnaBridge	158:1c57384330a6	1693	}
AnnaBridge	158:1c57384330a6	1694	}
AnnaBridge	158:1c57384330a6	1695
AnnaBridge	158:1c57384330a6	1696
AnnaBridge	158:1c57384330a6	1697	/**
AnnaBridge	158:1c57384330a6	1698	\brief Set Interrupt Priority (non-secure)
AnnaBridge	158:1c57384330a6	1699	\details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
AnnaBridge	158:1c57384330a6	1700	The interrupt number can be positive to specify a device specific interrupt,
AnnaBridge	158:1c57384330a6	1701	or negative to specify a processor exception.
AnnaBridge	158:1c57384330a6	1702	\param [in] IRQn Interrupt number.
AnnaBridge	158:1c57384330a6	1703	\param [in] priority Priority to set.
AnnaBridge	158:1c57384330a6	1704	\note The priority cannot be set for every non-secure processor exception.
AnnaBridge	158:1c57384330a6	1705	*/
AnnaBridge	158:1c57384330a6	1706	__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
AnnaBridge	158:1c57384330a6	1707	{
AnnaBridge	158:1c57384330a6	1708	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1709	{
AnnaBridge	158:1c57384330a6	1710	NVIC_NS->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) \|
AnnaBridge	158:1c57384330a6	1711	(((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
AnnaBridge	158:1c57384330a6	1712	}
AnnaBridge	158:1c57384330a6	1713	else
AnnaBridge	158:1c57384330a6	1714	{
AnnaBridge	158:1c57384330a6	1715	SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) \|
AnnaBridge	158:1c57384330a6	1716	(((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
AnnaBridge	158:1c57384330a6	1717	}
AnnaBridge	158:1c57384330a6	1718	}
AnnaBridge	158:1c57384330a6	1719
AnnaBridge	158:1c57384330a6	1720
AnnaBridge	158:1c57384330a6	1721	/**
AnnaBridge	158:1c57384330a6	1722	\brief Get Interrupt Priority (non-secure)
AnnaBridge	158:1c57384330a6	1723	\details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
AnnaBridge	158:1c57384330a6	1724	The interrupt number can be positive to specify a device specific interrupt,
AnnaBridge	158:1c57384330a6	1725	or negative to specify a processor exception.
AnnaBridge	158:1c57384330a6	1726	\param [in] IRQn Interrupt number.
AnnaBridge	158:1c57384330a6	1727	\return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
AnnaBridge	158:1c57384330a6	1728	*/
AnnaBridge	158:1c57384330a6	1729	__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
AnnaBridge	158:1c57384330a6	1730	{
AnnaBridge	158:1c57384330a6	1731
AnnaBridge	158:1c57384330a6	1732	if ((int32_t)(IRQn) >= 0)
AnnaBridge	158:1c57384330a6	1733	{
AnnaBridge	158:1c57384330a6	1734	return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
AnnaBridge	158:1c57384330a6	1735	}
AnnaBridge	158:1c57384330a6	1736	else
AnnaBridge	158:1c57384330a6	1737	{
AnnaBridge	158:1c57384330a6	1738	return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
AnnaBridge	158:1c57384330a6	1739	}
AnnaBridge	158:1c57384330a6	1740	}
AnnaBridge	158:1c57384330a6	1741	#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
AnnaBridge	158:1c57384330a6	1742
AnnaBridge	158:1c57384330a6	1743	/@} end of CMSIS_Core_NVICFunctions /
AnnaBridge	158:1c57384330a6	1744
Anna Bridge	160:5571c4ff569f	1745	/* ########################## MPU functions #################################### */
Anna Bridge	160:5571c4ff569f	1746
Anna Bridge	160:5571c4ff569f	1747	#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
Anna Bridge	160:5571c4ff569f	1748
Anna Bridge	160:5571c4ff569f	1749	#include "mpu_armv8.h"
Anna Bridge	160:5571c4ff569f	1750
Anna Bridge	160:5571c4ff569f	1751	#endif
AnnaBridge	158:1c57384330a6	1752
AnnaBridge	158:1c57384330a6	1753	/* ########################## FPU functions #################################### */
AnnaBridge	158:1c57384330a6	1754	/**
AnnaBridge	158:1c57384330a6	1755	\ingroup CMSIS_Core_FunctionInterface
AnnaBridge	158:1c57384330a6	1756	\defgroup CMSIS_Core_FpuFunctions FPU Functions
AnnaBridge	158:1c57384330a6	1757	\brief Function that provides FPU type.
AnnaBridge	158:1c57384330a6	1758	@{
AnnaBridge	158:1c57384330a6	1759	*/
AnnaBridge	158:1c57384330a6	1760
AnnaBridge	158:1c57384330a6	1761	/**
AnnaBridge	158:1c57384330a6	1762	\brief get FPU type
AnnaBridge	158:1c57384330a6	1763	\details returns the FPU type
AnnaBridge	158:1c57384330a6	1764	\returns
AnnaBridge	158:1c57384330a6	1765	- \b 0: No FPU
AnnaBridge	158:1c57384330a6	1766	- \b 1: Single precision FPU
AnnaBridge	158:1c57384330a6	1767	- \b 2: Double + Single precision FPU
AnnaBridge	158:1c57384330a6	1768	*/
AnnaBridge	158:1c57384330a6	1769	__STATIC_INLINE uint32_t SCB_GetFPUType(void)
AnnaBridge	158:1c57384330a6	1770	{
AnnaBridge	158:1c57384330a6	1771	return 0U; /* No FPU */
AnnaBridge	158:1c57384330a6	1772	}
AnnaBridge	158:1c57384330a6	1773
AnnaBridge	158:1c57384330a6	1774
AnnaBridge	158:1c57384330a6	1775	/@} end of CMSIS_Core_FpuFunctions /
AnnaBridge	158:1c57384330a6	1776
AnnaBridge	158:1c57384330a6	1777
AnnaBridge	158:1c57384330a6	1778
AnnaBridge	158:1c57384330a6	1779	/* ########################## SAU functions #################################### */
AnnaBridge	158:1c57384330a6	1780	/**
AnnaBridge	158:1c57384330a6	1781	\ingroup CMSIS_Core_FunctionInterface
AnnaBridge	158:1c57384330a6	1782	\defgroup CMSIS_Core_SAUFunctions SAU Functions
AnnaBridge	158:1c57384330a6	1783	\brief Functions that configure the SAU.
AnnaBridge	158:1c57384330a6	1784	@{
AnnaBridge	158:1c57384330a6	1785	*/
AnnaBridge	158:1c57384330a6	1786
AnnaBridge	158:1c57384330a6	1787	#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
AnnaBridge	158:1c57384330a6	1788
AnnaBridge	158:1c57384330a6	1789	/**
AnnaBridge	158:1c57384330a6	1790	\brief Enable SAU
AnnaBridge	158:1c57384330a6	1791	\details Enables the Security Attribution Unit (SAU).
AnnaBridge	158:1c57384330a6	1792	*/
AnnaBridge	158:1c57384330a6	1793	__STATIC_INLINE void TZ_SAU_Enable(void)
AnnaBridge	158:1c57384330a6	1794	{
AnnaBridge	158:1c57384330a6	1795	SAU->CTRL \|= (SAU_CTRL_ENABLE_Msk);
AnnaBridge	158:1c57384330a6	1796	}
AnnaBridge	158:1c57384330a6	1797
AnnaBridge	158:1c57384330a6	1798
AnnaBridge	158:1c57384330a6	1799
AnnaBridge	158:1c57384330a6	1800	/**
AnnaBridge	158:1c57384330a6	1801	\brief Disable SAU
AnnaBridge	158:1c57384330a6	1802	\details Disables the Security Attribution Unit (SAU).
AnnaBridge	158:1c57384330a6	1803	*/
AnnaBridge	158:1c57384330a6	1804	__STATIC_INLINE void TZ_SAU_Disable(void)
AnnaBridge	158:1c57384330a6	1805	{
AnnaBridge	158:1c57384330a6	1806	SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
AnnaBridge	158:1c57384330a6	1807	}
AnnaBridge	158:1c57384330a6	1808
AnnaBridge	158:1c57384330a6	1809	#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
AnnaBridge	158:1c57384330a6	1810
AnnaBridge	158:1c57384330a6	1811	/@} end of CMSIS_Core_SAUFunctions /
AnnaBridge	158:1c57384330a6	1812
AnnaBridge	158:1c57384330a6	1813
AnnaBridge	158:1c57384330a6	1814
AnnaBridge	158:1c57384330a6	1815
AnnaBridge	158:1c57384330a6	1816	/* ################################## SysTick function ############################################ */
AnnaBridge	158:1c57384330a6	1817	/**
AnnaBridge	158:1c57384330a6	1818	\ingroup CMSIS_Core_FunctionInterface
AnnaBridge	158:1c57384330a6	1819	\defgroup CMSIS_Core_SysTickFunctions SysTick Functions
AnnaBridge	158:1c57384330a6	1820	\brief Functions that configure the System.
AnnaBridge	158:1c57384330a6	1821	@{
AnnaBridge	158:1c57384330a6	1822	*/
AnnaBridge	158:1c57384330a6	1823
AnnaBridge	158:1c57384330a6	1824	#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
AnnaBridge	158:1c57384330a6	1825
AnnaBridge	158:1c57384330a6	1826	/**
AnnaBridge	158:1c57384330a6	1827	\brief System Tick Configuration
AnnaBridge	158:1c57384330a6	1828	\details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
AnnaBridge	158:1c57384330a6	1829	Counter is in free running mode to generate periodic interrupts.
AnnaBridge	158:1c57384330a6	1830	\param [in] ticks Number of ticks between two interrupts.
AnnaBridge	158:1c57384330a6	1831	\return 0 Function succeeded.
AnnaBridge	158:1c57384330a6	1832	\return 1 Function failed.
AnnaBridge	158:1c57384330a6	1833	\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
AnnaBridge	158:1c57384330a6	1834	function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
AnnaBridge	158:1c57384330a6	1835	must contain a vendor-specific implementation of this function.
AnnaBridge	158:1c57384330a6	1836	*/
AnnaBridge	158:1c57384330a6	1837	__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
AnnaBridge	158:1c57384330a6	1838	{
AnnaBridge	158:1c57384330a6	1839	if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
AnnaBridge	158:1c57384330a6	1840	{
AnnaBridge	158:1c57384330a6	1841	return (1UL); /* Reload value impossible */
AnnaBridge	158:1c57384330a6	1842	}
AnnaBridge	158:1c57384330a6	1843
AnnaBridge	158:1c57384330a6	1844	SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
AnnaBridge	158:1c57384330a6	1845	NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
AnnaBridge	158:1c57384330a6	1846	SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
AnnaBridge	158:1c57384330a6	1847	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk \|
AnnaBridge	158:1c57384330a6	1848	SysTick_CTRL_TICKINT_Msk \|
AnnaBridge	158:1c57384330a6	1849	SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
AnnaBridge	158:1c57384330a6	1850	return (0UL); /* Function successful */
AnnaBridge	158:1c57384330a6	1851	}
AnnaBridge	158:1c57384330a6	1852
AnnaBridge	158:1c57384330a6	1853	#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
AnnaBridge	158:1c57384330a6	1854	/**
AnnaBridge	158:1c57384330a6	1855	\brief System Tick Configuration (non-secure)
AnnaBridge	158:1c57384330a6	1856	\details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
AnnaBridge	158:1c57384330a6	1857	Counter is in free running mode to generate periodic interrupts.
AnnaBridge	158:1c57384330a6	1858	\param [in] ticks Number of ticks between two interrupts.
AnnaBridge	158:1c57384330a6	1859	\return 0 Function succeeded.
AnnaBridge	158:1c57384330a6	1860	\return 1 Function failed.
AnnaBridge	158:1c57384330a6	1861	\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
AnnaBridge	158:1c57384330a6	1862	function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
AnnaBridge	158:1c57384330a6	1863	must contain a vendor-specific implementation of this function.
AnnaBridge	158:1c57384330a6	1864
AnnaBridge	158:1c57384330a6	1865	*/
AnnaBridge	158:1c57384330a6	1866	__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
AnnaBridge	158:1c57384330a6	1867	{
AnnaBridge	158:1c57384330a6	1868	if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
AnnaBridge	158:1c57384330a6	1869	{
AnnaBridge	158:1c57384330a6	1870	return (1UL); /* Reload value impossible */
AnnaBridge	158:1c57384330a6	1871	}
AnnaBridge	158:1c57384330a6	1872
AnnaBridge	158:1c57384330a6	1873	SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
AnnaBridge	158:1c57384330a6	1874	TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
AnnaBridge	158:1c57384330a6	1875	SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */
AnnaBridge	158:1c57384330a6	1876	SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk \|
AnnaBridge	158:1c57384330a6	1877	SysTick_CTRL_TICKINT_Msk \|
AnnaBridge	158:1c57384330a6	1878	SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
AnnaBridge	158:1c57384330a6	1879	return (0UL); /* Function successful */
AnnaBridge	158:1c57384330a6	1880	}
AnnaBridge	158:1c57384330a6	1881	#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
AnnaBridge	158:1c57384330a6	1882
AnnaBridge	158:1c57384330a6	1883	#endif
AnnaBridge	158:1c57384330a6	1884
AnnaBridge	158:1c57384330a6	1885	/@} end of CMSIS_Core_SysTickFunctions /
AnnaBridge	158:1c57384330a6	1886
AnnaBridge	158:1c57384330a6	1887
AnnaBridge	158:1c57384330a6	1888
AnnaBridge	158:1c57384330a6	1889
AnnaBridge	158:1c57384330a6	1890	#ifdef __cplusplus
AnnaBridge	158:1c57384330a6	1891	}
AnnaBridge	158:1c57384330a6	1892	#endif
AnnaBridge	158:1c57384330a6	1893
AnnaBridge	158:1c57384330a6	1894	#endif /* __CORE_ARMV8MBL_H_DEPENDANT */
AnnaBridge	158:1c57384330a6	1895
AnnaBridge	158:1c57384330a6	1896	#endif /* __CMSIS_GENERIC */