The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

Committer:
AnnaBridge
Date:
Thu Nov 08 11:45:42 2018 +0000
Revision:
171:3a7713b1edbc
Parent:
TARGET_NUCLEO_F207ZG/TARGET_STM/TARGET_STM32F2/device/stm32f2xx_ll_adc.h@145:64910690c574
mbed library. Release version 164

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 145:64910690c574 1 /**
AnnaBridge 145:64910690c574 2 ******************************************************************************
AnnaBridge 145:64910690c574 3 * @file stm32f2xx_ll_adc.h
AnnaBridge 145:64910690c574 4 * @author MCD Application Team
AnnaBridge 145:64910690c574 5 * @version V1.2.1
AnnaBridge 145:64910690c574 6 * @date 14-April-2017
AnnaBridge 145:64910690c574 7 * @brief Header file of ADC LL module.
AnnaBridge 145:64910690c574 8 ******************************************************************************
AnnaBridge 145:64910690c574 9 * @attention
AnnaBridge 145:64910690c574 10 *
AnnaBridge 145:64910690c574 11 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
AnnaBridge 145:64910690c574 12 *
AnnaBridge 145:64910690c574 13 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 145:64910690c574 14 * are permitted provided that the following conditions are met:
AnnaBridge 145:64910690c574 15 * 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge 145:64910690c574 16 * this list of conditions and the following disclaimer.
AnnaBridge 145:64910690c574 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge 145:64910690c574 18 * this list of conditions and the following disclaimer in the documentation
AnnaBridge 145:64910690c574 19 * and/or other materials provided with the distribution.
AnnaBridge 145:64910690c574 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge 145:64910690c574 21 * may be used to endorse or promote products derived from this software
AnnaBridge 145:64910690c574 22 * without specific prior written permission.
AnnaBridge 145:64910690c574 23 *
AnnaBridge 145:64910690c574 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge 145:64910690c574 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge 145:64910690c574 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 145:64910690c574 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge 145:64910690c574 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge 145:64910690c574 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge 145:64910690c574 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge 145:64910690c574 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge 145:64910690c574 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge 145:64910690c574 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 145:64910690c574 34 *
AnnaBridge 145:64910690c574 35 ******************************************************************************
AnnaBridge 145:64910690c574 36 */
AnnaBridge 145:64910690c574 37
AnnaBridge 145:64910690c574 38 /* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge 145:64910690c574 39 #ifndef __STM32F2xx_LL_ADC_H
AnnaBridge 145:64910690c574 40 #define __STM32F2xx_LL_ADC_H
AnnaBridge 145:64910690c574 41
AnnaBridge 145:64910690c574 42 #ifdef __cplusplus
AnnaBridge 145:64910690c574 43 extern "C" {
AnnaBridge 145:64910690c574 44 #endif
AnnaBridge 145:64910690c574 45
AnnaBridge 145:64910690c574 46 /* Includes ------------------------------------------------------------------*/
AnnaBridge 145:64910690c574 47 #include "stm32f2xx.h"
AnnaBridge 145:64910690c574 48
AnnaBridge 145:64910690c574 49 /** @addtogroup STM32F2xx_LL_Driver
AnnaBridge 145:64910690c574 50 * @{
AnnaBridge 145:64910690c574 51 */
AnnaBridge 145:64910690c574 52
AnnaBridge 145:64910690c574 53 #if defined (ADC1) || defined (ADC2) || defined (ADC3)
AnnaBridge 145:64910690c574 54
AnnaBridge 145:64910690c574 55 /** @defgroup ADC_LL ADC
AnnaBridge 145:64910690c574 56 * @{
AnnaBridge 145:64910690c574 57 */
AnnaBridge 145:64910690c574 58
AnnaBridge 145:64910690c574 59 /* Private types -------------------------------------------------------------*/
AnnaBridge 145:64910690c574 60 /* Private variables ---------------------------------------------------------*/
AnnaBridge 145:64910690c574 61
AnnaBridge 145:64910690c574 62 /* Private constants ---------------------------------------------------------*/
AnnaBridge 145:64910690c574 63 /** @defgroup ADC_LL_Private_Constants ADC Private Constants
AnnaBridge 145:64910690c574 64 * @{
AnnaBridge 145:64910690c574 65 */
AnnaBridge 145:64910690c574 66
AnnaBridge 145:64910690c574 67 /* Internal mask for ADC group regular sequencer: */
AnnaBridge 145:64910690c574 68 /* To select into literal LL_ADC_REG_RANK_x the relevant bits for: */
AnnaBridge 145:64910690c574 69 /* - sequencer register offset */
AnnaBridge 145:64910690c574 70 /* - sequencer rank bits position into the selected register */
AnnaBridge 145:64910690c574 71
AnnaBridge 145:64910690c574 72 /* Internal register offset for ADC group regular sequencer configuration */
AnnaBridge 145:64910690c574 73 /* (offset placed into a spare area of literal definition) */
AnnaBridge 145:64910690c574 74 #define ADC_SQR1_REGOFFSET 0x00000000U
AnnaBridge 145:64910690c574 75 #define ADC_SQR2_REGOFFSET 0x00000100U
AnnaBridge 145:64910690c574 76 #define ADC_SQR3_REGOFFSET 0x00000200U
AnnaBridge 145:64910690c574 77 #define ADC_SQR4_REGOFFSET 0x00000300U
AnnaBridge 145:64910690c574 78
AnnaBridge 145:64910690c574 79 #define ADC_REG_SQRX_REGOFFSET_MASK (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET)
AnnaBridge 145:64910690c574 80 #define ADC_REG_RANK_ID_SQRX_MASK (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
AnnaBridge 145:64910690c574 81
AnnaBridge 145:64910690c574 82 /* Definition of ADC group regular sequencer bits information to be inserted */
AnnaBridge 145:64910690c574 83 /* into ADC group regular sequencer ranks literals definition. */
AnnaBridge 145:64910690c574 84 #define ADC_REG_RANK_1_SQRX_BITOFFSET_POS ( 0U) /* Value equivalent to POSITION_VAL(ADC_SQR3_SQ1) */
AnnaBridge 145:64910690c574 85 #define ADC_REG_RANK_2_SQRX_BITOFFSET_POS ( 5U) /* Value equivalent to POSITION_VAL(ADC_SQR3_SQ2) */
AnnaBridge 145:64910690c574 86 #define ADC_REG_RANK_3_SQRX_BITOFFSET_POS (10U) /* Value equivalent to POSITION_VAL(ADC_SQR3_SQ3) */
AnnaBridge 145:64910690c574 87 #define ADC_REG_RANK_4_SQRX_BITOFFSET_POS (15U) /* Value equivalent to POSITION_VAL(ADC_SQR3_SQ4) */
AnnaBridge 145:64910690c574 88 #define ADC_REG_RANK_5_SQRX_BITOFFSET_POS (20U) /* Value equivalent to POSITION_VAL(ADC_SQR3_SQ5) */
AnnaBridge 145:64910690c574 89 #define ADC_REG_RANK_6_SQRX_BITOFFSET_POS (25U) /* Value equivalent to POSITION_VAL(ADC_SQR3_SQ6) */
AnnaBridge 145:64910690c574 90 #define ADC_REG_RANK_7_SQRX_BITOFFSET_POS ( 0U) /* Value equivalent to POSITION_VAL(ADC_SQR2_SQ7) */
AnnaBridge 145:64910690c574 91 #define ADC_REG_RANK_8_SQRX_BITOFFSET_POS ( 5U) /* Value equivalent to POSITION_VAL(ADC_SQR2_SQ8) */
AnnaBridge 145:64910690c574 92 #define ADC_REG_RANK_9_SQRX_BITOFFSET_POS (10U) /* Value equivalent to POSITION_VAL(ADC_SQR2_SQ9) */
AnnaBridge 145:64910690c574 93 #define ADC_REG_RANK_10_SQRX_BITOFFSET_POS (15U) /* Value equivalent to POSITION_VAL(ADC_SQR2_SQ10) */
AnnaBridge 145:64910690c574 94 #define ADC_REG_RANK_11_SQRX_BITOFFSET_POS (20U) /* Value equivalent to POSITION_VAL(ADC_SQR2_SQ11) */
AnnaBridge 145:64910690c574 95 #define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (25U) /* Value equivalent to POSITION_VAL(ADC_SQR2_SQ12) */
AnnaBridge 145:64910690c574 96 #define ADC_REG_RANK_13_SQRX_BITOFFSET_POS ( 0U) /* Value equivalent to POSITION_VAL(ADC_SQR1_SQ13) */
AnnaBridge 145:64910690c574 97 #define ADC_REG_RANK_14_SQRX_BITOFFSET_POS ( 5U) /* Value equivalent to POSITION_VAL(ADC_SQR1_SQ14) */
AnnaBridge 145:64910690c574 98 #define ADC_REG_RANK_15_SQRX_BITOFFSET_POS (10U) /* Value equivalent to POSITION_VAL(ADC_SQR1_SQ15) */
AnnaBridge 145:64910690c574 99 #define ADC_REG_RANK_16_SQRX_BITOFFSET_POS (15U) /* Value equivalent to POSITION_VAL(ADC_SQR1_SQ16) */
AnnaBridge 145:64910690c574 100
AnnaBridge 145:64910690c574 101 /* Internal mask for ADC group injected sequencer: */
AnnaBridge 145:64910690c574 102 /* To select into literal LL_ADC_INJ_RANK_x the relevant bits for: */
AnnaBridge 145:64910690c574 103 /* - data register offset */
AnnaBridge 145:64910690c574 104 /* - offset register offset */
AnnaBridge 145:64910690c574 105 /* - sequencer rank bits position into the selected register */
AnnaBridge 145:64910690c574 106
AnnaBridge 145:64910690c574 107 /* Internal register offset for ADC group injected data register */
AnnaBridge 145:64910690c574 108 /* (offset placed into a spare area of literal definition) */
AnnaBridge 145:64910690c574 109 #define ADC_JDR1_REGOFFSET 0x00000000U
AnnaBridge 145:64910690c574 110 #define ADC_JDR2_REGOFFSET 0x00000100U
AnnaBridge 145:64910690c574 111 #define ADC_JDR3_REGOFFSET 0x00000200U
AnnaBridge 145:64910690c574 112 #define ADC_JDR4_REGOFFSET 0x00000300U
AnnaBridge 145:64910690c574 113
AnnaBridge 145:64910690c574 114 /* Internal register offset for ADC group injected offset configuration */
AnnaBridge 145:64910690c574 115 /* (offset placed into a spare area of literal definition) */
AnnaBridge 145:64910690c574 116 #define ADC_JOFR1_REGOFFSET 0x00000000U
AnnaBridge 145:64910690c574 117 #define ADC_JOFR2_REGOFFSET 0x00001000U
AnnaBridge 145:64910690c574 118 #define ADC_JOFR3_REGOFFSET 0x00002000U
AnnaBridge 145:64910690c574 119 #define ADC_JOFR4_REGOFFSET 0x00003000U
AnnaBridge 145:64910690c574 120
AnnaBridge 145:64910690c574 121 #define ADC_INJ_JDRX_REGOFFSET_MASK (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET)
AnnaBridge 145:64910690c574 122 #define ADC_INJ_JOFRX_REGOFFSET_MASK (ADC_JOFR1_REGOFFSET | ADC_JOFR2_REGOFFSET | ADC_JOFR3_REGOFFSET | ADC_JOFR4_REGOFFSET)
AnnaBridge 145:64910690c574 123 #define ADC_INJ_RANK_ID_JSQR_MASK (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
AnnaBridge 145:64910690c574 124
AnnaBridge 145:64910690c574 125 /* Internal mask for ADC group regular trigger: */
AnnaBridge 145:64910690c574 126 /* To select into literal LL_ADC_REG_TRIG_x the relevant bits for: */
AnnaBridge 145:64910690c574 127 /* - regular trigger source */
AnnaBridge 145:64910690c574 128 /* - regular trigger edge */
AnnaBridge 145:64910690c574 129 #define ADC_REG_TRIG_EXT_EDGE_DEFAULT (ADC_CR2_EXTEN_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */
AnnaBridge 145:64910690c574 130
AnnaBridge 145:64910690c574 131 /* Mask containing trigger source masks for each of possible */
AnnaBridge 145:64910690c574 132 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
AnnaBridge 145:64910690c574 133 /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}. */
AnnaBridge 145:64910690c574 134 #define ADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CR2_EXTSEL) >> (4U * 0U)) | \
AnnaBridge 145:64910690c574 135 ((ADC_CR2_EXTSEL) >> (4U * 1U)) | \
AnnaBridge 145:64910690c574 136 ((ADC_CR2_EXTSEL) >> (4U * 2U)) | \
AnnaBridge 145:64910690c574 137 ((ADC_CR2_EXTSEL) >> (4U * 3U)))
AnnaBridge 145:64910690c574 138
AnnaBridge 145:64910690c574 139 /* Mask containing trigger edge masks for each of possible */
AnnaBridge 145:64910690c574 140 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
AnnaBridge 145:64910690c574 141 /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}. */
AnnaBridge 145:64910690c574 142 #define ADC_REG_TRIG_EDGE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CR2_EXTEN) >> (4U * 0U)) | \
AnnaBridge 145:64910690c574 143 ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) >> (4U * 1U)) | \
AnnaBridge 145:64910690c574 144 ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) >> (4U * 2U)) | \
AnnaBridge 145:64910690c574 145 ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) >> (4U * 3U)))
AnnaBridge 145:64910690c574 146
AnnaBridge 145:64910690c574 147 /* Definition of ADC group regular trigger bits information. */
AnnaBridge 145:64910690c574 148 #define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS (24U) /* Value equivalent to POSITION_VAL(ADC_CR2_EXTSEL) */
AnnaBridge 145:64910690c574 149 #define ADC_REG_TRIG_EXTEN_BITOFFSET_POS (28U) /* Value equivalent to POSITION_VAL(ADC_CR2_EXTEN) */
AnnaBridge 145:64910690c574 150
AnnaBridge 145:64910690c574 151
AnnaBridge 145:64910690c574 152
AnnaBridge 145:64910690c574 153 /* Internal mask for ADC group injected trigger: */
AnnaBridge 145:64910690c574 154 /* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for: */
AnnaBridge 145:64910690c574 155 /* - injected trigger source */
AnnaBridge 145:64910690c574 156 /* - injected trigger edge */
AnnaBridge 145:64910690c574 157 #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_CR2_JEXTEN_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */
AnnaBridge 145:64910690c574 158
AnnaBridge 145:64910690c574 159 /* Mask containing trigger source masks for each of possible */
AnnaBridge 145:64910690c574 160 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
AnnaBridge 145:64910690c574 161 /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}. */
AnnaBridge 145:64910690c574 162 #define ADC_INJ_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CR2_JEXTSEL) >> (4U * 0U)) | \
AnnaBridge 145:64910690c574 163 ((ADC_CR2_JEXTSEL) >> (4U * 1U)) | \
AnnaBridge 145:64910690c574 164 ((ADC_CR2_JEXTSEL) >> (4U * 2U)) | \
AnnaBridge 145:64910690c574 165 ((ADC_CR2_JEXTSEL) >> (4U * 3U)))
AnnaBridge 145:64910690c574 166
AnnaBridge 145:64910690c574 167 /* Mask containing trigger edge masks for each of possible */
AnnaBridge 145:64910690c574 168 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
AnnaBridge 145:64910690c574 169 /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}. */
AnnaBridge 145:64910690c574 170 #define ADC_INJ_TRIG_EDGE_MASK (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_CR2_JEXTEN) >> (4U * 0U)) | \
AnnaBridge 145:64910690c574 171 ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4U * 1U)) | \
AnnaBridge 145:64910690c574 172 ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4U * 2U)) | \
AnnaBridge 145:64910690c574 173 ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) >> (4U * 3U)))
AnnaBridge 145:64910690c574 174
AnnaBridge 145:64910690c574 175 /* Definition of ADC group injected trigger bits information. */
AnnaBridge 145:64910690c574 176 #define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS (16U) /* Value equivalent to POSITION_VAL(ADC_CR2_JEXTSEL) */
AnnaBridge 145:64910690c574 177 #define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS (20U) /* Value equivalent to POSITION_VAL(ADC_CR2_JEXTEN) */
AnnaBridge 145:64910690c574 178
AnnaBridge 145:64910690c574 179 /* Internal mask for ADC channel: */
AnnaBridge 145:64910690c574 180 /* To select into literal LL_ADC_CHANNEL_x the relevant bits for: */
AnnaBridge 145:64910690c574 181 /* - channel identifier defined by number */
AnnaBridge 145:64910690c574 182 /* - channel differentiation between external channels (connected to */
AnnaBridge 145:64910690c574 183 /* GPIO pins) and internal channels (connected to internal paths) */
AnnaBridge 145:64910690c574 184 /* - channel sampling time defined by SMPRx register offset */
AnnaBridge 145:64910690c574 185 /* and SMPx bits positions into SMPRx register */
AnnaBridge 145:64910690c574 186 #define ADC_CHANNEL_ID_NUMBER_MASK (ADC_CR1_AWDCH)
AnnaBridge 145:64910690c574 187 #define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS ( 0U)/* Value equivalent to POSITION_VAL(ADC_CHANNEL_ID_NUMBER_MASK) */
AnnaBridge 145:64910690c574 188 #define ADC_CHANNEL_ID_MASK (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK)
AnnaBridge 145:64910690c574 189 /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */
AnnaBridge 145:64910690c574 190 #define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 0x0000001FU /* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK >> POSITION_VAL(ADC_CHANNEL_NUMBER_MASK)) */
AnnaBridge 145:64910690c574 191
AnnaBridge 145:64910690c574 192 /* Channel differentiation between external and internal channels */
AnnaBridge 145:64910690c574 193 #define ADC_CHANNEL_ID_INTERNAL_CH 0x80000000U /* Marker of internal channel */
AnnaBridge 145:64910690c574 194 #define ADC_CHANNEL_ID_INTERNAL_CH_2 0x40000000U /* Marker of internal channel for other ADC instances, in case of different ADC internal channels mapped on same channel number on different ADC instances */
AnnaBridge 145:64910690c574 195 #define ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT 0x10000000U /* Dummy bit for driver internal usage, not used in ADC channel setting registers CR1 or SQRx */
AnnaBridge 145:64910690c574 196 #define ADC_CHANNEL_ID_INTERNAL_CH_MASK (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH_2 | ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT)
AnnaBridge 145:64910690c574 197
AnnaBridge 145:64910690c574 198 /* Internal register offset for ADC channel sampling time configuration */
AnnaBridge 145:64910690c574 199 /* (offset placed into a spare area of literal definition) */
AnnaBridge 145:64910690c574 200 #define ADC_SMPR1_REGOFFSET 0x00000000U
AnnaBridge 145:64910690c574 201 #define ADC_SMPR2_REGOFFSET 0x02000000U
AnnaBridge 145:64910690c574 202 #define ADC_CHANNEL_SMPRX_REGOFFSET_MASK (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)
AnnaBridge 145:64910690c574 203
AnnaBridge 145:64910690c574 204 #define ADC_CHANNEL_SMPx_BITOFFSET_MASK 0x01F00000U
AnnaBridge 145:64910690c574 205 #define ADC_CHANNEL_SMPx_BITOFFSET_POS (20U) /* Value equivalent to POSITION_VAL(ADC_CHANNEL_SMPx_BITOFFSET_MASK) */
AnnaBridge 145:64910690c574 206
AnnaBridge 145:64910690c574 207 /* Definition of channels ID number information to be inserted into */
AnnaBridge 145:64910690c574 208 /* channels literals definition. */
AnnaBridge 145:64910690c574 209 #define ADC_CHANNEL_0_NUMBER 0x00000000U
AnnaBridge 145:64910690c574 210 #define ADC_CHANNEL_1_NUMBER ( ADC_CR1_AWDCH_0)
AnnaBridge 145:64910690c574 211 #define ADC_CHANNEL_2_NUMBER ( ADC_CR1_AWDCH_1 )
AnnaBridge 145:64910690c574 212 #define ADC_CHANNEL_3_NUMBER ( ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)
AnnaBridge 145:64910690c574 213 #define ADC_CHANNEL_4_NUMBER ( ADC_CR1_AWDCH_2 )
AnnaBridge 145:64910690c574 214 #define ADC_CHANNEL_5_NUMBER ( ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0)
AnnaBridge 145:64910690c574 215 #define ADC_CHANNEL_6_NUMBER ( ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 )
AnnaBridge 145:64910690c574 216 #define ADC_CHANNEL_7_NUMBER ( ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)
AnnaBridge 145:64910690c574 217 #define ADC_CHANNEL_8_NUMBER ( ADC_CR1_AWDCH_3 )
AnnaBridge 145:64910690c574 218 #define ADC_CHANNEL_9_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_0)
AnnaBridge 145:64910690c574 219 #define ADC_CHANNEL_10_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1 )
AnnaBridge 145:64910690c574 220 #define ADC_CHANNEL_11_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)
AnnaBridge 145:64910690c574 221 #define ADC_CHANNEL_12_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 )
AnnaBridge 145:64910690c574 222 #define ADC_CHANNEL_13_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0)
AnnaBridge 145:64910690c574 223 #define ADC_CHANNEL_14_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 )
AnnaBridge 145:64910690c574 224 #define ADC_CHANNEL_15_NUMBER ( ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)
AnnaBridge 145:64910690c574 225 #define ADC_CHANNEL_16_NUMBER (ADC_CR1_AWDCH_4 )
AnnaBridge 145:64910690c574 226 #define ADC_CHANNEL_17_NUMBER (ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_0)
AnnaBridge 145:64910690c574 227 #define ADC_CHANNEL_18_NUMBER (ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_1 )
AnnaBridge 145:64910690c574 228
AnnaBridge 145:64910690c574 229 /* Definition of channels sampling time information to be inserted into */
AnnaBridge 145:64910690c574 230 /* channels literals definition. */
AnnaBridge 145:64910690c574 231 #define ADC_CHANNEL_0_SMP (ADC_SMPR2_REGOFFSET | (( 0U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP0) */
AnnaBridge 145:64910690c574 232 #define ADC_CHANNEL_1_SMP (ADC_SMPR2_REGOFFSET | (( 3U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP1) */
AnnaBridge 145:64910690c574 233 #define ADC_CHANNEL_2_SMP (ADC_SMPR2_REGOFFSET | (( 6U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP2) */
AnnaBridge 145:64910690c574 234 #define ADC_CHANNEL_3_SMP (ADC_SMPR2_REGOFFSET | (( 9U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP3) */
AnnaBridge 145:64910690c574 235 #define ADC_CHANNEL_4_SMP (ADC_SMPR2_REGOFFSET | ((12U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP4) */
AnnaBridge 145:64910690c574 236 #define ADC_CHANNEL_5_SMP (ADC_SMPR2_REGOFFSET | ((15U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP5) */
AnnaBridge 145:64910690c574 237 #define ADC_CHANNEL_6_SMP (ADC_SMPR2_REGOFFSET | ((18U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP6) */
AnnaBridge 145:64910690c574 238 #define ADC_CHANNEL_7_SMP (ADC_SMPR2_REGOFFSET | ((21U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP7) */
AnnaBridge 145:64910690c574 239 #define ADC_CHANNEL_8_SMP (ADC_SMPR2_REGOFFSET | ((24U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP8) */
AnnaBridge 145:64910690c574 240 #define ADC_CHANNEL_9_SMP (ADC_SMPR2_REGOFFSET | ((27U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP9) */
AnnaBridge 145:64910690c574 241 #define ADC_CHANNEL_10_SMP (ADC_SMPR1_REGOFFSET | (( 0U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP10) */
AnnaBridge 145:64910690c574 242 #define ADC_CHANNEL_11_SMP (ADC_SMPR1_REGOFFSET | (( 3U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP11) */
AnnaBridge 145:64910690c574 243 #define ADC_CHANNEL_12_SMP (ADC_SMPR1_REGOFFSET | (( 6U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP12) */
AnnaBridge 145:64910690c574 244 #define ADC_CHANNEL_13_SMP (ADC_SMPR1_REGOFFSET | (( 9U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP13) */
AnnaBridge 145:64910690c574 245 #define ADC_CHANNEL_14_SMP (ADC_SMPR1_REGOFFSET | ((12U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP14) */
AnnaBridge 145:64910690c574 246 #define ADC_CHANNEL_15_SMP (ADC_SMPR1_REGOFFSET | ((15U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP15) */
AnnaBridge 145:64910690c574 247 #define ADC_CHANNEL_16_SMP (ADC_SMPR1_REGOFFSET | ((18U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP16) */
AnnaBridge 145:64910690c574 248 #define ADC_CHANNEL_17_SMP (ADC_SMPR1_REGOFFSET | ((21U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP17) */
AnnaBridge 145:64910690c574 249 #define ADC_CHANNEL_18_SMP (ADC_SMPR1_REGOFFSET | ((24U) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP18) */
AnnaBridge 145:64910690c574 250
AnnaBridge 145:64910690c574 251 /* Internal mask for ADC analog watchdog: */
AnnaBridge 145:64910690c574 252 /* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for: */
AnnaBridge 145:64910690c574 253 /* (concatenation of multiple bits used in different analog watchdogs, */
AnnaBridge 145:64910690c574 254 /* (feature of several watchdogs not available on all STM32 families)). */
AnnaBridge 145:64910690c574 255 /* - analog watchdog 1: monitored channel defined by number, */
AnnaBridge 145:64910690c574 256 /* selection of ADC group (ADC groups regular and-or injected). */
AnnaBridge 145:64910690c574 257
AnnaBridge 145:64910690c574 258 /* Internal register offset for ADC analog watchdog channel configuration */
AnnaBridge 145:64910690c574 259 #define ADC_AWD_CR1_REGOFFSET 0x00000000U
AnnaBridge 145:64910690c574 260
AnnaBridge 145:64910690c574 261 #define ADC_AWD_CRX_REGOFFSET_MASK (ADC_AWD_CR1_REGOFFSET)
AnnaBridge 145:64910690c574 262
AnnaBridge 145:64910690c574 263 #define ADC_AWD_CR1_CHANNEL_MASK (ADC_CR1_AWDCH | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)
AnnaBridge 145:64910690c574 264 #define ADC_AWD_CR_ALL_CHANNEL_MASK (ADC_AWD_CR1_CHANNEL_MASK)
AnnaBridge 145:64910690c574 265
AnnaBridge 145:64910690c574 266 /* Internal register offset for ADC analog watchdog threshold configuration */
AnnaBridge 145:64910690c574 267 #define ADC_AWD_TR1_HIGH_REGOFFSET 0x00000000U
AnnaBridge 145:64910690c574 268 #define ADC_AWD_TR1_LOW_REGOFFSET 0x00000001U
AnnaBridge 145:64910690c574 269 #define ADC_AWD_TRX_REGOFFSET_MASK (ADC_AWD_TR1_HIGH_REGOFFSET | ADC_AWD_TR1_LOW_REGOFFSET)
AnnaBridge 145:64910690c574 270
AnnaBridge 145:64910690c574 271 /* ADC registers bits positions */
AnnaBridge 145:64910690c574 272 #define ADC_CR1_RES_BITOFFSET_POS (24U) /* Value equivalent to POSITION_VAL(ADC_CR1_RES) */
AnnaBridge 145:64910690c574 273 #define ADC_TR_HT_BITOFFSET_POS (16U) /* Value equivalent to POSITION_VAL(ADC_TR_HT) */
AnnaBridge 145:64910690c574 274 /**
AnnaBridge 145:64910690c574 275 * @}
AnnaBridge 145:64910690c574 276 */
AnnaBridge 145:64910690c574 277
AnnaBridge 145:64910690c574 278
AnnaBridge 145:64910690c574 279 /* Private macros ------------------------------------------------------------*/
AnnaBridge 145:64910690c574 280 /** @defgroup ADC_LL_Private_Macros ADC Private Macros
AnnaBridge 145:64910690c574 281 * @{
AnnaBridge 145:64910690c574 282 */
AnnaBridge 145:64910690c574 283
AnnaBridge 145:64910690c574 284 /**
AnnaBridge 145:64910690c574 285 * @brief Driver macro reserved for internal use: isolate bits with the
AnnaBridge 145:64910690c574 286 * selected mask and shift them to the register LSB
AnnaBridge 145:64910690c574 287 * (shift mask on register position bit 0).
AnnaBridge 145:64910690c574 288 * @param __BITS__ Bits in register 32 bits
AnnaBridge 145:64910690c574 289 * @param __MASK__ Mask in register 32 bits
AnnaBridge 145:64910690c574 290 * @retval Bits in register 32 bits
AnnaBridge 145:64910690c574 291 */
AnnaBridge 145:64910690c574 292 #define __ADC_MASK_SHIFT(__BITS__, __MASK__) \
AnnaBridge 145:64910690c574 293 (((__BITS__) & (__MASK__)) >> POSITION_VAL((__MASK__)))
AnnaBridge 145:64910690c574 294
AnnaBridge 145:64910690c574 295 /**
AnnaBridge 145:64910690c574 296 * @brief Driver macro reserved for internal use: set a pointer to
AnnaBridge 145:64910690c574 297 * a register from a register basis from which an offset
AnnaBridge 145:64910690c574 298 * is applied.
AnnaBridge 145:64910690c574 299 * @param __REG__ Register basis from which the offset is applied.
AnnaBridge 145:64910690c574 300 * @param __REG_OFFFSET__ Offset to be applied (unit: number of registers).
AnnaBridge 145:64910690c574 301 * @retval Pointer to register address
AnnaBridge 145:64910690c574 302 */
AnnaBridge 145:64910690c574 303 #define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__) \
AnnaBridge 145:64910690c574 304 ((uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2U))))
AnnaBridge 145:64910690c574 305
AnnaBridge 145:64910690c574 306 /**
AnnaBridge 145:64910690c574 307 * @}
AnnaBridge 145:64910690c574 308 */
AnnaBridge 145:64910690c574 309
AnnaBridge 145:64910690c574 310
AnnaBridge 145:64910690c574 311 /* Exported types ------------------------------------------------------------*/
AnnaBridge 145:64910690c574 312 #if defined(USE_FULL_LL_DRIVER)
AnnaBridge 145:64910690c574 313 /** @defgroup ADC_LL_ES_INIT ADC Exported Init structure
AnnaBridge 145:64910690c574 314 * @{
AnnaBridge 145:64910690c574 315 */
AnnaBridge 145:64910690c574 316
AnnaBridge 145:64910690c574 317 /**
AnnaBridge 145:64910690c574 318 * @brief Structure definition of some features of ADC common parameters
AnnaBridge 145:64910690c574 319 * and multimode
AnnaBridge 145:64910690c574 320 * (all ADC instances belonging to the same ADC common instance).
AnnaBridge 145:64910690c574 321 * @note The setting of these parameters by function @ref LL_ADC_CommonInit()
AnnaBridge 145:64910690c574 322 * is conditioned to ADC instances state (all ADC instances
AnnaBridge 145:64910690c574 323 * sharing the same ADC common instance):
AnnaBridge 145:64910690c574 324 * All ADC instances sharing the same ADC common instance must be
AnnaBridge 145:64910690c574 325 * disabled.
AnnaBridge 145:64910690c574 326 */
AnnaBridge 145:64910690c574 327 typedef struct
AnnaBridge 145:64910690c574 328 {
AnnaBridge 145:64910690c574 329 uint32_t CommonClock; /*!< Set parameter common to several ADC: Clock source and prescaler.
AnnaBridge 145:64910690c574 330 This parameter can be a value of @ref ADC_LL_EC_COMMON_CLOCK_SOURCE
AnnaBridge 145:64910690c574 331
AnnaBridge 145:64910690c574 332 This feature can be modified afterwards using unitary function @ref LL_ADC_SetCommonClock(). */
AnnaBridge 145:64910690c574 333
AnnaBridge 145:64910690c574 334 uint32_t Multimode; /*!< Set ADC multimode configuration to operate in independent mode or multimode (for devices with several ADC instances).
AnnaBridge 145:64910690c574 335 This parameter can be a value of @ref ADC_LL_EC_MULTI_MODE
AnnaBridge 145:64910690c574 336
AnnaBridge 145:64910690c574 337 This feature can be modified afterwards using unitary function @ref LL_ADC_SetMultimode(). */
AnnaBridge 145:64910690c574 338
AnnaBridge 145:64910690c574 339 uint32_t MultiDMATransfer; /*!< Set ADC multimode conversion data transfer: no transfer or transfer by DMA.
AnnaBridge 145:64910690c574 340 This parameter can be a value of @ref ADC_LL_EC_MULTI_DMA_TRANSFER
AnnaBridge 145:64910690c574 341
AnnaBridge 145:64910690c574 342 This feature can be modified afterwards using unitary function @ref LL_ADC_SetMultiDMATransfer(). */
AnnaBridge 145:64910690c574 343
AnnaBridge 145:64910690c574 344 uint32_t MultiTwoSamplingDelay; /*!< Set ADC multimode delay between 2 sampling phases.
AnnaBridge 145:64910690c574 345 This parameter can be a value of @ref ADC_LL_EC_MULTI_TWOSMP_DELAY
AnnaBridge 145:64910690c574 346
AnnaBridge 145:64910690c574 347 This feature can be modified afterwards using unitary function @ref LL_ADC_SetMultiTwoSamplingDelay(). */
AnnaBridge 145:64910690c574 348
AnnaBridge 145:64910690c574 349 } LL_ADC_CommonInitTypeDef;
AnnaBridge 145:64910690c574 350
AnnaBridge 145:64910690c574 351 /**
AnnaBridge 145:64910690c574 352 * @brief Structure definition of some features of ADC instance.
AnnaBridge 145:64910690c574 353 * @note These parameters have an impact on ADC scope: ADC instance.
AnnaBridge 145:64910690c574 354 * Affects both group regular and group injected (availability
AnnaBridge 145:64910690c574 355 * of ADC group injected depends on STM32 families).
AnnaBridge 145:64910690c574 356 * Refer to corresponding unitary functions into
AnnaBridge 145:64910690c574 357 * @ref ADC_LL_EF_Configuration_ADC_Instance .
AnnaBridge 145:64910690c574 358 * @note The setting of these parameters by function @ref LL_ADC_Init()
AnnaBridge 145:64910690c574 359 * is conditioned to ADC state:
AnnaBridge 145:64910690c574 360 * ADC instance must be disabled.
AnnaBridge 145:64910690c574 361 * This condition is applied to all ADC features, for efficiency
AnnaBridge 145:64910690c574 362 * and compatibility over all STM32 families. However, the different
AnnaBridge 145:64910690c574 363 * features can be set under different ADC state conditions
AnnaBridge 145:64910690c574 364 * (setting possible with ADC enabled without conversion on going,
AnnaBridge 145:64910690c574 365 * ADC enabled with conversion on going, ...)
AnnaBridge 145:64910690c574 366 * Each feature can be updated afterwards with a unitary function
AnnaBridge 145:64910690c574 367 * and potentially with ADC in a different state than disabled,
AnnaBridge 145:64910690c574 368 * refer to description of each function for setting
AnnaBridge 145:64910690c574 369 * conditioned to ADC state.
AnnaBridge 145:64910690c574 370 */
AnnaBridge 145:64910690c574 371 typedef struct
AnnaBridge 145:64910690c574 372 {
AnnaBridge 145:64910690c574 373 uint32_t Resolution; /*!< Set ADC resolution.
AnnaBridge 145:64910690c574 374 This parameter can be a value of @ref ADC_LL_EC_RESOLUTION
AnnaBridge 145:64910690c574 375
AnnaBridge 145:64910690c574 376 This feature can be modified afterwards using unitary function @ref LL_ADC_SetResolution(). */
AnnaBridge 145:64910690c574 377
AnnaBridge 145:64910690c574 378 uint32_t DataAlignment; /*!< Set ADC conversion data alignment.
AnnaBridge 145:64910690c574 379 This parameter can be a value of @ref ADC_LL_EC_DATA_ALIGN
AnnaBridge 145:64910690c574 380
AnnaBridge 145:64910690c574 381 This feature can be modified afterwards using unitary function @ref LL_ADC_SetDataAlignment(). */
AnnaBridge 145:64910690c574 382
AnnaBridge 145:64910690c574 383 uint32_t SequencersScanMode; /*!< Set ADC scan selection.
AnnaBridge 145:64910690c574 384 This parameter can be a value of @ref ADC_LL_EC_SCAN_SELECTION
AnnaBridge 145:64910690c574 385
AnnaBridge 145:64910690c574 386 This feature can be modified afterwards using unitary function @ref LL_ADC_SetSequencersScanMode(). */
AnnaBridge 145:64910690c574 387
AnnaBridge 145:64910690c574 388 } LL_ADC_InitTypeDef;
AnnaBridge 145:64910690c574 389
AnnaBridge 145:64910690c574 390 /**
AnnaBridge 145:64910690c574 391 * @brief Structure definition of some features of ADC group regular.
AnnaBridge 145:64910690c574 392 * @note These parameters have an impact on ADC scope: ADC group regular.
AnnaBridge 145:64910690c574 393 * Refer to corresponding unitary functions into
AnnaBridge 145:64910690c574 394 * @ref ADC_LL_EF_Configuration_ADC_Group_Regular
AnnaBridge 145:64910690c574 395 * (functions with prefix "REG").
AnnaBridge 145:64910690c574 396 * @note The setting of these parameters by function @ref LL_ADC_REG_Init()
AnnaBridge 145:64910690c574 397 * is conditioned to ADC state:
AnnaBridge 145:64910690c574 398 * ADC instance must be disabled.
AnnaBridge 145:64910690c574 399 * This condition is applied to all ADC features, for efficiency
AnnaBridge 145:64910690c574 400 * and compatibility over all STM32 families. However, the different
AnnaBridge 145:64910690c574 401 * features can be set under different ADC state conditions
AnnaBridge 145:64910690c574 402 * (setting possible with ADC enabled without conversion on going,
AnnaBridge 145:64910690c574 403 * ADC enabled with conversion on going, ...)
AnnaBridge 145:64910690c574 404 * Each feature can be updated afterwards with a unitary function
AnnaBridge 145:64910690c574 405 * and potentially with ADC in a different state than disabled,
AnnaBridge 145:64910690c574 406 * refer to description of each function for setting
AnnaBridge 145:64910690c574 407 * conditioned to ADC state.
AnnaBridge 145:64910690c574 408 */
AnnaBridge 145:64910690c574 409 typedef struct
AnnaBridge 145:64910690c574 410 {
AnnaBridge 145:64910690c574 411 uint32_t TriggerSource; /*!< Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).
AnnaBridge 145:64910690c574 412 This parameter can be a value of @ref ADC_LL_EC_REG_TRIGGER_SOURCE
AnnaBridge 145:64910690c574 413 @note On this STM32 serie, setting of external trigger edge is performed
AnnaBridge 145:64910690c574 414 using function @ref LL_ADC_REG_StartConversionExtTrig().
AnnaBridge 145:64910690c574 415
AnnaBridge 145:64910690c574 416 This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetTriggerSource(). */
AnnaBridge 145:64910690c574 417
AnnaBridge 145:64910690c574 418 uint32_t SequencerLength; /*!< Set ADC group regular sequencer length.
AnnaBridge 145:64910690c574 419 This parameter can be a value of @ref ADC_LL_EC_REG_SEQ_SCAN_LENGTH
AnnaBridge 145:64910690c574 420 @note This parameter is discarded if scan mode is disabled (refer to parameter 'ADC_SequencersScanMode').
AnnaBridge 145:64910690c574 421
AnnaBridge 145:64910690c574 422 This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetSequencerLength(). */
AnnaBridge 145:64910690c574 423
AnnaBridge 145:64910690c574 424 uint32_t SequencerDiscont; /*!< Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.
AnnaBridge 145:64910690c574 425 This parameter can be a value of @ref ADC_LL_EC_REG_SEQ_DISCONT_MODE
AnnaBridge 145:64910690c574 426 @note This parameter has an effect only if group regular sequencer is enabled
AnnaBridge 145:64910690c574 427 (scan length of 2 ranks or more).
AnnaBridge 145:64910690c574 428
AnnaBridge 145:64910690c574 429 This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetSequencerDiscont(). */
AnnaBridge 145:64910690c574 430
AnnaBridge 145:64910690c574 431 uint32_t ContinuousMode; /*!< Set ADC continuous conversion mode on ADC group regular, whether ADC conversions are performed in single mode (one conversion per trigger) or in continuous mode (after the first trigger, following conversions launched successively automatically).
AnnaBridge 145:64910690c574 432 This parameter can be a value of @ref ADC_LL_EC_REG_CONTINUOUS_MODE
AnnaBridge 145:64910690c574 433 Note: It is not possible to enable both ADC group regular continuous mode and discontinuous mode.
AnnaBridge 145:64910690c574 434
AnnaBridge 145:64910690c574 435 This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetContinuousMode(). */
AnnaBridge 145:64910690c574 436
AnnaBridge 145:64910690c574 437 uint32_t DMATransfer; /*!< Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode.
AnnaBridge 145:64910690c574 438 This parameter can be a value of @ref ADC_LL_EC_REG_DMA_TRANSFER
AnnaBridge 145:64910690c574 439
AnnaBridge 145:64910690c574 440 This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetDMATransfer(). */
AnnaBridge 145:64910690c574 441
AnnaBridge 145:64910690c574 442 } LL_ADC_REG_InitTypeDef;
AnnaBridge 145:64910690c574 443
AnnaBridge 145:64910690c574 444 /**
AnnaBridge 145:64910690c574 445 * @brief Structure definition of some features of ADC group injected.
AnnaBridge 145:64910690c574 446 * @note These parameters have an impact on ADC scope: ADC group injected.
AnnaBridge 145:64910690c574 447 * Refer to corresponding unitary functions into
AnnaBridge 145:64910690c574 448 * @ref ADC_LL_EF_Configuration_ADC_Group_Regular
AnnaBridge 145:64910690c574 449 * (functions with prefix "INJ").
AnnaBridge 145:64910690c574 450 * @note The setting of these parameters by function @ref LL_ADC_INJ_Init()
AnnaBridge 145:64910690c574 451 * is conditioned to ADC state:
AnnaBridge 145:64910690c574 452 * ADC instance must be disabled.
AnnaBridge 145:64910690c574 453 * This condition is applied to all ADC features, for efficiency
AnnaBridge 145:64910690c574 454 * and compatibility over all STM32 families. However, the different
AnnaBridge 145:64910690c574 455 * features can be set under different ADC state conditions
AnnaBridge 145:64910690c574 456 * (setting possible with ADC enabled without conversion on going,
AnnaBridge 145:64910690c574 457 * ADC enabled with conversion on going, ...)
AnnaBridge 145:64910690c574 458 * Each feature can be updated afterwards with a unitary function
AnnaBridge 145:64910690c574 459 * and potentially with ADC in a different state than disabled,
AnnaBridge 145:64910690c574 460 * refer to description of each function for setting
AnnaBridge 145:64910690c574 461 * conditioned to ADC state.
AnnaBridge 145:64910690c574 462 */
AnnaBridge 145:64910690c574 463 typedef struct
AnnaBridge 145:64910690c574 464 {
AnnaBridge 145:64910690c574 465 uint32_t TriggerSource; /*!< Set ADC group injected conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).
AnnaBridge 145:64910690c574 466 This parameter can be a value of @ref ADC_LL_EC_INJ_TRIGGER_SOURCE
AnnaBridge 145:64910690c574 467 @note On this STM32 serie, setting of external trigger edge is performed
AnnaBridge 145:64910690c574 468 using function @ref LL_ADC_INJ_StartConversionExtTrig().
AnnaBridge 145:64910690c574 469
AnnaBridge 145:64910690c574 470 This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetTriggerSource(). */
AnnaBridge 145:64910690c574 471
AnnaBridge 145:64910690c574 472 uint32_t SequencerLength; /*!< Set ADC group injected sequencer length.
AnnaBridge 145:64910690c574 473 This parameter can be a value of @ref ADC_LL_EC_INJ_SEQ_SCAN_LENGTH
AnnaBridge 145:64910690c574 474 @note This parameter is discarded if scan mode is disabled (refer to parameter 'ADC_SequencersScanMode').
AnnaBridge 145:64910690c574 475
AnnaBridge 145:64910690c574 476 This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetSequencerLength(). */
AnnaBridge 145:64910690c574 477
AnnaBridge 145:64910690c574 478 uint32_t SequencerDiscont; /*!< Set ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.
AnnaBridge 145:64910690c574 479 This parameter can be a value of @ref ADC_LL_EC_INJ_SEQ_DISCONT_MODE
AnnaBridge 145:64910690c574 480 @note This parameter has an effect only if group injected sequencer is enabled
AnnaBridge 145:64910690c574 481 (scan length of 2 ranks or more).
AnnaBridge 145:64910690c574 482
AnnaBridge 145:64910690c574 483 This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetSequencerDiscont(). */
AnnaBridge 145:64910690c574 484
AnnaBridge 145:64910690c574 485 uint32_t TrigAuto; /*!< Set ADC group injected conversion trigger: independent or from ADC group regular.
AnnaBridge 145:64910690c574 486 This parameter can be a value of @ref ADC_LL_EC_INJ_TRIG_AUTO
AnnaBridge 145:64910690c574 487 Note: This parameter must be set to set to independent trigger if injected trigger source is set to an external trigger.
AnnaBridge 145:64910690c574 488
AnnaBridge 145:64910690c574 489 This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetTrigAuto(). */
AnnaBridge 145:64910690c574 490
AnnaBridge 145:64910690c574 491 } LL_ADC_INJ_InitTypeDef;
AnnaBridge 145:64910690c574 492
AnnaBridge 145:64910690c574 493 /**
AnnaBridge 145:64910690c574 494 * @}
AnnaBridge 145:64910690c574 495 */
AnnaBridge 145:64910690c574 496 #endif /* USE_FULL_LL_DRIVER */
AnnaBridge 145:64910690c574 497
AnnaBridge 145:64910690c574 498 /* Exported constants --------------------------------------------------------*/
AnnaBridge 145:64910690c574 499 /** @defgroup ADC_LL_Exported_Constants ADC Exported Constants
AnnaBridge 145:64910690c574 500 * @{
AnnaBridge 145:64910690c574 501 */
AnnaBridge 145:64910690c574 502
AnnaBridge 145:64910690c574 503 /** @defgroup ADC_LL_EC_FLAG ADC flags
AnnaBridge 145:64910690c574 504 * @brief Flags defines which can be used with LL_ADC_ReadReg function
AnnaBridge 145:64910690c574 505 * @{
AnnaBridge 145:64910690c574 506 */
AnnaBridge 145:64910690c574 507 #define LL_ADC_FLAG_STRT ADC_SR_STRT /*!< ADC flag ADC group regular conversion start */
AnnaBridge 145:64910690c574 508 #define LL_ADC_FLAG_EOCS ADC_SR_EOC /*!< ADC flag ADC group regular end of unitary conversion or sequence conversions (to configure flag of end of conversion, use function @ref LL_ADC_REG_SetFlagEndOfConversion() ) */
AnnaBridge 145:64910690c574 509 #define LL_ADC_FLAG_OVR ADC_SR_OVR /*!< ADC flag ADC group regular overrun */
AnnaBridge 145:64910690c574 510 #define LL_ADC_FLAG_JSTRT ADC_SR_JSTRT /*!< ADC flag ADC group injected conversion start */
AnnaBridge 145:64910690c574 511 #define LL_ADC_FLAG_JEOS ADC_SR_JEOC /*!< ADC flag ADC group injected end of sequence conversions (Note: on this STM32 serie, there is no flag ADC group injected end of unitary conversion. Flag noted as "JEOC" is corresponding to flag "JEOS" in other STM32 families) */
AnnaBridge 145:64910690c574 512 #define LL_ADC_FLAG_AWD1 ADC_SR_AWD /*!< ADC flag ADC analog watchdog 1 */
AnnaBridge 145:64910690c574 513 #define LL_ADC_FLAG_EOCS_MST ADC_CSR_EOC1 /*!< ADC flag ADC multimode master group regular end of unitary conversion or sequence conversions (to configure flag of end of conversion, use function @ref LL_ADC_REG_SetFlagEndOfConversion() ) */
AnnaBridge 145:64910690c574 514 #define LL_ADC_FLAG_EOCS_SLV1 ADC_CSR_EOC2 /*!< ADC flag ADC multimode slave 1 group regular end of unitary conversion or sequence conversions (to configure flag of end of conversion, use function @ref LL_ADC_REG_SetFlagEndOfConversion() ) */
AnnaBridge 145:64910690c574 515 #define LL_ADC_FLAG_EOCS_SLV2 ADC_CSR_EOC3 /*!< ADC flag ADC multimode slave 2 group regular end of unitary conversion or sequence conversions (to configure flag of end of conversion, use function @ref LL_ADC_REG_SetFlagEndOfConversion() ) */
AnnaBridge 145:64910690c574 516 #define LL_ADC_FLAG_OVR_MST ADC_CSR_OVR1 /*!< ADC flag ADC multimode master group regular overrun */
AnnaBridge 145:64910690c574 517 #define LL_ADC_FLAG_OVR_SLV1 ADC_CSR_OVR2 /*!< ADC flag ADC multimode slave 1 group regular overrun */
AnnaBridge 145:64910690c574 518 #define LL_ADC_FLAG_OVR_SLV2 ADC_CSR_OVR3 /*!< ADC flag ADC multimode slave 2 group regular overrun */
AnnaBridge 145:64910690c574 519 #define LL_ADC_FLAG_JEOS_MST ADC_CSR_JEOC1 /*!< ADC flag ADC multimode master group injected end of sequence conversions (Note: on this STM32 serie, there is no flag ADC group injected end of unitary conversion. Flag noted as "JEOC" is corresponding to flag "JEOS" in other STM32 families) */
AnnaBridge 145:64910690c574 520 #define LL_ADC_FLAG_JEOS_SLV1 ADC_CSR_JEOC2 /*!< ADC flag ADC multimode slave 1 group injected end of sequence conversions (Note: on this STM32 serie, there is no flag ADC group injected end of unitary conversion. Flag noted as "JEOC" is corresponding to flag "JEOS" in other STM32 families) */
AnnaBridge 145:64910690c574 521 #define LL_ADC_FLAG_JEOS_SLV2 ADC_CSR_JEOC3 /*!< ADC flag ADC multimode slave 2 group injected end of sequence conversions (Note: on this STM32 serie, there is no flag ADC group injected end of unitary conversion. Flag noted as "JEOC" is corresponding to flag "JEOS" in other STM32 families) */
AnnaBridge 145:64910690c574 522 #define LL_ADC_FLAG_AWD1_MST ADC_CSR_AWD1 /*!< ADC flag ADC multimode master analog watchdog 1 of the ADC master */
AnnaBridge 145:64910690c574 523 #define LL_ADC_FLAG_AWD1_SLV1 ADC_CSR_AWD2 /*!< ADC flag ADC multimode slave 1 analog watchdog 1 */
AnnaBridge 145:64910690c574 524 #define LL_ADC_FLAG_AWD1_SLV2 ADC_CSR_AWD3 /*!< ADC flag ADC multimode slave 2 analog watchdog 1 */
AnnaBridge 145:64910690c574 525 /**
AnnaBridge 145:64910690c574 526 * @}
AnnaBridge 145:64910690c574 527 */
AnnaBridge 145:64910690c574 528
AnnaBridge 145:64910690c574 529 /** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable)
AnnaBridge 145:64910690c574 530 * @brief IT defines which can be used with LL_ADC_ReadReg and LL_ADC_WriteReg functions
AnnaBridge 145:64910690c574 531 * @{
AnnaBridge 145:64910690c574 532 */
AnnaBridge 145:64910690c574 533 #define LL_ADC_IT_EOCS ADC_CR1_EOCIE /*!< ADC interruption ADC group regular end of unitary conversion or sequence conversions (to configure flag of end of conversion, use function @ref LL_ADC_REG_SetFlagEndOfConversion() ) */
AnnaBridge 145:64910690c574 534 #define LL_ADC_IT_OVR ADC_CR1_OVRIE /*!< ADC interruption ADC group regular overrun */
AnnaBridge 145:64910690c574 535 #define LL_ADC_IT_JEOS ADC_CR1_JEOCIE /*!< ADC interruption ADC group injected end of sequence conversions (Note: on this STM32 serie, there is no flag ADC group injected end of unitary conversion. Flag noted as "JEOC" is corresponding to flag "JEOS" in other STM32 families) */
AnnaBridge 145:64910690c574 536 #define LL_ADC_IT_AWD1 ADC_CR1_AWDIE /*!< ADC interruption ADC analog watchdog 1 */
AnnaBridge 145:64910690c574 537 /**
AnnaBridge 145:64910690c574 538 * @}
AnnaBridge 145:64910690c574 539 */
AnnaBridge 145:64910690c574 540
AnnaBridge 145:64910690c574 541 /** @defgroup ADC_LL_EC_REGISTERS ADC registers compliant with specific purpose
AnnaBridge 145:64910690c574 542 * @{
AnnaBridge 145:64910690c574 543 */
AnnaBridge 145:64910690c574 544 /* List of ADC registers intended to be used (most commonly) with */
AnnaBridge 145:64910690c574 545 /* DMA transfer. */
AnnaBridge 145:64910690c574 546 /* Refer to function @ref LL_ADC_DMA_GetRegAddr(). */
AnnaBridge 145:64910690c574 547 #define LL_ADC_DMA_REG_REGULAR_DATA 0x00000000U /* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadConversionData32() and other functions @ref LL_ADC_REG_ReadConversionDatax() */
AnnaBridge 145:64910690c574 548 #define LL_ADC_DMA_REG_REGULAR_DATA_MULTI 0x00000001U /* ADC group regular conversion data register (corresponding to register CDR) to be used with ADC configured in multimode (available on STM32 devices with several ADC instances). Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadMultiConversionData32() */
AnnaBridge 145:64910690c574 549 /**
AnnaBridge 145:64910690c574 550 * @}
AnnaBridge 145:64910690c574 551 */
AnnaBridge 145:64910690c574 552
AnnaBridge 145:64910690c574 553 /** @defgroup ADC_LL_EC_COMMON_CLOCK_SOURCE ADC common - Clock source
AnnaBridge 145:64910690c574 554 * @{
AnnaBridge 145:64910690c574 555 */
AnnaBridge 145:64910690c574 556 #define LL_ADC_CLOCK_SYNC_PCLK_DIV2 0x00000000U /*!< ADC synchronous clock derived from AHB clock with prescaler division by 2 */
AnnaBridge 145:64910690c574 557 #define LL_ADC_CLOCK_SYNC_PCLK_DIV4 ( ADC_CCR_ADCPRE_0) /*!< ADC synchronous clock derived from AHB clock with prescaler division by 4 */
AnnaBridge 145:64910690c574 558 #define LL_ADC_CLOCK_SYNC_PCLK_DIV6 (ADC_CCR_ADCPRE_1 ) /*!< ADC synchronous clock derived from AHB clock with prescaler division by 6 */
AnnaBridge 145:64910690c574 559 #define LL_ADC_CLOCK_SYNC_PCLK_DIV8 (ADC_CCR_ADCPRE_1 | ADC_CCR_ADCPRE_0) /*!< ADC synchronous clock derived from AHB clock with prescaler division by 8 */
AnnaBridge 145:64910690c574 560 /**
AnnaBridge 145:64910690c574 561 * @}
AnnaBridge 145:64910690c574 562 */
AnnaBridge 145:64910690c574 563
AnnaBridge 145:64910690c574 564 /** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL ADC common - Measurement path to internal channels
AnnaBridge 145:64910690c574 565 * @{
AnnaBridge 145:64910690c574 566 */
AnnaBridge 145:64910690c574 567 /* Note: Other measurement paths to internal channels may be available */
AnnaBridge 145:64910690c574 568 /* (connections to other peripherals). */
AnnaBridge 145:64910690c574 569 /* If they are not listed below, they do not require any specific */
AnnaBridge 145:64910690c574 570 /* path enable. In this case, Access to measurement path is done */
AnnaBridge 145:64910690c574 571 /* only by selecting the corresponding ADC internal channel. */
AnnaBridge 145:64910690c574 572 #define LL_ADC_PATH_INTERNAL_NONE 0x00000000U /*!< ADC measurement pathes all disabled */
AnnaBridge 145:64910690c574 573 #define LL_ADC_PATH_INTERNAL_VREFINT (ADC_CCR_TSVREFE) /*!< ADC measurement path to internal channel VrefInt */
AnnaBridge 145:64910690c574 574 #define LL_ADC_PATH_INTERNAL_TEMPSENSOR (ADC_CCR_TSVREFE) /*!< ADC measurement path to internal channel temperature sensor */
AnnaBridge 145:64910690c574 575 #define LL_ADC_PATH_INTERNAL_VBAT (ADC_CCR_VBATE) /*!< ADC measurement path to internal channel Vbat */
AnnaBridge 145:64910690c574 576 /**
AnnaBridge 145:64910690c574 577 * @}
AnnaBridge 145:64910690c574 578 */
AnnaBridge 145:64910690c574 579
AnnaBridge 145:64910690c574 580 /** @defgroup ADC_LL_EC_RESOLUTION ADC instance - Resolution
AnnaBridge 145:64910690c574 581 * @{
AnnaBridge 145:64910690c574 582 */
AnnaBridge 145:64910690c574 583 #define LL_ADC_RESOLUTION_12B 0x00000000U /*!< ADC resolution 12 bits */
AnnaBridge 145:64910690c574 584 #define LL_ADC_RESOLUTION_10B ( ADC_CR1_RES_0) /*!< ADC resolution 10 bits */
AnnaBridge 145:64910690c574 585 #define LL_ADC_RESOLUTION_8B (ADC_CR1_RES_1 ) /*!< ADC resolution 8 bits */
AnnaBridge 145:64910690c574 586 #define LL_ADC_RESOLUTION_6B (ADC_CR1_RES_1 | ADC_CR1_RES_0) /*!< ADC resolution 6 bits */
AnnaBridge 145:64910690c574 587 /**
AnnaBridge 145:64910690c574 588 * @}
AnnaBridge 145:64910690c574 589 */
AnnaBridge 145:64910690c574 590
AnnaBridge 145:64910690c574 591 /** @defgroup ADC_LL_EC_DATA_ALIGN ADC instance - Data alignment
AnnaBridge 145:64910690c574 592 * @{
AnnaBridge 145:64910690c574 593 */
AnnaBridge 145:64910690c574 594 #define LL_ADC_DATA_ALIGN_RIGHT 0x00000000U /*!< ADC conversion data alignment: right aligned (alignment on data register LSB bit 0)*/
AnnaBridge 145:64910690c574 595 #define LL_ADC_DATA_ALIGN_LEFT (ADC_CR2_ALIGN) /*!< ADC conversion data alignment: left aligned (aligment on data register MSB bit 15)*/
AnnaBridge 145:64910690c574 596 /**
AnnaBridge 145:64910690c574 597 * @}
AnnaBridge 145:64910690c574 598 */
AnnaBridge 145:64910690c574 599
AnnaBridge 145:64910690c574 600 /** @defgroup ADC_LL_EC_SCAN_SELECTION ADC instance - Scan selection
AnnaBridge 145:64910690c574 601 * @{
AnnaBridge 145:64910690c574 602 */
AnnaBridge 145:64910690c574 603 #define LL_ADC_SEQ_SCAN_DISABLE 0x00000000U /*!< ADC conversion is performed in unitary conversion mode (one channel converted, that defined in rank 1). Configuration of both groups regular and injected sequencers (sequence length, ...) is discarded: equivalent to length of 1 rank.*/
AnnaBridge 145:64910690c574 604 #define LL_ADC_SEQ_SCAN_ENABLE (ADC_CR1_SCAN) /*!< ADC conversions are performed in sequence conversions mode, according to configuration of both groups regular and injected sequencers (sequence length, ...). */
AnnaBridge 145:64910690c574 605 /**
AnnaBridge 145:64910690c574 606 * @}
AnnaBridge 145:64910690c574 607 */
AnnaBridge 145:64910690c574 608
AnnaBridge 145:64910690c574 609 /** @defgroup ADC_LL_EC_GROUPS ADC instance - Groups
AnnaBridge 145:64910690c574 610 * @{
AnnaBridge 145:64910690c574 611 */
AnnaBridge 145:64910690c574 612 #define LL_ADC_GROUP_REGULAR 0x00000001U /*!< ADC group regular (available on all STM32 devices) */
AnnaBridge 145:64910690c574 613 #define LL_ADC_GROUP_INJECTED 0x00000002U /*!< ADC group injected (not available on all STM32 devices)*/
AnnaBridge 145:64910690c574 614 #define LL_ADC_GROUP_REGULAR_INJECTED 0x00000003U /*!< ADC both groups regular and injected */
AnnaBridge 145:64910690c574 615 /**
AnnaBridge 145:64910690c574 616 * @}
AnnaBridge 145:64910690c574 617 */
AnnaBridge 145:64910690c574 618
AnnaBridge 145:64910690c574 619 /** @defgroup ADC_LL_EC_CHANNEL ADC instance - Channel number
AnnaBridge 145:64910690c574 620 * @{
AnnaBridge 145:64910690c574 621 */
AnnaBridge 145:64910690c574 622 #define LL_ADC_CHANNEL_0 (ADC_CHANNEL_0_NUMBER | ADC_CHANNEL_0_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN0 */
AnnaBridge 145:64910690c574 623 #define LL_ADC_CHANNEL_1 (ADC_CHANNEL_1_NUMBER | ADC_CHANNEL_1_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN1 */
AnnaBridge 145:64910690c574 624 #define LL_ADC_CHANNEL_2 (ADC_CHANNEL_2_NUMBER | ADC_CHANNEL_2_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN2 */
AnnaBridge 145:64910690c574 625 #define LL_ADC_CHANNEL_3 (ADC_CHANNEL_3_NUMBER | ADC_CHANNEL_3_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN3 */
AnnaBridge 145:64910690c574 626 #define LL_ADC_CHANNEL_4 (ADC_CHANNEL_4_NUMBER | ADC_CHANNEL_4_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN4 */
AnnaBridge 145:64910690c574 627 #define LL_ADC_CHANNEL_5 (ADC_CHANNEL_5_NUMBER | ADC_CHANNEL_5_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN5 */
AnnaBridge 145:64910690c574 628 #define LL_ADC_CHANNEL_6 (ADC_CHANNEL_6_NUMBER | ADC_CHANNEL_6_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN6 */
AnnaBridge 145:64910690c574 629 #define LL_ADC_CHANNEL_7 (ADC_CHANNEL_7_NUMBER | ADC_CHANNEL_7_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN7 */
AnnaBridge 145:64910690c574 630 #define LL_ADC_CHANNEL_8 (ADC_CHANNEL_8_NUMBER | ADC_CHANNEL_8_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN8 */
AnnaBridge 145:64910690c574 631 #define LL_ADC_CHANNEL_9 (ADC_CHANNEL_9_NUMBER | ADC_CHANNEL_9_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN9 */
AnnaBridge 145:64910690c574 632 #define LL_ADC_CHANNEL_10 (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN10 */
AnnaBridge 145:64910690c574 633 #define LL_ADC_CHANNEL_11 (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN11 */
AnnaBridge 145:64910690c574 634 #define LL_ADC_CHANNEL_12 (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN12 */
AnnaBridge 145:64910690c574 635 #define LL_ADC_CHANNEL_13 (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN13 */
AnnaBridge 145:64910690c574 636 #define LL_ADC_CHANNEL_14 (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN14 */
AnnaBridge 145:64910690c574 637 #define LL_ADC_CHANNEL_15 (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN15 */
AnnaBridge 145:64910690c574 638 #define LL_ADC_CHANNEL_16 (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN16 */
AnnaBridge 145:64910690c574 639 #define LL_ADC_CHANNEL_17 (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN17 */
AnnaBridge 145:64910690c574 640 #define LL_ADC_CHANNEL_18 (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN18 */
AnnaBridge 145:64910690c574 641 #define LL_ADC_CHANNEL_VREFINT (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< ADC internal channel connected to VrefInt: Internal voltage reference. On STM32F2, ADC channel available only on ADC instance: ADC1. */
AnnaBridge 145:64910690c574 642 #define LL_ADC_CHANNEL_VBAT (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda. On STM32F2, ADC channel available only on ADC instance: ADC1. */
AnnaBridge 145:64910690c574 643 #define LL_ADC_CHANNEL_TEMPSENSOR (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< ADC internal channel connected to Temperature sensor. On STM32F2, ADC channel available only on ADC instance: ADC1. */
AnnaBridge 145:64910690c574 644 /**
AnnaBridge 145:64910690c574 645 * @}
AnnaBridge 145:64910690c574 646 */
AnnaBridge 145:64910690c574 647
AnnaBridge 145:64910690c574 648 /** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE ADC group regular - Trigger source
AnnaBridge 145:64910690c574 649 * @{
AnnaBridge 145:64910690c574 650 */
AnnaBridge 145:64910690c574 651 #define LL_ADC_REG_TRIG_SOFTWARE 0x00000000U /*!< ADC group regular conversion trigger internal: SW start. */
AnnaBridge 145:64910690c574 652 #define LL_ADC_REG_TRIG_EXT_TIM1_CH1 (ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM1 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 653 #define LL_ADC_REG_TRIG_EXT_TIM1_CH2 (ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM1 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 654 #define LL_ADC_REG_TRIG_EXT_TIM1_CH3 (ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM1 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 655 #define LL_ADC_REG_TRIG_EXT_TIM2_CH2 (ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM2 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 656 #define LL_ADC_REG_TRIG_EXT_TIM2_CH3 (ADC_CR2_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM2 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 657 #define LL_ADC_REG_TRIG_EXT_TIM2_CH4 (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM2 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 658 #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM2 TRGO. Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 659 #define LL_ADC_REG_TRIG_EXT_TIM3_CH1 (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM3 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 660 #define LL_ADC_REG_TRIG_EXT_TIM3_TRGO (ADC_CR2_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM3 TRGO. Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 661 #define LL_ADC_REG_TRIG_EXT_TIM4_CH4 (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM4 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 662 #define LL_ADC_REG_TRIG_EXT_TIM5_CH1 (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM5 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 663 #define LL_ADC_REG_TRIG_EXT_TIM5_CH2 (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM5 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 664 #define LL_ADC_REG_TRIG_EXT_TIM5_CH3 (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM5 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 665 #define LL_ADC_REG_TRIG_EXT_TIM8_CH1 (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM8 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 666 #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: TIM8 TRGO. Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 667 #define LL_ADC_REG_TRIG_EXT_EXTI_LINE11 (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: external interrupt line 11. Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 668 /**
AnnaBridge 145:64910690c574 669 * @}
AnnaBridge 145:64910690c574 670 */
AnnaBridge 145:64910690c574 671
AnnaBridge 145:64910690c574 672 /** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE ADC group regular - Trigger edge
AnnaBridge 145:64910690c574 673 * @{
AnnaBridge 145:64910690c574 674 */
AnnaBridge 145:64910690c574 675 #define LL_ADC_REG_TRIG_EXT_RISING ( ADC_CR2_EXTEN_0) /*!< ADC group regular conversion trigger polarity set to rising edge */
AnnaBridge 145:64910690c574 676 #define LL_ADC_REG_TRIG_EXT_FALLING (ADC_CR2_EXTEN_1 ) /*!< ADC group regular conversion trigger polarity set to falling edge */
AnnaBridge 145:64910690c574 677 #define LL_ADC_REG_TRIG_EXT_RISINGFALLING (ADC_CR2_EXTEN_1 | ADC_CR2_EXTEN_0) /*!< ADC group regular conversion trigger polarity set to both rising and falling edges */
AnnaBridge 145:64910690c574 678 /**
AnnaBridge 145:64910690c574 679 * @}
AnnaBridge 145:64910690c574 680 */
AnnaBridge 145:64910690c574 681
AnnaBridge 145:64910690c574 682 /** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE ADC group regular - Continuous mode
AnnaBridge 145:64910690c574 683 * @{
AnnaBridge 145:64910690c574 684 */
AnnaBridge 145:64910690c574 685 #define LL_ADC_REG_CONV_SINGLE 0x00000000U /*!< ADC conversions are performed in single mode: one conversion per trigger */
AnnaBridge 145:64910690c574 686 #define LL_ADC_REG_CONV_CONTINUOUS (ADC_CR2_CONT) /*!< ADC conversions are performed in continuous mode: after the first trigger, following conversions launched successively automatically */
AnnaBridge 145:64910690c574 687 /**
AnnaBridge 145:64910690c574 688 * @}
AnnaBridge 145:64910690c574 689 */
AnnaBridge 145:64910690c574 690
AnnaBridge 145:64910690c574 691 /** @defgroup ADC_LL_EC_REG_DMA_TRANSFER ADC group regular - DMA transfer of ADC conversion data
AnnaBridge 145:64910690c574 692 * @{
AnnaBridge 145:64910690c574 693 */
AnnaBridge 145:64910690c574 694 #define LL_ADC_REG_DMA_TRANSFER_NONE 0x00000000U /*!< ADC conversions are not transferred by DMA */
AnnaBridge 145:64910690c574 695 #define LL_ADC_REG_DMA_TRANSFER_LIMITED ( ADC_CR2_DMA) /*!< ADC conversion data are transferred by DMA, in limited mode (one shot mode): DMA transfer requests are stopped when number of DMA data transfers (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. */
AnnaBridge 145:64910690c574 696 #define LL_ADC_REG_DMA_TRANSFER_UNLIMITED (ADC_CR2_DDS | ADC_CR2_DMA) /*!< ADC conversion data are transferred by DMA, in unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transferred (number of ADC conversions). This ADC mode is intended to be used with DMA mode circular. */
AnnaBridge 145:64910690c574 697 /**
AnnaBridge 145:64910690c574 698 * @}
AnnaBridge 145:64910690c574 699 */
AnnaBridge 145:64910690c574 700
AnnaBridge 145:64910690c574 701 /** @defgroup ADC_LL_EC_REG_FLAG_EOC_SELECTION ADC group regular - Flag EOC selection (unitary or sequence conversions)
AnnaBridge 145:64910690c574 702 * @{
AnnaBridge 145:64910690c574 703 */
AnnaBridge 145:64910690c574 704 #define LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV 0x00000000U /*!< ADC flag EOC (end of unitary conversion) selected */
AnnaBridge 145:64910690c574 705 #define LL_ADC_REG_FLAG_EOC_UNITARY_CONV (ADC_CR2_EOCS) /*!< ADC flag EOS (end of sequence conversions) selected */
AnnaBridge 145:64910690c574 706 /**
AnnaBridge 145:64910690c574 707 * @}
AnnaBridge 145:64910690c574 708 */
AnnaBridge 145:64910690c574 709
AnnaBridge 145:64910690c574 710 /** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH ADC group regular - Sequencer scan length
AnnaBridge 145:64910690c574 711 * @{
AnnaBridge 145:64910690c574 712 */
AnnaBridge 145:64910690c574 713 #define LL_ADC_REG_SEQ_SCAN_DISABLE 0x00000000U /*!< ADC group regular sequencer disable (equivalent to sequencer of 1 rank: ADC conversion on only 1 channel) */
AnnaBridge 145:64910690c574 714 #define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS ( ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 2 ranks in the sequence */
AnnaBridge 145:64910690c574 715 #define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS ( ADC_SQR1_L_1 ) /*!< ADC group regular sequencer enable with 3 ranks in the sequence */
AnnaBridge 145:64910690c574 716 #define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS ( ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 4 ranks in the sequence */
AnnaBridge 145:64910690c574 717 #define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS ( ADC_SQR1_L_2 ) /*!< ADC group regular sequencer enable with 5 ranks in the sequence */
AnnaBridge 145:64910690c574 718 #define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS ( ADC_SQR1_L_2 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 6 ranks in the sequence */
AnnaBridge 145:64910690c574 719 #define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS ( ADC_SQR1_L_2 | ADC_SQR1_L_1 ) /*!< ADC group regular sequencer enable with 7 ranks in the sequence */
AnnaBridge 145:64910690c574 720 #define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS ( ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 8 ranks in the sequence */
AnnaBridge 145:64910690c574 721 #define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS (ADC_SQR1_L_3 ) /*!< ADC group regular sequencer enable with 9 ranks in the sequence */
AnnaBridge 145:64910690c574 722 #define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 10 ranks in the sequence */
AnnaBridge 145:64910690c574 723 #define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1 ) /*!< ADC group regular sequencer enable with 11 ranks in the sequence */
AnnaBridge 145:64910690c574 724 #define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 12 ranks in the sequence */
AnnaBridge 145:64910690c574 725 #define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 ) /*!< ADC group regular sequencer enable with 13 ranks in the sequence */
AnnaBridge 145:64910690c574 726 #define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 14 ranks in the sequence */
AnnaBridge 145:64910690c574 727 #define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 ) /*!< ADC group regular sequencer enable with 15 ranks in the sequence */
AnnaBridge 145:64910690c574 728 #define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 16 ranks in the sequence */
AnnaBridge 145:64910690c574 729 /**
AnnaBridge 145:64910690c574 730 * @}
AnnaBridge 145:64910690c574 731 */
AnnaBridge 145:64910690c574 732
AnnaBridge 145:64910690c574 733 /** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE ADC group regular - Sequencer discontinuous mode
AnnaBridge 145:64910690c574 734 * @{
AnnaBridge 145:64910690c574 735 */
AnnaBridge 145:64910690c574 736 #define LL_ADC_REG_SEQ_DISCONT_DISABLE 0x00000000U /*!< ADC group regular sequencer discontinuous mode disable */
AnnaBridge 145:64910690c574 737 #define LL_ADC_REG_SEQ_DISCONT_1RANK ( ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every rank */
AnnaBridge 145:64910690c574 738 #define LL_ADC_REG_SEQ_DISCONT_2RANKS ( ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enabled with sequence interruption every 2 ranks */
AnnaBridge 145:64910690c574 739 #define LL_ADC_REG_SEQ_DISCONT_3RANKS ( ADC_CR1_DISCNUM_1 | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 3 ranks */
AnnaBridge 145:64910690c574 740 #define LL_ADC_REG_SEQ_DISCONT_4RANKS ( ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 4 ranks */
AnnaBridge 145:64910690c574 741 #define LL_ADC_REG_SEQ_DISCONT_5RANKS (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 5 ranks */
AnnaBridge 145:64910690c574 742 #define LL_ADC_REG_SEQ_DISCONT_6RANKS (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 6 ranks */
AnnaBridge 145:64910690c574 743 #define LL_ADC_REG_SEQ_DISCONT_7RANKS (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1 | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 7 ranks */
AnnaBridge 145:64910690c574 744 #define LL_ADC_REG_SEQ_DISCONT_8RANKS (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 8 ranks */
AnnaBridge 145:64910690c574 745 /**
AnnaBridge 145:64910690c574 746 * @}
AnnaBridge 145:64910690c574 747 */
AnnaBridge 145:64910690c574 748
AnnaBridge 145:64910690c574 749 /** @defgroup ADC_LL_EC_REG_SEQ_RANKS ADC group regular - Sequencer ranks
AnnaBridge 145:64910690c574 750 * @{
AnnaBridge 145:64910690c574 751 */
AnnaBridge 145:64910690c574 752 #define LL_ADC_REG_RANK_1 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 1 */
AnnaBridge 145:64910690c574 753 #define LL_ADC_REG_RANK_2 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 2 */
AnnaBridge 145:64910690c574 754 #define LL_ADC_REG_RANK_3 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 3 */
AnnaBridge 145:64910690c574 755 #define LL_ADC_REG_RANK_4 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 4 */
AnnaBridge 145:64910690c574 756 #define LL_ADC_REG_RANK_5 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 5 */
AnnaBridge 145:64910690c574 757 #define LL_ADC_REG_RANK_6 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 6 */
AnnaBridge 145:64910690c574 758 #define LL_ADC_REG_RANK_7 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 7 */
AnnaBridge 145:64910690c574 759 #define LL_ADC_REG_RANK_8 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 8 */
AnnaBridge 145:64910690c574 760 #define LL_ADC_REG_RANK_9 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 9 */
AnnaBridge 145:64910690c574 761 #define LL_ADC_REG_RANK_10 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 10 */
AnnaBridge 145:64910690c574 762 #define LL_ADC_REG_RANK_11 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 11 */
AnnaBridge 145:64910690c574 763 #define LL_ADC_REG_RANK_12 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 12 */
AnnaBridge 145:64910690c574 764 #define LL_ADC_REG_RANK_13 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 13 */
AnnaBridge 145:64910690c574 765 #define LL_ADC_REG_RANK_14 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 14 */
AnnaBridge 145:64910690c574 766 #define LL_ADC_REG_RANK_15 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 15 */
AnnaBridge 145:64910690c574 767 #define LL_ADC_REG_RANK_16 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 16 */
AnnaBridge 145:64910690c574 768 /**
AnnaBridge 145:64910690c574 769 * @}
AnnaBridge 145:64910690c574 770 */
AnnaBridge 145:64910690c574 771
AnnaBridge 145:64910690c574 772 /** @defgroup ADC_LL_EC_INJ_TRIGGER_SOURCE ADC group injected - Trigger source
AnnaBridge 145:64910690c574 773 * @{
AnnaBridge 145:64910690c574 774 */
AnnaBridge 145:64910690c574 775 #define LL_ADC_INJ_TRIG_SOFTWARE 0x00000000U /*!< ADC group injected conversion trigger internal: SW start. */
AnnaBridge 145:64910690c574 776 #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM1 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 777 #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM1 TRGO. Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 778 #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1 (ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM2 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 779 #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM2 TRGO. Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 780 #define LL_ADC_INJ_TRIG_EXT_TIM3_CH2 (ADC_CR2_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM3 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 781 #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4 (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM3 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 782 #define LL_ADC_INJ_TRIG_EXT_TIM4_CH1 (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM4 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 783 #define LL_ADC_INJ_TRIG_EXT_TIM4_CH2 (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM4 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 784 #define LL_ADC_INJ_TRIG_EXT_TIM4_CH3 (ADC_CR2_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM4 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 785 #define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM4 TRGO. Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 786 #define LL_ADC_INJ_TRIG_EXT_TIM5_CH4 (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM5 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 787 #define LL_ADC_INJ_TRIG_EXT_TIM5_TRGO (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM5 TRGO. Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 788 #define LL_ADC_INJ_TRIG_EXT_TIM8_CH2 (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM8 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 789 #define LL_ADC_INJ_TRIG_EXT_TIM8_CH3 (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM8 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 790 #define LL_ADC_INJ_TRIG_EXT_TIM8_CH4 (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: TIM8 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 791 #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15 (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: external interrupt line 15. Trigger edge set to rising edge (default setting). */
AnnaBridge 145:64910690c574 792 /**
AnnaBridge 145:64910690c574 793 * @}
AnnaBridge 145:64910690c574 794 */
AnnaBridge 145:64910690c574 795
AnnaBridge 145:64910690c574 796 /** @defgroup ADC_LL_EC_INJ_TRIGGER_EDGE ADC group injected - Trigger edge
AnnaBridge 145:64910690c574 797 * @{
AnnaBridge 145:64910690c574 798 */
AnnaBridge 145:64910690c574 799 #define LL_ADC_INJ_TRIG_EXT_RISING ( ADC_CR2_JEXTEN_0) /*!< ADC group injected conversion trigger polarity set to rising edge */
AnnaBridge 145:64910690c574 800 #define LL_ADC_INJ_TRIG_EXT_FALLING (ADC_CR2_JEXTEN_1 ) /*!< ADC group injected conversion trigger polarity set to falling edge */
AnnaBridge 145:64910690c574 801 #define LL_ADC_INJ_TRIG_EXT_RISINGFALLING (ADC_CR2_JEXTEN_1 | ADC_CR2_JEXTEN_0) /*!< ADC group injected conversion trigger polarity set to both rising and falling edges */
AnnaBridge 145:64910690c574 802 /**
AnnaBridge 145:64910690c574 803 * @}
AnnaBridge 145:64910690c574 804 */
AnnaBridge 145:64910690c574 805
AnnaBridge 145:64910690c574 806 /** @defgroup ADC_LL_EC_INJ_TRIG_AUTO ADC group injected - Automatic trigger mode
AnnaBridge 145:64910690c574 807 * @{
AnnaBridge 145:64910690c574 808 */
AnnaBridge 145:64910690c574 809 #define LL_ADC_INJ_TRIG_INDEPENDENT 0x00000000U /*!< ADC group injected conversion trigger independent. Setting mandatory if ADC group injected injected trigger source is set to an external trigger. */
AnnaBridge 145:64910690c574 810 #define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR (ADC_CR1_JAUTO) /*!< ADC group injected conversion trigger from ADC group regular. Setting compliant only with group injected trigger source set to SW start, without any further action on ADC group injected conversion start or stop: in this case, ADC group injected is controlled only from ADC group regular. */
AnnaBridge 145:64910690c574 811 /**
AnnaBridge 145:64910690c574 812 * @}
AnnaBridge 145:64910690c574 813 */
AnnaBridge 145:64910690c574 814
AnnaBridge 145:64910690c574 815
AnnaBridge 145:64910690c574 816 /** @defgroup ADC_LL_EC_INJ_SEQ_SCAN_LENGTH ADC group injected - Sequencer scan length
AnnaBridge 145:64910690c574 817 * @{
AnnaBridge 145:64910690c574 818 */
AnnaBridge 145:64910690c574 819 #define LL_ADC_INJ_SEQ_SCAN_DISABLE 0x00000000U /*!< ADC group injected sequencer disable (equivalent to sequencer of 1 rank: ADC conversion on only 1 channel) */
AnnaBridge 145:64910690c574 820 #define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS ( ADC_JSQR_JL_0) /*!< ADC group injected sequencer enable with 2 ranks in the sequence */
AnnaBridge 145:64910690c574 821 #define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS (ADC_JSQR_JL_1 ) /*!< ADC group injected sequencer enable with 3 ranks in the sequence */
AnnaBridge 145:64910690c574 822 #define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) /*!< ADC group injected sequencer enable with 4 ranks in the sequence */
AnnaBridge 145:64910690c574 823 /**
AnnaBridge 145:64910690c574 824 * @}
AnnaBridge 145:64910690c574 825 */
AnnaBridge 145:64910690c574 826
AnnaBridge 145:64910690c574 827 /** @defgroup ADC_LL_EC_INJ_SEQ_DISCONT_MODE ADC group injected - Sequencer discontinuous mode
AnnaBridge 145:64910690c574 828 * @{
AnnaBridge 145:64910690c574 829 */
AnnaBridge 145:64910690c574 830 #define LL_ADC_INJ_SEQ_DISCONT_DISABLE 0x00000000U /*!< ADC group injected sequencer discontinuous mode disable */
AnnaBridge 145:64910690c574 831 #define LL_ADC_INJ_SEQ_DISCONT_1RANK (ADC_CR1_JDISCEN) /*!< ADC group injected sequencer discontinuous mode enable with sequence interruption every rank */
AnnaBridge 145:64910690c574 832 /**
AnnaBridge 145:64910690c574 833 * @}
AnnaBridge 145:64910690c574 834 */
AnnaBridge 145:64910690c574 835
AnnaBridge 145:64910690c574 836 /** @defgroup ADC_LL_EC_INJ_SEQ_RANKS ADC group injected - Sequencer ranks
AnnaBridge 145:64910690c574 837 * @{
AnnaBridge 145:64910690c574 838 */
AnnaBridge 145:64910690c574 839 #define LL_ADC_INJ_RANK_1 (ADC_JDR1_REGOFFSET | ADC_JOFR1_REGOFFSET | 0x00000001U) /*!< ADC group injected sequencer rank 1 */
AnnaBridge 145:64910690c574 840 #define LL_ADC_INJ_RANK_2 (ADC_JDR2_REGOFFSET | ADC_JOFR2_REGOFFSET | 0x00000002U) /*!< ADC group injected sequencer rank 2 */
AnnaBridge 145:64910690c574 841 #define LL_ADC_INJ_RANK_3 (ADC_JDR3_REGOFFSET | ADC_JOFR3_REGOFFSET | 0x00000003U) /*!< ADC group injected sequencer rank 3 */
AnnaBridge 145:64910690c574 842 #define LL_ADC_INJ_RANK_4 (ADC_JDR4_REGOFFSET | ADC_JOFR4_REGOFFSET | 0x00000004U) /*!< ADC group injected sequencer rank 4 */
AnnaBridge 145:64910690c574 843 /**
AnnaBridge 145:64910690c574 844 * @}
AnnaBridge 145:64910690c574 845 */
AnnaBridge 145:64910690c574 846
AnnaBridge 145:64910690c574 847 /** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME Channel - Sampling time
AnnaBridge 145:64910690c574 848 * @{
AnnaBridge 145:64910690c574 849 */
AnnaBridge 145:64910690c574 850 #define LL_ADC_SAMPLINGTIME_3CYCLES 0x00000000U /*!< Sampling time 3 ADC clock cycles */
AnnaBridge 145:64910690c574 851 #define LL_ADC_SAMPLINGTIME_15CYCLES (ADC_SMPR1_SMP10_0) /*!< Sampling time 15 ADC clock cycles */
AnnaBridge 145:64910690c574 852 #define LL_ADC_SAMPLINGTIME_28CYCLES (ADC_SMPR1_SMP10_1) /*!< Sampling time 28 ADC clock cycles */
AnnaBridge 145:64910690c574 853 #define LL_ADC_SAMPLINGTIME_56CYCLES (ADC_SMPR1_SMP10_1 | ADC_SMPR1_SMP10_0) /*!< Sampling time 56 ADC clock cycles */
AnnaBridge 145:64910690c574 854 #define LL_ADC_SAMPLINGTIME_84CYCLES (ADC_SMPR1_SMP10_2) /*!< Sampling time 84 ADC clock cycles */
AnnaBridge 145:64910690c574 855 #define LL_ADC_SAMPLINGTIME_112CYCLES (ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_0) /*!< Sampling time 112 ADC clock cycles */
AnnaBridge 145:64910690c574 856 #define LL_ADC_SAMPLINGTIME_144CYCLES (ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_1) /*!< Sampling time 144 ADC clock cycles */
AnnaBridge 145:64910690c574 857 #define LL_ADC_SAMPLINGTIME_480CYCLES (ADC_SMPR1_SMP10) /*!< Sampling time 480 ADC clock cycles */
AnnaBridge 145:64910690c574 858 /**
AnnaBridge 145:64910690c574 859 * @}
AnnaBridge 145:64910690c574 860 */
AnnaBridge 145:64910690c574 861
AnnaBridge 145:64910690c574 862 /** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number
AnnaBridge 145:64910690c574 863 * @{
AnnaBridge 145:64910690c574 864 */
AnnaBridge 145:64910690c574 865 #define LL_ADC_AWD1 (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR1_REGOFFSET) /*!< ADC analog watchdog number 1 */
AnnaBridge 145:64910690c574 866 /**
AnnaBridge 145:64910690c574 867 * @}
AnnaBridge 145:64910690c574 868 */
AnnaBridge 145:64910690c574 869
AnnaBridge 145:64910690c574 870 /** @defgroup ADC_LL_EC_AWD_CHANNELS Analog watchdog - Monitored channels
AnnaBridge 145:64910690c574 871 * @{
AnnaBridge 145:64910690c574 872 */
AnnaBridge 145:64910690c574 873 #define LL_ADC_AWD_DISABLE 0x00000000U /*!< ADC analog watchdog monitoring disabled */
AnnaBridge 145:64910690c574 874 #define LL_ADC_AWD_ALL_CHANNELS_REG ( ADC_CR1_AWDEN ) /*!< ADC analog watchdog monitoring of all channels, converted by group regular only */
AnnaBridge 145:64910690c574 875 #define LL_ADC_AWD_ALL_CHANNELS_INJ ( ADC_CR1_JAWDEN ) /*!< ADC analog watchdog monitoring of all channels, converted by group injected only */
AnnaBridge 145:64910690c574 876 #define LL_ADC_AWD_ALL_CHANNELS_REG_INJ ( ADC_CR1_JAWDEN | ADC_CR1_AWDEN ) /*!< ADC analog watchdog monitoring of all channels, converted by either group regular or injected */
AnnaBridge 145:64910690c574 877 #define LL_ADC_AWD_CHANNEL_0_REG ((LL_ADC_CHANNEL_0 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN0, converted by group regular only */
AnnaBridge 145:64910690c574 878 #define LL_ADC_AWD_CHANNEL_0_INJ ((LL_ADC_CHANNEL_0 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN0, converted by group injected only */
AnnaBridge 145:64910690c574 879 #define LL_ADC_AWD_CHANNEL_0_REG_INJ ((LL_ADC_CHANNEL_0 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN0, converted by either group regular or injected */
AnnaBridge 145:64910690c574 880 #define LL_ADC_AWD_CHANNEL_1_REG ((LL_ADC_CHANNEL_1 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN1, converted by group regular only */
AnnaBridge 145:64910690c574 881 #define LL_ADC_AWD_CHANNEL_1_INJ ((LL_ADC_CHANNEL_1 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN1, converted by group injected only */
AnnaBridge 145:64910690c574 882 #define LL_ADC_AWD_CHANNEL_1_REG_INJ ((LL_ADC_CHANNEL_1 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN1, converted by either group regular or injected */
AnnaBridge 145:64910690c574 883 #define LL_ADC_AWD_CHANNEL_2_REG ((LL_ADC_CHANNEL_2 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN2, converted by group regular only */
AnnaBridge 145:64910690c574 884 #define LL_ADC_AWD_CHANNEL_2_INJ ((LL_ADC_CHANNEL_2 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN2, converted by group injected only */
AnnaBridge 145:64910690c574 885 #define LL_ADC_AWD_CHANNEL_2_REG_INJ ((LL_ADC_CHANNEL_2 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN2, converted by either group regular or injected */
AnnaBridge 145:64910690c574 886 #define LL_ADC_AWD_CHANNEL_3_REG ((LL_ADC_CHANNEL_3 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN3, converted by group regular only */
AnnaBridge 145:64910690c574 887 #define LL_ADC_AWD_CHANNEL_3_INJ ((LL_ADC_CHANNEL_3 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN3, converted by group injected only */
AnnaBridge 145:64910690c574 888 #define LL_ADC_AWD_CHANNEL_3_REG_INJ ((LL_ADC_CHANNEL_3 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN3, converted by either group regular or injected */
AnnaBridge 145:64910690c574 889 #define LL_ADC_AWD_CHANNEL_4_REG ((LL_ADC_CHANNEL_4 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN4, converted by group regular only */
AnnaBridge 145:64910690c574 890 #define LL_ADC_AWD_CHANNEL_4_INJ ((LL_ADC_CHANNEL_4 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN4, converted by group injected only */
AnnaBridge 145:64910690c574 891 #define LL_ADC_AWD_CHANNEL_4_REG_INJ ((LL_ADC_CHANNEL_4 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN4, converted by either group regular or injected */
AnnaBridge 145:64910690c574 892 #define LL_ADC_AWD_CHANNEL_5_REG ((LL_ADC_CHANNEL_5 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN5, converted by group regular only */
AnnaBridge 145:64910690c574 893 #define LL_ADC_AWD_CHANNEL_5_INJ ((LL_ADC_CHANNEL_5 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN5, converted by group injected only */
AnnaBridge 145:64910690c574 894 #define LL_ADC_AWD_CHANNEL_5_REG_INJ ((LL_ADC_CHANNEL_5 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN5, converted by either group regular or injected */
AnnaBridge 145:64910690c574 895 #define LL_ADC_AWD_CHANNEL_6_REG ((LL_ADC_CHANNEL_6 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN6, converted by group regular only */
AnnaBridge 145:64910690c574 896 #define LL_ADC_AWD_CHANNEL_6_INJ ((LL_ADC_CHANNEL_6 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN6, converted by group injected only */
AnnaBridge 145:64910690c574 897 #define LL_ADC_AWD_CHANNEL_6_REG_INJ ((LL_ADC_CHANNEL_6 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN6, converted by either group regular or injected */
AnnaBridge 145:64910690c574 898 #define LL_ADC_AWD_CHANNEL_7_REG ((LL_ADC_CHANNEL_7 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN7, converted by group regular only */
AnnaBridge 145:64910690c574 899 #define LL_ADC_AWD_CHANNEL_7_INJ ((LL_ADC_CHANNEL_7 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN7, converted by group injected only */
AnnaBridge 145:64910690c574 900 #define LL_ADC_AWD_CHANNEL_7_REG_INJ ((LL_ADC_CHANNEL_7 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN7, converted by either group regular or injected */
AnnaBridge 145:64910690c574 901 #define LL_ADC_AWD_CHANNEL_8_REG ((LL_ADC_CHANNEL_8 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN8, converted by group regular only */
AnnaBridge 145:64910690c574 902 #define LL_ADC_AWD_CHANNEL_8_INJ ((LL_ADC_CHANNEL_8 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN8, converted by group injected only */
AnnaBridge 145:64910690c574 903 #define LL_ADC_AWD_CHANNEL_8_REG_INJ ((LL_ADC_CHANNEL_8 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN8, converted by either group regular or injected */
AnnaBridge 145:64910690c574 904 #define LL_ADC_AWD_CHANNEL_9_REG ((LL_ADC_CHANNEL_9 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN9, converted by group regular only */
AnnaBridge 145:64910690c574 905 #define LL_ADC_AWD_CHANNEL_9_INJ ((LL_ADC_CHANNEL_9 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN9, converted by group injected only */
AnnaBridge 145:64910690c574 906 #define LL_ADC_AWD_CHANNEL_9_REG_INJ ((LL_ADC_CHANNEL_9 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN9, converted by either group regular or injected */
AnnaBridge 145:64910690c574 907 #define LL_ADC_AWD_CHANNEL_10_REG ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN10, converted by group regular only */
AnnaBridge 145:64910690c574 908 #define LL_ADC_AWD_CHANNEL_10_INJ ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN10, converted by group injected only */
AnnaBridge 145:64910690c574 909 #define LL_ADC_AWD_CHANNEL_10_REG_INJ ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN10, converted by either group regular or injected */
AnnaBridge 145:64910690c574 910 #define LL_ADC_AWD_CHANNEL_11_REG ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN11, converted by group regular only */
AnnaBridge 145:64910690c574 911 #define LL_ADC_AWD_CHANNEL_11_INJ ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN11, converted by group injected only */
AnnaBridge 145:64910690c574 912 #define LL_ADC_AWD_CHANNEL_11_REG_INJ ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN11, converted by either group regular or injected */
AnnaBridge 145:64910690c574 913 #define LL_ADC_AWD_CHANNEL_12_REG ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN12, converted by group regular only */
AnnaBridge 145:64910690c574 914 #define LL_ADC_AWD_CHANNEL_12_INJ ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN12, converted by group injected only */
AnnaBridge 145:64910690c574 915 #define LL_ADC_AWD_CHANNEL_12_REG_INJ ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN12, converted by either group regular or injected */
AnnaBridge 145:64910690c574 916 #define LL_ADC_AWD_CHANNEL_13_REG ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN13, converted by group regular only */
AnnaBridge 145:64910690c574 917 #define LL_ADC_AWD_CHANNEL_13_INJ ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN13, converted by group injected only */
AnnaBridge 145:64910690c574 918 #define LL_ADC_AWD_CHANNEL_13_REG_INJ ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN13, converted by either group regular or injected */
AnnaBridge 145:64910690c574 919 #define LL_ADC_AWD_CHANNEL_14_REG ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN14, converted by group regular only */
AnnaBridge 145:64910690c574 920 #define LL_ADC_AWD_CHANNEL_14_INJ ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN14, converted by group injected only */
AnnaBridge 145:64910690c574 921 #define LL_ADC_AWD_CHANNEL_14_REG_INJ ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN14, converted by either group regular or injected */
AnnaBridge 145:64910690c574 922 #define LL_ADC_AWD_CHANNEL_15_REG ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN15, converted by group regular only */
AnnaBridge 145:64910690c574 923 #define LL_ADC_AWD_CHANNEL_15_INJ ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN15, converted by group injected only */
AnnaBridge 145:64910690c574 924 #define LL_ADC_AWD_CHANNEL_15_REG_INJ ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN15, converted by either group regular or injected */
AnnaBridge 145:64910690c574 925 #define LL_ADC_AWD_CHANNEL_16_REG ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN16, converted by group regular only */
AnnaBridge 145:64910690c574 926 #define LL_ADC_AWD_CHANNEL_16_INJ ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN16, converted by group injected only */
AnnaBridge 145:64910690c574 927 #define LL_ADC_AWD_CHANNEL_16_REG_INJ ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN16, converted by either group regular or injected */
AnnaBridge 145:64910690c574 928 #define LL_ADC_AWD_CHANNEL_17_REG ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN17, converted by group regular only */
AnnaBridge 145:64910690c574 929 #define LL_ADC_AWD_CHANNEL_17_INJ ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN17, converted by group injected only */
AnnaBridge 145:64910690c574 930 #define LL_ADC_AWD_CHANNEL_17_REG_INJ ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN17, converted by either group regular or injected */
AnnaBridge 145:64910690c574 931 #define LL_ADC_AWD_CHANNEL_18_REG ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN18, converted by group regular only */
AnnaBridge 145:64910690c574 932 #define LL_ADC_AWD_CHANNEL_18_INJ ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN18, converted by group injected only */
AnnaBridge 145:64910690c574 933 #define LL_ADC_AWD_CHANNEL_18_REG_INJ ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN18, converted by either group regular or injected */
AnnaBridge 145:64910690c574 934 #define LL_ADC_AWD_CH_VREFINT_REG ((LL_ADC_CHANNEL_VREFINT & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to VrefInt: Internal voltage reference, converted by group regular only */
AnnaBridge 145:64910690c574 935 #define LL_ADC_AWD_CH_VREFINT_INJ ((LL_ADC_CHANNEL_VREFINT & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to VrefInt: Internal voltage reference, converted by group injected only */
AnnaBridge 145:64910690c574 936 #define LL_ADC_AWD_CH_VREFINT_REG_INJ ((LL_ADC_CHANNEL_VREFINT & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to VrefInt: Internal voltage reference, converted by either group regular or injected */
AnnaBridge 145:64910690c574 937 #define LL_ADC_AWD_CH_VBAT_REG ((LL_ADC_CHANNEL_VBAT & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda, converted by group regular only */
AnnaBridge 145:64910690c574 938 #define LL_ADC_AWD_CH_VBAT_INJ ((LL_ADC_CHANNEL_VBAT & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda, converted by group injected only */
AnnaBridge 145:64910690c574 939 #define LL_ADC_AWD_CH_VBAT_REG_INJ ((LL_ADC_CHANNEL_VBAT & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda */
AnnaBridge 145:64910690c574 940 #define LL_ADC_AWD_CH_TEMPSENSOR_REG ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by group regular only */
AnnaBridge 145:64910690c574 941 #define LL_ADC_AWD_CH_TEMPSENSOR_INJ ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by group injected only */
AnnaBridge 145:64910690c574 942 #define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by either group regular or injected */
AnnaBridge 145:64910690c574 943 /**
AnnaBridge 145:64910690c574 944 * @}
AnnaBridge 145:64910690c574 945 */
AnnaBridge 145:64910690c574 946
AnnaBridge 145:64910690c574 947 /** @defgroup ADC_LL_EC_AWD_THRESHOLDS Analog watchdog - Thresholds
AnnaBridge 145:64910690c574 948 * @{
AnnaBridge 145:64910690c574 949 */
AnnaBridge 145:64910690c574 950 #define LL_ADC_AWD_THRESHOLD_HIGH (ADC_AWD_TR1_HIGH_REGOFFSET) /*!< ADC analog watchdog threshold high */
AnnaBridge 145:64910690c574 951 #define LL_ADC_AWD_THRESHOLD_LOW (ADC_AWD_TR1_LOW_REGOFFSET) /*!< ADC analog watchdog threshold low */
AnnaBridge 145:64910690c574 952 /**
AnnaBridge 145:64910690c574 953 * @}
AnnaBridge 145:64910690c574 954 */
AnnaBridge 145:64910690c574 955
AnnaBridge 145:64910690c574 956 /** @defgroup ADC_LL_EC_MULTI_MODE Multimode - Mode
AnnaBridge 145:64910690c574 957 * @{
AnnaBridge 145:64910690c574 958 */
AnnaBridge 145:64910690c574 959 #define LL_ADC_MULTI_INDEPENDENT 0x00000000U /*!< ADC dual mode disabled (ADC independent mode) */
AnnaBridge 145:64910690c574 960 #define LL_ADC_MULTI_DUAL_REG_SIMULT ( ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 ) /*!< ADC dual mode enabled: group regular simultaneous */
AnnaBridge 145:64910690c574 961 #define LL_ADC_MULTI_DUAL_REG_INTERL ( ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) /*!< ADC dual mode enabled: Combined group regular interleaved */
AnnaBridge 145:64910690c574 962 #define LL_ADC_MULTI_DUAL_INJ_SIMULT ( ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0) /*!< ADC dual mode enabled: group injected simultaneous */
AnnaBridge 145:64910690c574 963 #define LL_ADC_MULTI_DUAL_INJ_ALTERN (ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0) /*!< ADC dual mode enabled: group injected alternate trigger. Works only with external triggers (not internal SW start) */
AnnaBridge 145:64910690c574 964 #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM ( ADC_CCR_MULTI_0) /*!< ADC dual mode enabled: Combined group regular simultaneous + group injected simultaneous */
AnnaBridge 145:64910690c574 965 #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT ( ADC_CCR_MULTI_1 ) /*!< ADC dual mode enabled: Combined group regular simultaneous + group injected alternate trigger */
AnnaBridge 145:64910690c574 966 #define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM ( ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) /*!< ADC dual mode enabled: Combined group regular interleaved + group injected simultaneous */
AnnaBridge 145:64910690c574 967 #if defined(ADC3)
AnnaBridge 145:64910690c574 968 #define LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_SIM (ADC_CCR_MULTI_4 | ADC_CCR_MULTI_0) /*!< ADC triple mode enabled: Combined group regular simultaneous + group injected simultaneous */
AnnaBridge 145:64910690c574 969 #define LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_ALT (ADC_CCR_MULTI_4 | ADC_CCR_MULTI_1 ) /*!< ADC triple mode enabled: Combined group regular simultaneous + group injected alternate trigger */
AnnaBridge 145:64910690c574 970 #define LL_ADC_MULTI_TRIPLE_INJ_SIMULT (ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0) /*!< ADC triple mode enabled: group injected simultaneous */
AnnaBridge 145:64910690c574 971 #define LL_ADC_MULTI_TRIPLE_REG_SIMULT (ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 ) /*!< ADC triple mode enabled: group regular simultaneous */
AnnaBridge 145:64910690c574 972 #define LL_ADC_MULTI_TRIPLE_REG_INTERL (ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) /*!< ADC triple mode enabled: Combined group regular interleaved */
AnnaBridge 145:64910690c574 973 #define LL_ADC_MULTI_TRIPLE_INJ_ALTERN (ADC_CCR_MULTI_4 | ADC_CCR_MULTI_0) /*!< ADC triple mode enabled: group injected alternate trigger. Works only with external triggers (not internal SW start) */
AnnaBridge 145:64910690c574 974 #endif
AnnaBridge 145:64910690c574 975 /**
AnnaBridge 145:64910690c574 976 * @}
AnnaBridge 145:64910690c574 977 */
AnnaBridge 145:64910690c574 978
AnnaBridge 145:64910690c574 979 /** @defgroup ADC_LL_EC_MULTI_DMA_TRANSFER Multimode - DMA transfer
AnnaBridge 145:64910690c574 980 * @{
AnnaBridge 145:64910690c574 981 */
AnnaBridge 145:64910690c574 982 #define LL_ADC_MULTI_REG_DMA_EACH_ADC 0x00000000U /*!< ADC multimode group regular conversions are transferred by DMA: each ADC uses its own DMA channel, with its individual DMA transfer settings */
AnnaBridge 145:64910690c574 983 #define LL_ADC_MULTI_REG_DMA_LIMIT_1 ( ADC_CCR_DMA_0) /*!< ADC multimode group regular conversions are transferred by DMA, one DMA channel for all ADC instances (DMA of ADC master), in limited mode (one shot mode): DMA transfer requests are stopped when number of DMA data transfers (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. Setting of DMA mode 1: 2 or 3 (dual or triple mode) half-words one by one, ADC1 then ADC2 then ADC3. */
AnnaBridge 145:64910690c574 984 #define LL_ADC_MULTI_REG_DMA_LIMIT_2 ( ADC_CCR_DMA_1 ) /*!< ADC multimode group regular conversions are transferred by DMA, one DMA channel for all ADC instances (DMA of ADC master), in limited mode (one shot mode): DMA transfer requests are stopped when number of DMA data transfers (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. Setting of DMA mode 2: 2 or 3 (dual or triple mode) half-words one by one, ADC2&1 then ADC1&3 then ADC3&2. */
AnnaBridge 145:64910690c574 985 #define LL_ADC_MULTI_REG_DMA_LIMIT_3 ( ADC_CCR_DMA_0 | ADC_CCR_DMA_0) /*!< ADC multimode group regular conversions are transferred by DMA, one DMA channel for all ADC instances (DMA of ADC master), in limited mode (one shot mode): DMA transfer requests are stopped when number of DMA data transfers (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. Setting of DMA mode 3: 2 or 3 (dual or triple mode) bytes one by one, ADC2&1 then ADC1&3 then ADC3&2. */
AnnaBridge 145:64910690c574 986 #define LL_ADC_MULTI_REG_DMA_UNLMT_1 (ADC_CCR_DDS | ADC_CCR_DMA_0) /*!< ADC multimode group regular conversions are transferred by DMA, one DMA channel for all ADC instances (DMA of ADC master), in unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transferred (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. Setting of DMA mode 1: 2 or 3 (dual or triple mode) half-words one by one, ADC1 then ADC2 then ADC3. */
AnnaBridge 145:64910690c574 987 #define LL_ADC_MULTI_REG_DMA_UNLMT_2 (ADC_CCR_DDS | ADC_CCR_DMA_1 ) /*!< ADC multimode group regular conversions are transferred by DMA, one DMA channel for all ADC instances (DMA of ADC master), in unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transferred (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. Setting of DMA mode 2: 2 or 3 (dual or triple mode) half-words by pairs, ADC2&1 then ADC1&3 then ADC3&2. */
AnnaBridge 145:64910690c574 988 #define LL_ADC_MULTI_REG_DMA_UNLMT_3 (ADC_CCR_DDS | ADC_CCR_DMA_0 | ADC_CCR_DMA_0) /*!< ADC multimode group regular conversions are transferred by DMA, one DMA channel for all ADC instances (DMA of ADC master), in unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transferred (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. Setting of DMA mode 3: 2 or 3 (dual or triple mode) bytes one by one, ADC2&1 then ADC1&3 then ADC3&2. */
AnnaBridge 145:64910690c574 989 /**
AnnaBridge 145:64910690c574 990 * @}
AnnaBridge 145:64910690c574 991 */
AnnaBridge 145:64910690c574 992
AnnaBridge 145:64910690c574 993 /** @defgroup ADC_LL_EC_MULTI_TWOSMP_DELAY Multimode - Delay between two sampling phases
AnnaBridge 145:64910690c574 994 * @{
AnnaBridge 145:64910690c574 995 */
AnnaBridge 145:64910690c574 996 #define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES 0x00000000U /*!< ADC multimode delay between two sampling phases: 5 ADC clock cycles*/
AnnaBridge 145:64910690c574 997 #define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES ( ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 6 ADC clock cycles */
AnnaBridge 145:64910690c574 998 #define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES ( ADC_CCR_DELAY_1 ) /*!< ADC multimode delay between two sampling phases: 7 ADC clock cycles */
AnnaBridge 145:64910690c574 999 #define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES ( ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 8 ADC clock cycles */
AnnaBridge 145:64910690c574 1000 #define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES ( ADC_CCR_DELAY_2 ) /*!< ADC multimode delay between two sampling phases: 9 ADC clock cycles */
AnnaBridge 145:64910690c574 1001 #define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES ( ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 10 ADC clock cycles */
AnnaBridge 145:64910690c574 1002 #define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES ( ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 ) /*!< ADC multimode delay between two sampling phases: 11 ADC clock cycles */
AnnaBridge 145:64910690c574 1003 #define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES ( ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 12 ADC clock cycles */
AnnaBridge 145:64910690c574 1004 #define LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES (ADC_CCR_DELAY_3 ) /*!< ADC multimode delay between two sampling phases: 13 ADC clock cycles */
AnnaBridge 145:64910690c574 1005 #define LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 14 ADC clock cycles */
AnnaBridge 145:64910690c574 1006 #define LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 ) /*!< ADC multimode delay between two sampling phases: 15 ADC clock cycles */
AnnaBridge 145:64910690c574 1007 #define LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 16 ADC clock cycles */
AnnaBridge 145:64910690c574 1008 #define LL_ADC_MULTI_TWOSMP_DELAY_17CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 ) /*!< ADC multimode delay between two sampling phases: 17 ADC clock cycles */
AnnaBridge 145:64910690c574 1009 #define LL_ADC_MULTI_TWOSMP_DELAY_18CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 18 ADC clock cycles */
AnnaBridge 145:64910690c574 1010 #define LL_ADC_MULTI_TWOSMP_DELAY_19CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 ) /*!< ADC multimode delay between two sampling phases: 19 ADC clock cycles */
AnnaBridge 145:64910690c574 1011 #define LL_ADC_MULTI_TWOSMP_DELAY_20CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 20 ADC clock cycles */
AnnaBridge 145:64910690c574 1012 /**
AnnaBridge 145:64910690c574 1013 * @}
AnnaBridge 145:64910690c574 1014 */
AnnaBridge 145:64910690c574 1015
AnnaBridge 145:64910690c574 1016 /** @defgroup ADC_LL_EC_MULTI_MASTER_SLAVE Multimode - ADC master or slave
AnnaBridge 145:64910690c574 1017 * @{
AnnaBridge 145:64910690c574 1018 */
AnnaBridge 145:64910690c574 1019 #define LL_ADC_MULTI_MASTER ( ADC_CDR_RDATA_MST) /*!< In multimode, selection among several ADC instances: ADC master */
AnnaBridge 145:64910690c574 1020 #define LL_ADC_MULTI_SLAVE (ADC_CDR_RDATA_SLV ) /*!< In multimode, selection among several ADC instances: ADC slave */
AnnaBridge 145:64910690c574 1021 #define LL_ADC_MULTI_MASTER_SLAVE (ADC_CDR_RDATA_SLV | ADC_CDR_RDATA_MST) /*!< In multimode, selection among several ADC instances: both ADC master and ADC slave */
AnnaBridge 145:64910690c574 1022 /**
AnnaBridge 145:64910690c574 1023 * @}
AnnaBridge 145:64910690c574 1024 */
AnnaBridge 145:64910690c574 1025
AnnaBridge 145:64910690c574 1026
AnnaBridge 145:64910690c574 1027
AnnaBridge 145:64910690c574 1028 /** @defgroup ADC_LL_EC_HW_DELAYS Definitions of ADC hardware constraints delays
AnnaBridge 145:64910690c574 1029 * @note Only ADC IP HW delays are defined in ADC LL driver driver,
AnnaBridge 145:64910690c574 1030 * not timeout values.
AnnaBridge 145:64910690c574 1031 * For details on delays values, refer to descriptions in source code
AnnaBridge 145:64910690c574 1032 * above each literal definition.
AnnaBridge 145:64910690c574 1033 * @{
AnnaBridge 145:64910690c574 1034 */
AnnaBridge 145:64910690c574 1035
AnnaBridge 145:64910690c574 1036 /* Note: Only ADC IP HW delays are defined in ADC LL driver driver, */
AnnaBridge 145:64910690c574 1037 /* not timeout values. */
AnnaBridge 145:64910690c574 1038 /* Timeout values for ADC operations are dependent to device clock */
AnnaBridge 145:64910690c574 1039 /* configuration (system clock versus ADC clock), */
AnnaBridge 145:64910690c574 1040 /* and therefore must be defined in user application. */
AnnaBridge 145:64910690c574 1041 /* Indications for estimation of ADC timeout delays, for this */
AnnaBridge 145:64910690c574 1042 /* STM32 serie: */
AnnaBridge 145:64910690c574 1043 /* - ADC enable time: maximum delay is 2us */
AnnaBridge 145:64910690c574 1044 /* (refer to device datasheet, parameter "tSTAB") */
AnnaBridge 145:64910690c574 1045 /* - ADC conversion time: duration depending on ADC clock and ADC */
AnnaBridge 145:64910690c574 1046 /* configuration. */
AnnaBridge 145:64910690c574 1047 /* (refer to device reference manual, section "Timing") */
AnnaBridge 145:64910690c574 1048
AnnaBridge 145:64910690c574 1049 /* Delay for internal voltage reference stabilization time. */
AnnaBridge 145:64910690c574 1050 /* Delay set to maximum value (refer to device datasheet, */
AnnaBridge 145:64910690c574 1051 /* parameter "tSTART"). */
AnnaBridge 145:64910690c574 1052 /* Unit: us */
AnnaBridge 145:64910690c574 1053 #define LL_ADC_DELAY_VREFINT_STAB_US ( 10U) /*!< Delay for internal voltage reference stabilization time */
AnnaBridge 145:64910690c574 1054
AnnaBridge 145:64910690c574 1055 /* Delay for temperature sensor stabilization time. */
AnnaBridge 145:64910690c574 1056 /* Literal set to maximum value (refer to device datasheet, */
AnnaBridge 145:64910690c574 1057 /* parameter "tSTART"). */
AnnaBridge 145:64910690c574 1058 /* Unit: us */
AnnaBridge 145:64910690c574 1059 #define LL_ADC_DELAY_TEMPSENSOR_STAB_US ( 10U) /*!< Delay for internal voltage reference stabilization time */
AnnaBridge 145:64910690c574 1060
AnnaBridge 145:64910690c574 1061 /**
AnnaBridge 145:64910690c574 1062 * @}
AnnaBridge 145:64910690c574 1063 */
AnnaBridge 145:64910690c574 1064
AnnaBridge 145:64910690c574 1065 /**
AnnaBridge 145:64910690c574 1066 * @}
AnnaBridge 145:64910690c574 1067 */
AnnaBridge 145:64910690c574 1068
AnnaBridge 145:64910690c574 1069
AnnaBridge 145:64910690c574 1070 /* Exported macro ------------------------------------------------------------*/
AnnaBridge 145:64910690c574 1071 /** @defgroup ADC_LL_Exported_Macros ADC Exported Macros
AnnaBridge 145:64910690c574 1072 * @{
AnnaBridge 145:64910690c574 1073 */
AnnaBridge 145:64910690c574 1074
AnnaBridge 145:64910690c574 1075 /** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros
AnnaBridge 145:64910690c574 1076 * @{
AnnaBridge 145:64910690c574 1077 */
AnnaBridge 145:64910690c574 1078
AnnaBridge 145:64910690c574 1079 /**
AnnaBridge 145:64910690c574 1080 * @brief Write a value in ADC register
AnnaBridge 145:64910690c574 1081 * @param __INSTANCE__ ADC Instance
AnnaBridge 145:64910690c574 1082 * @param __REG__ Register to be written
AnnaBridge 145:64910690c574 1083 * @param __VALUE__ Value to be written in the register
AnnaBridge 145:64910690c574 1084 * @retval None
AnnaBridge 145:64910690c574 1085 */
AnnaBridge 145:64910690c574 1086 #define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
AnnaBridge 145:64910690c574 1087
AnnaBridge 145:64910690c574 1088 /**
AnnaBridge 145:64910690c574 1089 * @brief Read a value in ADC register
AnnaBridge 145:64910690c574 1090 * @param __INSTANCE__ ADC Instance
AnnaBridge 145:64910690c574 1091 * @param __REG__ Register to be read
AnnaBridge 145:64910690c574 1092 * @retval Register value
AnnaBridge 145:64910690c574 1093 */
AnnaBridge 145:64910690c574 1094 #define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
AnnaBridge 145:64910690c574 1095 /**
AnnaBridge 145:64910690c574 1096 * @}
AnnaBridge 145:64910690c574 1097 */
AnnaBridge 145:64910690c574 1098
AnnaBridge 145:64910690c574 1099 /** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro
AnnaBridge 145:64910690c574 1100 * @{
AnnaBridge 145:64910690c574 1101 */
AnnaBridge 145:64910690c574 1102
AnnaBridge 145:64910690c574 1103 /**
AnnaBridge 145:64910690c574 1104 * @brief Helper macro to get ADC channel number in decimal format
AnnaBridge 145:64910690c574 1105 * from literals LL_ADC_CHANNEL_x.
AnnaBridge 145:64910690c574 1106 * @note Example:
AnnaBridge 145:64910690c574 1107 * __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4)
AnnaBridge 145:64910690c574 1108 * will return decimal number "4".
AnnaBridge 145:64910690c574 1109 * @note The input can be a value from functions where a channel
AnnaBridge 145:64910690c574 1110 * number is returned, either defined with number
AnnaBridge 145:64910690c574 1111 * or with bitfield (only one bit must be set).
AnnaBridge 145:64910690c574 1112 * @param __CHANNEL__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1113 * @arg @ref LL_ADC_CHANNEL_0
AnnaBridge 145:64910690c574 1114 * @arg @ref LL_ADC_CHANNEL_1
AnnaBridge 145:64910690c574 1115 * @arg @ref LL_ADC_CHANNEL_2
AnnaBridge 145:64910690c574 1116 * @arg @ref LL_ADC_CHANNEL_3
AnnaBridge 145:64910690c574 1117 * @arg @ref LL_ADC_CHANNEL_4
AnnaBridge 145:64910690c574 1118 * @arg @ref LL_ADC_CHANNEL_5
AnnaBridge 145:64910690c574 1119 * @arg @ref LL_ADC_CHANNEL_6
AnnaBridge 145:64910690c574 1120 * @arg @ref LL_ADC_CHANNEL_7
AnnaBridge 145:64910690c574 1121 * @arg @ref LL_ADC_CHANNEL_8
AnnaBridge 145:64910690c574 1122 * @arg @ref LL_ADC_CHANNEL_9
AnnaBridge 145:64910690c574 1123 * @arg @ref LL_ADC_CHANNEL_10
AnnaBridge 145:64910690c574 1124 * @arg @ref LL_ADC_CHANNEL_11
AnnaBridge 145:64910690c574 1125 * @arg @ref LL_ADC_CHANNEL_12
AnnaBridge 145:64910690c574 1126 * @arg @ref LL_ADC_CHANNEL_13
AnnaBridge 145:64910690c574 1127 * @arg @ref LL_ADC_CHANNEL_14
AnnaBridge 145:64910690c574 1128 * @arg @ref LL_ADC_CHANNEL_15
AnnaBridge 145:64910690c574 1129 * @arg @ref LL_ADC_CHANNEL_16
AnnaBridge 145:64910690c574 1130 * @arg @ref LL_ADC_CHANNEL_17
AnnaBridge 145:64910690c574 1131 * @arg @ref LL_ADC_CHANNEL_18
AnnaBridge 145:64910690c574 1132 * @arg @ref LL_ADC_CHANNEL_VREFINT (1)
AnnaBridge 145:64910690c574 1133 * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (1)
AnnaBridge 145:64910690c574 1134 * @arg @ref LL_ADC_CHANNEL_VBAT (1)
AnnaBridge 145:64910690c574 1135 *
AnnaBridge 145:64910690c574 1136 * (1) On STM32F2, parameter available only on ADC instance: ADC1.\n
AnnaBridge 145:64910690c574 1137 * @retval Value between Min_Data=0 and Max_Data=18
AnnaBridge 145:64910690c574 1138 */
AnnaBridge 145:64910690c574 1139 #define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__) \
AnnaBridge 145:64910690c574 1140 (((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
AnnaBridge 145:64910690c574 1141
AnnaBridge 145:64910690c574 1142 /**
AnnaBridge 145:64910690c574 1143 * @brief Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x
AnnaBridge 145:64910690c574 1144 * from number in decimal format.
AnnaBridge 145:64910690c574 1145 * @note Example:
AnnaBridge 145:64910690c574 1146 * __LL_ADC_DECIMAL_NB_TO_CHANNEL(4)
AnnaBridge 145:64910690c574 1147 * will return a data equivalent to "LL_ADC_CHANNEL_4".
AnnaBridge 145:64910690c574 1148 * @param __DECIMAL_NB__: Value between Min_Data=0 and Max_Data=18
AnnaBridge 145:64910690c574 1149 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 1150 * @arg @ref LL_ADC_CHANNEL_0
AnnaBridge 145:64910690c574 1151 * @arg @ref LL_ADC_CHANNEL_1
AnnaBridge 145:64910690c574 1152 * @arg @ref LL_ADC_CHANNEL_2
AnnaBridge 145:64910690c574 1153 * @arg @ref LL_ADC_CHANNEL_3
AnnaBridge 145:64910690c574 1154 * @arg @ref LL_ADC_CHANNEL_4
AnnaBridge 145:64910690c574 1155 * @arg @ref LL_ADC_CHANNEL_5
AnnaBridge 145:64910690c574 1156 * @arg @ref LL_ADC_CHANNEL_6
AnnaBridge 145:64910690c574 1157 * @arg @ref LL_ADC_CHANNEL_7
AnnaBridge 145:64910690c574 1158 * @arg @ref LL_ADC_CHANNEL_8
AnnaBridge 145:64910690c574 1159 * @arg @ref LL_ADC_CHANNEL_9
AnnaBridge 145:64910690c574 1160 * @arg @ref LL_ADC_CHANNEL_10
AnnaBridge 145:64910690c574 1161 * @arg @ref LL_ADC_CHANNEL_11
AnnaBridge 145:64910690c574 1162 * @arg @ref LL_ADC_CHANNEL_12
AnnaBridge 145:64910690c574 1163 * @arg @ref LL_ADC_CHANNEL_13
AnnaBridge 145:64910690c574 1164 * @arg @ref LL_ADC_CHANNEL_14
AnnaBridge 145:64910690c574 1165 * @arg @ref LL_ADC_CHANNEL_15
AnnaBridge 145:64910690c574 1166 * @arg @ref LL_ADC_CHANNEL_16
AnnaBridge 145:64910690c574 1167 * @arg @ref LL_ADC_CHANNEL_17
AnnaBridge 145:64910690c574 1168 * @arg @ref LL_ADC_CHANNEL_18
AnnaBridge 145:64910690c574 1169 * @arg @ref LL_ADC_CHANNEL_VREFINT (1)
AnnaBridge 145:64910690c574 1170 * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (1)
AnnaBridge 145:64910690c574 1171 * @arg @ref LL_ADC_CHANNEL_VBAT (1)
AnnaBridge 145:64910690c574 1172 *
AnnaBridge 145:64910690c574 1173 * (1) On STM32F2, parameter available only on ADC instance: ADC1.\n
AnnaBridge 145:64910690c574 1174 * (1) For ADC channel read back from ADC register,
AnnaBridge 145:64910690c574 1175 * comparison with internal channel parameter to be done
AnnaBridge 145:64910690c574 1176 * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
AnnaBridge 145:64910690c574 1177 */
AnnaBridge 145:64910690c574 1178 #define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__) \
AnnaBridge 145:64910690c574 1179 (((__DECIMAL_NB__) <= 9U) \
AnnaBridge 145:64910690c574 1180 ? ( \
AnnaBridge 145:64910690c574 1181 ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) | \
AnnaBridge 145:64910690c574 1182 (ADC_SMPR2_REGOFFSET | (((uint32_t) (3U * (__DECIMAL_NB__))) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) \
AnnaBridge 145:64910690c574 1183 ) \
AnnaBridge 145:64910690c574 1184 : \
AnnaBridge 145:64910690c574 1185 ( \
AnnaBridge 145:64910690c574 1186 ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) | \
AnnaBridge 145:64910690c574 1187 (ADC_SMPR1_REGOFFSET | (((uint32_t) (3U * ((__DECIMAL_NB__) - 10U))) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) \
AnnaBridge 145:64910690c574 1188 ) \
AnnaBridge 145:64910690c574 1189 )
AnnaBridge 145:64910690c574 1190
AnnaBridge 145:64910690c574 1191 /**
AnnaBridge 145:64910690c574 1192 * @brief Helper macro to determine whether the selected channel
AnnaBridge 145:64910690c574 1193 * corresponds to literal definitions of driver.
AnnaBridge 145:64910690c574 1194 * @note The different literal definitions of ADC channels are:
AnnaBridge 145:64910690c574 1195 * - ADC internal channel:
AnnaBridge 145:64910690c574 1196 * LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...
AnnaBridge 145:64910690c574 1197 * - ADC external channel (channel connected to a GPIO pin):
AnnaBridge 145:64910690c574 1198 * LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...
AnnaBridge 145:64910690c574 1199 * @note The channel parameter must be a value defined from literal
AnnaBridge 145:64910690c574 1200 * definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
AnnaBridge 145:64910690c574 1201 * LL_ADC_CHANNEL_TEMPSENSOR, ...),
AnnaBridge 145:64910690c574 1202 * ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...),
AnnaBridge 145:64910690c574 1203 * must not be a value from functions where a channel number is
AnnaBridge 145:64910690c574 1204 * returned from ADC registers,
AnnaBridge 145:64910690c574 1205 * because internal and external channels share the same channel
AnnaBridge 145:64910690c574 1206 * number in ADC registers. The differentiation is made only with
AnnaBridge 145:64910690c574 1207 * parameters definitions of driver.
AnnaBridge 145:64910690c574 1208 * @param __CHANNEL__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1209 * @arg @ref LL_ADC_CHANNEL_0
AnnaBridge 145:64910690c574 1210 * @arg @ref LL_ADC_CHANNEL_1
AnnaBridge 145:64910690c574 1211 * @arg @ref LL_ADC_CHANNEL_2
AnnaBridge 145:64910690c574 1212 * @arg @ref LL_ADC_CHANNEL_3
AnnaBridge 145:64910690c574 1213 * @arg @ref LL_ADC_CHANNEL_4
AnnaBridge 145:64910690c574 1214 * @arg @ref LL_ADC_CHANNEL_5
AnnaBridge 145:64910690c574 1215 * @arg @ref LL_ADC_CHANNEL_6
AnnaBridge 145:64910690c574 1216 * @arg @ref LL_ADC_CHANNEL_7
AnnaBridge 145:64910690c574 1217 * @arg @ref LL_ADC_CHANNEL_8
AnnaBridge 145:64910690c574 1218 * @arg @ref LL_ADC_CHANNEL_9
AnnaBridge 145:64910690c574 1219 * @arg @ref LL_ADC_CHANNEL_10
AnnaBridge 145:64910690c574 1220 * @arg @ref LL_ADC_CHANNEL_11
AnnaBridge 145:64910690c574 1221 * @arg @ref LL_ADC_CHANNEL_12
AnnaBridge 145:64910690c574 1222 * @arg @ref LL_ADC_CHANNEL_13
AnnaBridge 145:64910690c574 1223 * @arg @ref LL_ADC_CHANNEL_14
AnnaBridge 145:64910690c574 1224 * @arg @ref LL_ADC_CHANNEL_15
AnnaBridge 145:64910690c574 1225 * @arg @ref LL_ADC_CHANNEL_16
AnnaBridge 145:64910690c574 1226 * @arg @ref LL_ADC_CHANNEL_17
AnnaBridge 145:64910690c574 1227 * @arg @ref LL_ADC_CHANNEL_18
AnnaBridge 145:64910690c574 1228 * @arg @ref LL_ADC_CHANNEL_VREFINT (1)
AnnaBridge 145:64910690c574 1229 * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (1)
AnnaBridge 145:64910690c574 1230 * @arg @ref LL_ADC_CHANNEL_VBAT (1)
AnnaBridge 145:64910690c574 1231 *
AnnaBridge 145:64910690c574 1232 * (1) On STM32F2, parameter available only on ADC instance: ADC1.\n
AnnaBridge 145:64910690c574 1233 * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channel (channel connected to a GPIO pin).
AnnaBridge 145:64910690c574 1234 * Value "1" if the channel corresponds to a parameter definition of a ADC internal channel.
AnnaBridge 145:64910690c574 1235 */
AnnaBridge 145:64910690c574 1236 #define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__) \
AnnaBridge 145:64910690c574 1237 (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0U)
AnnaBridge 145:64910690c574 1238
AnnaBridge 145:64910690c574 1239 /**
AnnaBridge 145:64910690c574 1240 * @brief Helper macro to convert a channel defined from parameter
AnnaBridge 145:64910690c574 1241 * definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
AnnaBridge 145:64910690c574 1242 * LL_ADC_CHANNEL_TEMPSENSOR, ...),
AnnaBridge 145:64910690c574 1243 * to its equivalent parameter definition of a ADC external channel
AnnaBridge 145:64910690c574 1244 * (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...).
AnnaBridge 145:64910690c574 1245 * @note The channel parameter can be, additionally to a value
AnnaBridge 145:64910690c574 1246 * defined from parameter definition of a ADC internal channel
AnnaBridge 145:64910690c574 1247 * (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...),
AnnaBridge 145:64910690c574 1248 * a value defined from parameter definition of
AnnaBridge 145:64910690c574 1249 * ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
AnnaBridge 145:64910690c574 1250 * or a value from functions where a channel number is returned
AnnaBridge 145:64910690c574 1251 * from ADC registers.
AnnaBridge 145:64910690c574 1252 * @param __CHANNEL__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1253 * @arg @ref LL_ADC_CHANNEL_0
AnnaBridge 145:64910690c574 1254 * @arg @ref LL_ADC_CHANNEL_1
AnnaBridge 145:64910690c574 1255 * @arg @ref LL_ADC_CHANNEL_2
AnnaBridge 145:64910690c574 1256 * @arg @ref LL_ADC_CHANNEL_3
AnnaBridge 145:64910690c574 1257 * @arg @ref LL_ADC_CHANNEL_4
AnnaBridge 145:64910690c574 1258 * @arg @ref LL_ADC_CHANNEL_5
AnnaBridge 145:64910690c574 1259 * @arg @ref LL_ADC_CHANNEL_6
AnnaBridge 145:64910690c574 1260 * @arg @ref LL_ADC_CHANNEL_7
AnnaBridge 145:64910690c574 1261 * @arg @ref LL_ADC_CHANNEL_8
AnnaBridge 145:64910690c574 1262 * @arg @ref LL_ADC_CHANNEL_9
AnnaBridge 145:64910690c574 1263 * @arg @ref LL_ADC_CHANNEL_10
AnnaBridge 145:64910690c574 1264 * @arg @ref LL_ADC_CHANNEL_11
AnnaBridge 145:64910690c574 1265 * @arg @ref LL_ADC_CHANNEL_12
AnnaBridge 145:64910690c574 1266 * @arg @ref LL_ADC_CHANNEL_13
AnnaBridge 145:64910690c574 1267 * @arg @ref LL_ADC_CHANNEL_14
AnnaBridge 145:64910690c574 1268 * @arg @ref LL_ADC_CHANNEL_15
AnnaBridge 145:64910690c574 1269 * @arg @ref LL_ADC_CHANNEL_16
AnnaBridge 145:64910690c574 1270 * @arg @ref LL_ADC_CHANNEL_17
AnnaBridge 145:64910690c574 1271 * @arg @ref LL_ADC_CHANNEL_18
AnnaBridge 145:64910690c574 1272 * @arg @ref LL_ADC_CHANNEL_VREFINT (1)
AnnaBridge 145:64910690c574 1273 * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (1)
AnnaBridge 145:64910690c574 1274 * @arg @ref LL_ADC_CHANNEL_VBAT (1)
AnnaBridge 145:64910690c574 1275 *
AnnaBridge 145:64910690c574 1276 * (1) On STM32F2, parameter available only on ADC instance: ADC1.\n
AnnaBridge 145:64910690c574 1277 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 1278 * @arg @ref LL_ADC_CHANNEL_0
AnnaBridge 145:64910690c574 1279 * @arg @ref LL_ADC_CHANNEL_1
AnnaBridge 145:64910690c574 1280 * @arg @ref LL_ADC_CHANNEL_2
AnnaBridge 145:64910690c574 1281 * @arg @ref LL_ADC_CHANNEL_3
AnnaBridge 145:64910690c574 1282 * @arg @ref LL_ADC_CHANNEL_4
AnnaBridge 145:64910690c574 1283 * @arg @ref LL_ADC_CHANNEL_5
AnnaBridge 145:64910690c574 1284 * @arg @ref LL_ADC_CHANNEL_6
AnnaBridge 145:64910690c574 1285 * @arg @ref LL_ADC_CHANNEL_7
AnnaBridge 145:64910690c574 1286 * @arg @ref LL_ADC_CHANNEL_8
AnnaBridge 145:64910690c574 1287 * @arg @ref LL_ADC_CHANNEL_9
AnnaBridge 145:64910690c574 1288 * @arg @ref LL_ADC_CHANNEL_10
AnnaBridge 145:64910690c574 1289 * @arg @ref LL_ADC_CHANNEL_11
AnnaBridge 145:64910690c574 1290 * @arg @ref LL_ADC_CHANNEL_12
AnnaBridge 145:64910690c574 1291 * @arg @ref LL_ADC_CHANNEL_13
AnnaBridge 145:64910690c574 1292 * @arg @ref LL_ADC_CHANNEL_14
AnnaBridge 145:64910690c574 1293 * @arg @ref LL_ADC_CHANNEL_15
AnnaBridge 145:64910690c574 1294 * @arg @ref LL_ADC_CHANNEL_16
AnnaBridge 145:64910690c574 1295 * @arg @ref LL_ADC_CHANNEL_17
AnnaBridge 145:64910690c574 1296 * @arg @ref LL_ADC_CHANNEL_18
AnnaBridge 145:64910690c574 1297 */
AnnaBridge 145:64910690c574 1298 #define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__) \
AnnaBridge 145:64910690c574 1299 ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)
AnnaBridge 145:64910690c574 1300
AnnaBridge 145:64910690c574 1301 /**
AnnaBridge 145:64910690c574 1302 * @brief Helper macro to determine whether the internal channel
AnnaBridge 145:64910690c574 1303 * selected is available on the ADC instance selected.
AnnaBridge 145:64910690c574 1304 * @note The channel parameter must be a value defined from parameter
AnnaBridge 145:64910690c574 1305 * definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
AnnaBridge 145:64910690c574 1306 * LL_ADC_CHANNEL_TEMPSENSOR, ...),
AnnaBridge 145:64910690c574 1307 * must not be a value defined from parameter definition of
AnnaBridge 145:64910690c574 1308 * ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
AnnaBridge 145:64910690c574 1309 * or a value from functions where a channel number is
AnnaBridge 145:64910690c574 1310 * returned from ADC registers,
AnnaBridge 145:64910690c574 1311 * because internal and external channels share the same channel
AnnaBridge 145:64910690c574 1312 * number in ADC registers. The differentiation is made only with
AnnaBridge 145:64910690c574 1313 * parameters definitions of driver.
AnnaBridge 145:64910690c574 1314 * @param __ADC_INSTANCE__ ADC instance
AnnaBridge 145:64910690c574 1315 * @param __CHANNEL__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1316 * @arg @ref LL_ADC_CHANNEL_VREFINT (1)
AnnaBridge 145:64910690c574 1317 * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (1)
AnnaBridge 145:64910690c574 1318 * @arg @ref LL_ADC_CHANNEL_VBAT (1)
AnnaBridge 145:64910690c574 1319 *
AnnaBridge 145:64910690c574 1320 * (1) On STM32F2, parameter available only on ADC instance: ADC1.
AnnaBridge 145:64910690c574 1321 * @retval Value "0" if the internal channel selected is not available on the ADC instance selected.
AnnaBridge 145:64910690c574 1322 * Value "1" if the internal channel selected is available on the ADC instance selected.
AnnaBridge 145:64910690c574 1323 */
AnnaBridge 145:64910690c574 1324 #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__) \
AnnaBridge 145:64910690c574 1325 ( \
AnnaBridge 145:64910690c574 1326 ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT) || \
AnnaBridge 145:64910690c574 1327 ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) || \
AnnaBridge 145:64910690c574 1328 ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT) \
AnnaBridge 145:64910690c574 1329 )
AnnaBridge 145:64910690c574 1330 /**
AnnaBridge 145:64910690c574 1331 * @brief Helper macro to define ADC analog watchdog parameter:
AnnaBridge 145:64910690c574 1332 * define a single channel to monitor with analog watchdog
AnnaBridge 145:64910690c574 1333 * from sequencer channel and groups definition.
AnnaBridge 145:64910690c574 1334 * @note To be used with function @ref LL_ADC_SetAnalogWDMonitChannels().
AnnaBridge 145:64910690c574 1335 * Example:
AnnaBridge 145:64910690c574 1336 * LL_ADC_SetAnalogWDMonitChannels(
AnnaBridge 145:64910690c574 1337 * ADC1, LL_ADC_AWD1,
AnnaBridge 145:64910690c574 1338 * __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR))
AnnaBridge 145:64910690c574 1339 * @param __CHANNEL__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1340 * @arg @ref LL_ADC_CHANNEL_0
AnnaBridge 145:64910690c574 1341 * @arg @ref LL_ADC_CHANNEL_1
AnnaBridge 145:64910690c574 1342 * @arg @ref LL_ADC_CHANNEL_2
AnnaBridge 145:64910690c574 1343 * @arg @ref LL_ADC_CHANNEL_3
AnnaBridge 145:64910690c574 1344 * @arg @ref LL_ADC_CHANNEL_4
AnnaBridge 145:64910690c574 1345 * @arg @ref LL_ADC_CHANNEL_5
AnnaBridge 145:64910690c574 1346 * @arg @ref LL_ADC_CHANNEL_6
AnnaBridge 145:64910690c574 1347 * @arg @ref LL_ADC_CHANNEL_7
AnnaBridge 145:64910690c574 1348 * @arg @ref LL_ADC_CHANNEL_8
AnnaBridge 145:64910690c574 1349 * @arg @ref LL_ADC_CHANNEL_9
AnnaBridge 145:64910690c574 1350 * @arg @ref LL_ADC_CHANNEL_10
AnnaBridge 145:64910690c574 1351 * @arg @ref LL_ADC_CHANNEL_11
AnnaBridge 145:64910690c574 1352 * @arg @ref LL_ADC_CHANNEL_12
AnnaBridge 145:64910690c574 1353 * @arg @ref LL_ADC_CHANNEL_13
AnnaBridge 145:64910690c574 1354 * @arg @ref LL_ADC_CHANNEL_14
AnnaBridge 145:64910690c574 1355 * @arg @ref LL_ADC_CHANNEL_15
AnnaBridge 145:64910690c574 1356 * @arg @ref LL_ADC_CHANNEL_16
AnnaBridge 145:64910690c574 1357 * @arg @ref LL_ADC_CHANNEL_17
AnnaBridge 145:64910690c574 1358 * @arg @ref LL_ADC_CHANNEL_18
AnnaBridge 145:64910690c574 1359 * @arg @ref LL_ADC_CHANNEL_VREFINT (1)
AnnaBridge 145:64910690c574 1360 * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (1)
AnnaBridge 145:64910690c574 1361 * @arg @ref LL_ADC_CHANNEL_VBAT (1)
AnnaBridge 145:64910690c574 1362 *
AnnaBridge 145:64910690c574 1363 * (1) On STM32F2, parameter available only on ADC instance: ADC1.\n
AnnaBridge 145:64910690c574 1364 * (1) For ADC channel read back from ADC register,
AnnaBridge 145:64910690c574 1365 * comparison with internal channel parameter to be done
AnnaBridge 145:64910690c574 1366 * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
AnnaBridge 145:64910690c574 1367 * @param __GROUP__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1368 * @arg @ref LL_ADC_GROUP_REGULAR
AnnaBridge 145:64910690c574 1369 * @arg @ref LL_ADC_GROUP_INJECTED
AnnaBridge 145:64910690c574 1370 * @arg @ref LL_ADC_GROUP_REGULAR_INJECTED
AnnaBridge 145:64910690c574 1371 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 1372 * @arg @ref LL_ADC_AWD_DISABLE
AnnaBridge 145:64910690c574 1373 * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG
AnnaBridge 145:64910690c574 1374 * @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ
AnnaBridge 145:64910690c574 1375 * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
AnnaBridge 145:64910690c574 1376 * @arg @ref LL_ADC_AWD_CHANNEL_0_REG
AnnaBridge 145:64910690c574 1377 * @arg @ref LL_ADC_AWD_CHANNEL_0_INJ
AnnaBridge 145:64910690c574 1378 * @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
AnnaBridge 145:64910690c574 1379 * @arg @ref LL_ADC_AWD_CHANNEL_1_REG
AnnaBridge 145:64910690c574 1380 * @arg @ref LL_ADC_AWD_CHANNEL_1_INJ
AnnaBridge 145:64910690c574 1381 * @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
AnnaBridge 145:64910690c574 1382 * @arg @ref LL_ADC_AWD_CHANNEL_2_REG
AnnaBridge 145:64910690c574 1383 * @arg @ref LL_ADC_AWD_CHANNEL_2_INJ
AnnaBridge 145:64910690c574 1384 * @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
AnnaBridge 145:64910690c574 1385 * @arg @ref LL_ADC_AWD_CHANNEL_3_REG
AnnaBridge 145:64910690c574 1386 * @arg @ref LL_ADC_AWD_CHANNEL_3_INJ
AnnaBridge 145:64910690c574 1387 * @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
AnnaBridge 145:64910690c574 1388 * @arg @ref LL_ADC_AWD_CHANNEL_4_REG
AnnaBridge 145:64910690c574 1389 * @arg @ref LL_ADC_AWD_CHANNEL_4_INJ
AnnaBridge 145:64910690c574 1390 * @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
AnnaBridge 145:64910690c574 1391 * @arg @ref LL_ADC_AWD_CHANNEL_5_REG
AnnaBridge 145:64910690c574 1392 * @arg @ref LL_ADC_AWD_CHANNEL_5_INJ
AnnaBridge 145:64910690c574 1393 * @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
AnnaBridge 145:64910690c574 1394 * @arg @ref LL_ADC_AWD_CHANNEL_6_REG
AnnaBridge 145:64910690c574 1395 * @arg @ref LL_ADC_AWD_CHANNEL_6_INJ
AnnaBridge 145:64910690c574 1396 * @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
AnnaBridge 145:64910690c574 1397 * @arg @ref LL_ADC_AWD_CHANNEL_7_REG
AnnaBridge 145:64910690c574 1398 * @arg @ref LL_ADC_AWD_CHANNEL_7_INJ
AnnaBridge 145:64910690c574 1399 * @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
AnnaBridge 145:64910690c574 1400 * @arg @ref LL_ADC_AWD_CHANNEL_8_REG
AnnaBridge 145:64910690c574 1401 * @arg @ref LL_ADC_AWD_CHANNEL_8_INJ
AnnaBridge 145:64910690c574 1402 * @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
AnnaBridge 145:64910690c574 1403 * @arg @ref LL_ADC_AWD_CHANNEL_9_REG
AnnaBridge 145:64910690c574 1404 * @arg @ref LL_ADC_AWD_CHANNEL_9_INJ
AnnaBridge 145:64910690c574 1405 * @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
AnnaBridge 145:64910690c574 1406 * @arg @ref LL_ADC_AWD_CHANNEL_10_REG
AnnaBridge 145:64910690c574 1407 * @arg @ref LL_ADC_AWD_CHANNEL_10_INJ
AnnaBridge 145:64910690c574 1408 * @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
AnnaBridge 145:64910690c574 1409 * @arg @ref LL_ADC_AWD_CHANNEL_11_REG
AnnaBridge 145:64910690c574 1410 * @arg @ref LL_ADC_AWD_CHANNEL_11_INJ
AnnaBridge 145:64910690c574 1411 * @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
AnnaBridge 145:64910690c574 1412 * @arg @ref LL_ADC_AWD_CHANNEL_12_REG
AnnaBridge 145:64910690c574 1413 * @arg @ref LL_ADC_AWD_CHANNEL_12_INJ
AnnaBridge 145:64910690c574 1414 * @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
AnnaBridge 145:64910690c574 1415 * @arg @ref LL_ADC_AWD_CHANNEL_13_REG
AnnaBridge 145:64910690c574 1416 * @arg @ref LL_ADC_AWD_CHANNEL_13_INJ
AnnaBridge 145:64910690c574 1417 * @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
AnnaBridge 145:64910690c574 1418 * @arg @ref LL_ADC_AWD_CHANNEL_14_REG
AnnaBridge 145:64910690c574 1419 * @arg @ref LL_ADC_AWD_CHANNEL_14_INJ
AnnaBridge 145:64910690c574 1420 * @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
AnnaBridge 145:64910690c574 1421 * @arg @ref LL_ADC_AWD_CHANNEL_15_REG
AnnaBridge 145:64910690c574 1422 * @arg @ref LL_ADC_AWD_CHANNEL_15_INJ
AnnaBridge 145:64910690c574 1423 * @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
AnnaBridge 145:64910690c574 1424 * @arg @ref LL_ADC_AWD_CHANNEL_16_REG
AnnaBridge 145:64910690c574 1425 * @arg @ref LL_ADC_AWD_CHANNEL_16_INJ
AnnaBridge 145:64910690c574 1426 * @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
AnnaBridge 145:64910690c574 1427 * @arg @ref LL_ADC_AWD_CHANNEL_17_REG
AnnaBridge 145:64910690c574 1428 * @arg @ref LL_ADC_AWD_CHANNEL_17_INJ
AnnaBridge 145:64910690c574 1429 * @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
AnnaBridge 145:64910690c574 1430 * @arg @ref LL_ADC_AWD_CHANNEL_18_REG
AnnaBridge 145:64910690c574 1431 * @arg @ref LL_ADC_AWD_CHANNEL_18_INJ
AnnaBridge 145:64910690c574 1432 * @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
AnnaBridge 145:64910690c574 1433 * @arg @ref LL_ADC_AWD_CH_VREFINT_REG (1)
AnnaBridge 145:64910690c574 1434 * @arg @ref LL_ADC_AWD_CH_VREFINT_INJ (1)
AnnaBridge 145:64910690c574 1435 * @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ (1)
AnnaBridge 145:64910690c574 1436 * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG (1)
AnnaBridge 145:64910690c574 1437 * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ (1)
AnnaBridge 145:64910690c574 1438 * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ (1)
AnnaBridge 145:64910690c574 1439 * @arg @ref LL_ADC_AWD_CH_VBAT_REG (1)
AnnaBridge 145:64910690c574 1440 * @arg @ref LL_ADC_AWD_CH_VBAT_INJ (1)
AnnaBridge 145:64910690c574 1441 * @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ (1)
AnnaBridge 145:64910690c574 1442 *
AnnaBridge 145:64910690c574 1443 * (1) On STM32F2, parameter available only on ADC instance: ADC1.\n
AnnaBridge 145:64910690c574 1444 */
AnnaBridge 145:64910690c574 1445 #define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__) \
AnnaBridge 145:64910690c574 1446 (((__GROUP__) == LL_ADC_GROUP_REGULAR) \
AnnaBridge 145:64910690c574 1447 ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) \
AnnaBridge 145:64910690c574 1448 : \
AnnaBridge 145:64910690c574 1449 ((__GROUP__) == LL_ADC_GROUP_INJECTED) \
AnnaBridge 145:64910690c574 1450 ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL) \
AnnaBridge 145:64910690c574 1451 : \
AnnaBridge 145:64910690c574 1452 (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) \
AnnaBridge 145:64910690c574 1453 )
AnnaBridge 145:64910690c574 1454
AnnaBridge 145:64910690c574 1455 /**
AnnaBridge 145:64910690c574 1456 * @brief Helper macro to set the value of ADC analog watchdog threshold high
AnnaBridge 145:64910690c574 1457 * or low in function of ADC resolution, when ADC resolution is
AnnaBridge 145:64910690c574 1458 * different of 12 bits.
AnnaBridge 145:64910690c574 1459 * @note To be used with function @ref LL_ADC_SetAnalogWDThresholds().
AnnaBridge 145:64910690c574 1460 * Example, with a ADC resolution of 8 bits, to set the value of
AnnaBridge 145:64910690c574 1461 * analog watchdog threshold high (on 8 bits):
AnnaBridge 145:64910690c574 1462 * LL_ADC_SetAnalogWDThresholds
AnnaBridge 145:64910690c574 1463 * (< ADCx param >,
AnnaBridge 145:64910690c574 1464 * __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, <threshold_value_8_bits>)
AnnaBridge 145:64910690c574 1465 * );
AnnaBridge 145:64910690c574 1466 * @param __ADC_RESOLUTION__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1467 * @arg @ref LL_ADC_RESOLUTION_12B
AnnaBridge 145:64910690c574 1468 * @arg @ref LL_ADC_RESOLUTION_10B
AnnaBridge 145:64910690c574 1469 * @arg @ref LL_ADC_RESOLUTION_8B
AnnaBridge 145:64910690c574 1470 * @arg @ref LL_ADC_RESOLUTION_6B
AnnaBridge 145:64910690c574 1471 * @param __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 1472 * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 1473 */
AnnaBridge 145:64910690c574 1474 #define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \
AnnaBridge 145:64910690c574 1475 ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CR1_RES_BITOFFSET_POS - 1U )))
AnnaBridge 145:64910690c574 1476
AnnaBridge 145:64910690c574 1477 /**
AnnaBridge 145:64910690c574 1478 * @brief Helper macro to get the value of ADC analog watchdog threshold high
AnnaBridge 145:64910690c574 1479 * or low in function of ADC resolution, when ADC resolution is
AnnaBridge 145:64910690c574 1480 * different of 12 bits.
AnnaBridge 145:64910690c574 1481 * @note To be used with function @ref LL_ADC_GetAnalogWDThresholds().
AnnaBridge 145:64910690c574 1482 * Example, with a ADC resolution of 8 bits, to get the value of
AnnaBridge 145:64910690c574 1483 * analog watchdog threshold high (on 8 bits):
AnnaBridge 145:64910690c574 1484 * < threshold_value_6_bits > = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
AnnaBridge 145:64910690c574 1485 * (LL_ADC_RESOLUTION_8B,
AnnaBridge 145:64910690c574 1486 * LL_ADC_GetAnalogWDThresholds(<ADCx param>, LL_ADC_AWD_THRESHOLD_HIGH)
AnnaBridge 145:64910690c574 1487 * );
AnnaBridge 145:64910690c574 1488 * @param __ADC_RESOLUTION__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1489 * @arg @ref LL_ADC_RESOLUTION_12B
AnnaBridge 145:64910690c574 1490 * @arg @ref LL_ADC_RESOLUTION_10B
AnnaBridge 145:64910690c574 1491 * @arg @ref LL_ADC_RESOLUTION_8B
AnnaBridge 145:64910690c574 1492 * @arg @ref LL_ADC_RESOLUTION_6B
AnnaBridge 145:64910690c574 1493 * @param __AWD_THRESHOLD_12_BITS__ Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 1494 * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 1495 */
AnnaBridge 145:64910690c574 1496 #define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \
AnnaBridge 145:64910690c574 1497 ((__AWD_THRESHOLD_12_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CR1_RES_BITOFFSET_POS - 1U )))
AnnaBridge 145:64910690c574 1498
AnnaBridge 145:64910690c574 1499 /**
AnnaBridge 145:64910690c574 1500 * @brief Helper macro to get the ADC multimode conversion data of ADC master
AnnaBridge 145:64910690c574 1501 * or ADC slave from raw value with both ADC conversion data concatenated.
AnnaBridge 145:64910690c574 1502 * @note This macro is intended to be used when multimode transfer by DMA
AnnaBridge 145:64910690c574 1503 * is enabled: refer to function @ref LL_ADC_SetMultiDMATransfer().
AnnaBridge 145:64910690c574 1504 * In this case the transferred data need to processed with this macro
AnnaBridge 145:64910690c574 1505 * to separate the conversion data of ADC master and ADC slave.
AnnaBridge 145:64910690c574 1506 * @param __ADC_MULTI_MASTER_SLAVE__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1507 * @arg @ref LL_ADC_MULTI_MASTER
AnnaBridge 145:64910690c574 1508 * @arg @ref LL_ADC_MULTI_SLAVE
AnnaBridge 145:64910690c574 1509 * @param __ADC_MULTI_CONV_DATA__ Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 1510 * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 1511 */
AnnaBridge 145:64910690c574 1512 #define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__) \
AnnaBridge 145:64910690c574 1513 (((__ADC_MULTI_CONV_DATA__) >> POSITION_VAL((__ADC_MULTI_MASTER_SLAVE__))) & ADC_CDR_RDATA_MST)
AnnaBridge 145:64910690c574 1514
AnnaBridge 145:64910690c574 1515 /**
AnnaBridge 145:64910690c574 1516 * @brief Helper macro to select the ADC common instance
AnnaBridge 145:64910690c574 1517 * to which is belonging the selected ADC instance.
AnnaBridge 145:64910690c574 1518 * @note ADC common register instance can be used for:
AnnaBridge 145:64910690c574 1519 * - Set parameters common to several ADC instances
AnnaBridge 145:64910690c574 1520 * - Multimode (for devices with several ADC instances)
AnnaBridge 145:64910690c574 1521 * Refer to functions having argument "ADCxy_COMMON" as parameter.
AnnaBridge 145:64910690c574 1522 * @param __ADCx__ ADC instance
AnnaBridge 145:64910690c574 1523 * @retval ADC common register instance
AnnaBridge 145:64910690c574 1524 */
AnnaBridge 145:64910690c574 1525 #if defined(ADC1) && defined(ADC2) && defined(ADC3)
AnnaBridge 145:64910690c574 1526 #define __LL_ADC_COMMON_INSTANCE(__ADCx__) \
AnnaBridge 145:64910690c574 1527 (ADC123_COMMON)
AnnaBridge 145:64910690c574 1528 #elif defined(ADC1) && defined(ADC2)
AnnaBridge 145:64910690c574 1529 #define __LL_ADC_COMMON_INSTANCE(__ADCx__) \
AnnaBridge 145:64910690c574 1530 (ADC12_COMMON)
AnnaBridge 145:64910690c574 1531 #else
AnnaBridge 145:64910690c574 1532 #define __LL_ADC_COMMON_INSTANCE(__ADCx__) \
AnnaBridge 145:64910690c574 1533 (ADC1_COMMON)
AnnaBridge 145:64910690c574 1534 #endif
AnnaBridge 145:64910690c574 1535
AnnaBridge 145:64910690c574 1536 /**
AnnaBridge 145:64910690c574 1537 * @brief Helper macro to check if all ADC instances sharing the same
AnnaBridge 145:64910690c574 1538 * ADC common instance are disabled.
AnnaBridge 145:64910690c574 1539 * @note This check is required by functions with setting conditioned to
AnnaBridge 145:64910690c574 1540 * ADC state:
AnnaBridge 145:64910690c574 1541 * All ADC instances of the ADC common group must be disabled.
AnnaBridge 145:64910690c574 1542 * Refer to functions having argument "ADCxy_COMMON" as parameter.
AnnaBridge 145:64910690c574 1543 * @note On devices with only 1 ADC common instance, parameter of this macro
AnnaBridge 145:64910690c574 1544 * is useless and can be ignored (parameter kept for compatibility
AnnaBridge 145:64910690c574 1545 * with devices featuring several ADC common instances).
AnnaBridge 145:64910690c574 1546 * @param __ADCXY_COMMON__ ADC common instance
AnnaBridge 145:64910690c574 1547 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 1548 * @retval Value "0" if all ADC instances sharing the same ADC common instance
AnnaBridge 145:64910690c574 1549 * are disabled.
AnnaBridge 145:64910690c574 1550 * Value "1" if at least one ADC instance sharing the same ADC common instance
AnnaBridge 145:64910690c574 1551 * is enabled.
AnnaBridge 145:64910690c574 1552 */
AnnaBridge 145:64910690c574 1553 #if defined(ADC1) && defined(ADC2) && defined(ADC3)
AnnaBridge 145:64910690c574 1554 #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__) \
AnnaBridge 145:64910690c574 1555 (LL_ADC_IsEnabled(ADC1) | \
AnnaBridge 145:64910690c574 1556 LL_ADC_IsEnabled(ADC2) | \
AnnaBridge 145:64910690c574 1557 LL_ADC_IsEnabled(ADC3) )
AnnaBridge 145:64910690c574 1558 #elif defined(ADC1) && defined(ADC2)
AnnaBridge 145:64910690c574 1559 #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__) \
AnnaBridge 145:64910690c574 1560 (LL_ADC_IsEnabled(ADC1) | \
AnnaBridge 145:64910690c574 1561 LL_ADC_IsEnabled(ADC2) )
AnnaBridge 145:64910690c574 1562 #else
AnnaBridge 145:64910690c574 1563 #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__) \
AnnaBridge 145:64910690c574 1564 (LL_ADC_IsEnabled(ADC1))
AnnaBridge 145:64910690c574 1565 #endif
AnnaBridge 145:64910690c574 1566
AnnaBridge 145:64910690c574 1567 /**
AnnaBridge 145:64910690c574 1568 * @brief Helper macro to define the ADC conversion data full-scale digital
AnnaBridge 145:64910690c574 1569 * value corresponding to the selected ADC resolution.
AnnaBridge 145:64910690c574 1570 * @note ADC conversion data full-scale corresponds to voltage range
AnnaBridge 145:64910690c574 1571 * determined by analog voltage references Vref+ and Vref-
AnnaBridge 145:64910690c574 1572 * (refer to reference manual).
AnnaBridge 145:64910690c574 1573 * @param __ADC_RESOLUTION__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1574 * @arg @ref LL_ADC_RESOLUTION_12B
AnnaBridge 145:64910690c574 1575 * @arg @ref LL_ADC_RESOLUTION_10B
AnnaBridge 145:64910690c574 1576 * @arg @ref LL_ADC_RESOLUTION_8B
AnnaBridge 145:64910690c574 1577 * @arg @ref LL_ADC_RESOLUTION_6B
AnnaBridge 145:64910690c574 1578 * @retval ADC conversion data equivalent voltage value (unit: mVolt)
AnnaBridge 145:64910690c574 1579 */
AnnaBridge 145:64910690c574 1580 #define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__) \
AnnaBridge 145:64910690c574 1581 (0xFFFU >> ((__ADC_RESOLUTION__) >> (ADC_CR1_RES_BITOFFSET_POS - 1U)))
AnnaBridge 145:64910690c574 1582
AnnaBridge 145:64910690c574 1583 /**
AnnaBridge 145:64910690c574 1584 * @brief Helper macro to convert the ADC conversion data from
AnnaBridge 145:64910690c574 1585 * a resolution to another resolution.
AnnaBridge 145:64910690c574 1586 * @param __DATA__ ADC conversion data to be converted
AnnaBridge 145:64910690c574 1587 * @param __ADC_RESOLUTION_CURRENT__ Resolution of to the data to be converted
AnnaBridge 145:64910690c574 1588 * This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1589 * @arg @ref LL_ADC_RESOLUTION_12B
AnnaBridge 145:64910690c574 1590 * @arg @ref LL_ADC_RESOLUTION_10B
AnnaBridge 145:64910690c574 1591 * @arg @ref LL_ADC_RESOLUTION_8B
AnnaBridge 145:64910690c574 1592 * @arg @ref LL_ADC_RESOLUTION_6B
AnnaBridge 145:64910690c574 1593 * @param __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion
AnnaBridge 145:64910690c574 1594 * This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1595 * @arg @ref LL_ADC_RESOLUTION_12B
AnnaBridge 145:64910690c574 1596 * @arg @ref LL_ADC_RESOLUTION_10B
AnnaBridge 145:64910690c574 1597 * @arg @ref LL_ADC_RESOLUTION_8B
AnnaBridge 145:64910690c574 1598 * @arg @ref LL_ADC_RESOLUTION_6B
AnnaBridge 145:64910690c574 1599 * @retval ADC conversion data to the requested resolution
AnnaBridge 145:64910690c574 1600 */
AnnaBridge 145:64910690c574 1601 #define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__, __ADC_RESOLUTION_CURRENT__, __ADC_RESOLUTION_TARGET__) \
AnnaBridge 145:64910690c574 1602 (((__DATA__) \
AnnaBridge 145:64910690c574 1603 << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CR1_RES_BITOFFSET_POS - 1U))) \
AnnaBridge 145:64910690c574 1604 >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CR1_RES_BITOFFSET_POS - 1U)) \
AnnaBridge 145:64910690c574 1605 )
AnnaBridge 145:64910690c574 1606
AnnaBridge 145:64910690c574 1607 /**
AnnaBridge 145:64910690c574 1608 * @brief Helper macro to calculate the voltage (unit: mVolt)
AnnaBridge 145:64910690c574 1609 * corresponding to a ADC conversion data (unit: digital value).
AnnaBridge 145:64910690c574 1610 * @note Analog reference voltage (Vref+) must be known from
AnnaBridge 145:64910690c574 1611 * user board environment or can be calculated using ADC measurement.
AnnaBridge 145:64910690c574 1612 * @param __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
AnnaBridge 145:64910690c574 1613 * @param __ADC_DATA__ ADC conversion data (resolution 12 bits)
AnnaBridge 145:64910690c574 1614 * (unit: digital value).
AnnaBridge 145:64910690c574 1615 * @param __ADC_RESOLUTION__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1616 * @arg @ref LL_ADC_RESOLUTION_12B
AnnaBridge 145:64910690c574 1617 * @arg @ref LL_ADC_RESOLUTION_10B
AnnaBridge 145:64910690c574 1618 * @arg @ref LL_ADC_RESOLUTION_8B
AnnaBridge 145:64910690c574 1619 * @arg @ref LL_ADC_RESOLUTION_6B
AnnaBridge 145:64910690c574 1620 * @retval ADC conversion data equivalent voltage value (unit: mVolt)
AnnaBridge 145:64910690c574 1621 */
AnnaBridge 145:64910690c574 1622 #define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\
AnnaBridge 145:64910690c574 1623 __ADC_DATA__,\
AnnaBridge 145:64910690c574 1624 __ADC_RESOLUTION__) \
AnnaBridge 145:64910690c574 1625 ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__) \
AnnaBridge 145:64910690c574 1626 / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__) \
AnnaBridge 145:64910690c574 1627 )
AnnaBridge 145:64910690c574 1628
AnnaBridge 145:64910690c574 1629
AnnaBridge 145:64910690c574 1630 /**
AnnaBridge 145:64910690c574 1631 * @brief Helper macro to calculate the temperature (unit: degree Celsius)
AnnaBridge 145:64910690c574 1632 * from ADC conversion data of internal temperature sensor.
AnnaBridge 145:64910690c574 1633 * @note Computation is using temperature sensor typical values
AnnaBridge 145:64910690c574 1634 * (refer to device datasheet).
AnnaBridge 145:64910690c574 1635 * @note Calculation formula:
AnnaBridge 145:64910690c574 1636 * Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV)
AnnaBridge 145:64910690c574 1637 * / Avg_Slope + CALx_TEMP
AnnaBridge 145:64910690c574 1638 * with TS_ADC_DATA = temperature sensor raw data measured by ADC
AnnaBridge 145:64910690c574 1639 * (unit: digital value)
AnnaBridge 145:64910690c574 1640 * Avg_Slope = temperature sensor slope
AnnaBridge 145:64910690c574 1641 * (unit: uV/Degree Celsius)
AnnaBridge 145:64910690c574 1642 * TS_TYP_CALx_VOLT = temperature sensor digital value at
AnnaBridge 145:64910690c574 1643 * temperature CALx_TEMP (unit: mV)
AnnaBridge 145:64910690c574 1644 * Caution: Calculation relevancy under reserve the temperature sensor
AnnaBridge 145:64910690c574 1645 * of the current device has characteristics in line with
AnnaBridge 145:64910690c574 1646 * datasheet typical values.
AnnaBridge 145:64910690c574 1647 * If temperature sensor calibration values are available on
AnnaBridge 145:64910690c574 1648 * on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()),
AnnaBridge 145:64910690c574 1649 * temperature calculation will be more accurate using
AnnaBridge 145:64910690c574 1650 * helper macro __LL_ADC_CALC_TEMPERATURE().
AnnaBridge 145:64910690c574 1651 * @note As calculation input, the analog reference voltage (Vref+) must be
AnnaBridge 145:64910690c574 1652 * defined as it impacts the ADC LSB equivalent voltage.
AnnaBridge 145:64910690c574 1653 * @note Analog reference voltage (Vref+) must be known from
AnnaBridge 145:64910690c574 1654 * user board environment or can be calculated using ADC measurement.
AnnaBridge 145:64910690c574 1655 * @note ADC measurement data must correspond to a resolution of 12bits
AnnaBridge 145:64910690c574 1656 * (full scale digital value 4095). If not the case, the data must be
AnnaBridge 145:64910690c574 1657 * preliminarily rescaled to an equivalent resolution of 12 bits.
AnnaBridge 145:64910690c574 1658 * @param __TEMPSENSOR_TYP_AVGSLOPE__ Device datasheet data: Temperature sensor slope typical value (unit: uV/DegCelsius).
AnnaBridge 145:64910690c574 1659 * On STM32F2, refer to device datasheet parameter "Avg_Slope".
AnnaBridge 145:64910690c574 1660 * @param __TEMPSENSOR_TYP_CALX_V__ Device datasheet data: Temperature sensor voltage typical value (at temperature and Vref+ defined in parameters below) (unit: mV).
AnnaBridge 145:64910690c574 1661 * On STM32F2, refer to device datasheet parameter "V25".
AnnaBridge 145:64910690c574 1662 * @param __TEMPSENSOR_CALX_TEMP__ Device datasheet data: Temperature at which temperature sensor voltage (see parameter above) is corresponding (unit: mV)
AnnaBridge 145:64910690c574 1663 * @param __VREFANALOG_VOLTAGE__ Analog voltage reference (Vref+) voltage (unit: mV)
AnnaBridge 145:64910690c574 1664 * @param __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal temperature sensor (unit: digital value).
AnnaBridge 145:64910690c574 1665 * @param __ADC_RESOLUTION__ ADC resolution at which internal temperature sensor voltage has been measured.
AnnaBridge 145:64910690c574 1666 * This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1667 * @arg @ref LL_ADC_RESOLUTION_12B
AnnaBridge 145:64910690c574 1668 * @arg @ref LL_ADC_RESOLUTION_10B
AnnaBridge 145:64910690c574 1669 * @arg @ref LL_ADC_RESOLUTION_8B
AnnaBridge 145:64910690c574 1670 * @arg @ref LL_ADC_RESOLUTION_6B
AnnaBridge 145:64910690c574 1671 * @retval Temperature (unit: degree Celsius)
AnnaBridge 145:64910690c574 1672 */
AnnaBridge 145:64910690c574 1673 #define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\
AnnaBridge 145:64910690c574 1674 __TEMPSENSOR_TYP_CALX_V__,\
AnnaBridge 145:64910690c574 1675 __TEMPSENSOR_CALX_TEMP__,\
AnnaBridge 145:64910690c574 1676 __VREFANALOG_VOLTAGE__,\
AnnaBridge 145:64910690c574 1677 __TEMPSENSOR_ADC_DATA__,\
AnnaBridge 145:64910690c574 1678 __ADC_RESOLUTION__) \
AnnaBridge 145:64910690c574 1679 ((( ( \
AnnaBridge 145:64910690c574 1680 (int32_t)(((__TEMPSENSOR_TYP_CALX_V__)) \
AnnaBridge 145:64910690c574 1681 * 1000) \
AnnaBridge 145:64910690c574 1682 - \
AnnaBridge 145:64910690c574 1683 (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__)) \
AnnaBridge 145:64910690c574 1684 / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)) \
AnnaBridge 145:64910690c574 1685 * 1000) \
AnnaBridge 145:64910690c574 1686 ) \
AnnaBridge 145:64910690c574 1687 ) / (__TEMPSENSOR_TYP_AVGSLOPE__) \
AnnaBridge 145:64910690c574 1688 ) + (__TEMPSENSOR_CALX_TEMP__) \
AnnaBridge 145:64910690c574 1689 )
AnnaBridge 145:64910690c574 1690
AnnaBridge 145:64910690c574 1691 /**
AnnaBridge 145:64910690c574 1692 * @}
AnnaBridge 145:64910690c574 1693 */
AnnaBridge 145:64910690c574 1694
AnnaBridge 145:64910690c574 1695 /**
AnnaBridge 145:64910690c574 1696 * @}
AnnaBridge 145:64910690c574 1697 */
AnnaBridge 145:64910690c574 1698
AnnaBridge 145:64910690c574 1699
AnnaBridge 145:64910690c574 1700 /* Exported functions --------------------------------------------------------*/
AnnaBridge 145:64910690c574 1701 /** @defgroup ADC_LL_Exported_Functions ADC Exported Functions
AnnaBridge 145:64910690c574 1702 * @{
AnnaBridge 145:64910690c574 1703 */
AnnaBridge 145:64910690c574 1704
AnnaBridge 145:64910690c574 1705 /** @defgroup ADC_LL_EF_DMA_Management ADC DMA management
AnnaBridge 145:64910690c574 1706 * @{
AnnaBridge 145:64910690c574 1707 */
AnnaBridge 145:64910690c574 1708 /* Note: LL ADC functions to set DMA transfer are located into sections of */
AnnaBridge 145:64910690c574 1709 /* configuration of ADC instance, groups and multimode (if available): */
AnnaBridge 145:64910690c574 1710 /* @ref LL_ADC_REG_SetDMATransfer(), ... */
AnnaBridge 145:64910690c574 1711
AnnaBridge 145:64910690c574 1712 /**
AnnaBridge 145:64910690c574 1713 * @brief Function to help to configure DMA transfer from ADC: retrieve the
AnnaBridge 145:64910690c574 1714 * ADC register address from ADC instance and a list of ADC registers
AnnaBridge 145:64910690c574 1715 * intended to be used (most commonly) with DMA transfer.
AnnaBridge 145:64910690c574 1716 * @note These ADC registers are data registers:
AnnaBridge 145:64910690c574 1717 * when ADC conversion data is available in ADC data registers,
AnnaBridge 145:64910690c574 1718 * ADC generates a DMA transfer request.
AnnaBridge 145:64910690c574 1719 * @note This macro is intended to be used with LL DMA driver, refer to
AnnaBridge 145:64910690c574 1720 * function "LL_DMA_ConfigAddresses()".
AnnaBridge 145:64910690c574 1721 * Example:
AnnaBridge 145:64910690c574 1722 * LL_DMA_ConfigAddresses(DMA1,
AnnaBridge 145:64910690c574 1723 * LL_DMA_CHANNEL_1,
AnnaBridge 145:64910690c574 1724 * LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),
AnnaBridge 145:64910690c574 1725 * (uint32_t)&< array or variable >,
AnnaBridge 145:64910690c574 1726 * LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
AnnaBridge 145:64910690c574 1727 * @note For devices with several ADC: in multimode, some devices
AnnaBridge 145:64910690c574 1728 * use a different data register outside of ADC instance scope
AnnaBridge 145:64910690c574 1729 * (common data register). This macro manages this register difference,
AnnaBridge 145:64910690c574 1730 * only ADC instance has to be set as parameter.
AnnaBridge 145:64910690c574 1731 * @rmtoll DR RDATA LL_ADC_DMA_GetRegAddr\n
AnnaBridge 145:64910690c574 1732 * CDR RDATA_MST LL_ADC_DMA_GetRegAddr\n
AnnaBridge 145:64910690c574 1733 * CDR RDATA_SLV LL_ADC_DMA_GetRegAddr
AnnaBridge 145:64910690c574 1734 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 1735 * @param Register This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1736 * @arg @ref LL_ADC_DMA_REG_REGULAR_DATA
AnnaBridge 145:64910690c574 1737 * @arg @ref LL_ADC_DMA_REG_REGULAR_DATA_MULTI (1)
AnnaBridge 145:64910690c574 1738 *
AnnaBridge 145:64910690c574 1739 * (1) Available on devices with several ADC instances.
AnnaBridge 145:64910690c574 1740 * @retval ADC register address
AnnaBridge 145:64910690c574 1741 */
AnnaBridge 145:64910690c574 1742 __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
AnnaBridge 145:64910690c574 1743 {
AnnaBridge 145:64910690c574 1744 register uint32_t data_reg_addr = 0U;
AnnaBridge 145:64910690c574 1745
AnnaBridge 145:64910690c574 1746 if (Register == LL_ADC_DMA_REG_REGULAR_DATA)
AnnaBridge 145:64910690c574 1747 {
AnnaBridge 145:64910690c574 1748 /* Retrieve address of register DR */
AnnaBridge 145:64910690c574 1749 data_reg_addr = (uint32_t)&(ADCx->DR);
AnnaBridge 145:64910690c574 1750 }
AnnaBridge 145:64910690c574 1751 else /* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */
AnnaBridge 145:64910690c574 1752 {
AnnaBridge 145:64910690c574 1753 /* Retrieve address of register CDR */
AnnaBridge 145:64910690c574 1754 data_reg_addr = (uint32_t)&((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
AnnaBridge 145:64910690c574 1755 }
AnnaBridge 145:64910690c574 1756
AnnaBridge 145:64910690c574 1757 return data_reg_addr;
AnnaBridge 145:64910690c574 1758 }
AnnaBridge 145:64910690c574 1759
AnnaBridge 145:64910690c574 1760 /**
AnnaBridge 145:64910690c574 1761 * @}
AnnaBridge 145:64910690c574 1762 */
AnnaBridge 145:64910690c574 1763
AnnaBridge 145:64910690c574 1764 /** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope: common to several ADC instances
AnnaBridge 145:64910690c574 1765 * @{
AnnaBridge 145:64910690c574 1766 */
AnnaBridge 145:64910690c574 1767
AnnaBridge 145:64910690c574 1768 /**
AnnaBridge 145:64910690c574 1769 * @brief Set parameter common to several ADC: Clock source and prescaler.
AnnaBridge 145:64910690c574 1770 * @rmtoll CCR ADCPRE LL_ADC_SetCommonClock
AnnaBridge 145:64910690c574 1771 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 1772 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 1773 * @param CommonClock This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1774 * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
AnnaBridge 145:64910690c574 1775 * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
AnnaBridge 145:64910690c574 1776 * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV6
AnnaBridge 145:64910690c574 1777 * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV8
AnnaBridge 145:64910690c574 1778 * @retval None
AnnaBridge 145:64910690c574 1779 */
AnnaBridge 145:64910690c574 1780 __STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
AnnaBridge 145:64910690c574 1781 {
AnnaBridge 145:64910690c574 1782 MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_ADCPRE, CommonClock);
AnnaBridge 145:64910690c574 1783 }
AnnaBridge 145:64910690c574 1784
AnnaBridge 145:64910690c574 1785 /**
AnnaBridge 145:64910690c574 1786 * @brief Get parameter common to several ADC: Clock source and prescaler.
AnnaBridge 145:64910690c574 1787 * @rmtoll CCR ADCPRE LL_ADC_GetCommonClock
AnnaBridge 145:64910690c574 1788 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 1789 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 1790 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 1791 * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
AnnaBridge 145:64910690c574 1792 * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
AnnaBridge 145:64910690c574 1793 * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV6
AnnaBridge 145:64910690c574 1794 * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV8
AnnaBridge 145:64910690c574 1795 */
AnnaBridge 145:64910690c574 1796 __STATIC_INLINE uint32_t LL_ADC_GetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 1797 {
AnnaBridge 145:64910690c574 1798 return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_ADCPRE));
AnnaBridge 145:64910690c574 1799 }
AnnaBridge 145:64910690c574 1800
AnnaBridge 145:64910690c574 1801 /**
AnnaBridge 145:64910690c574 1802 * @brief Set parameter common to several ADC: measurement path to internal
AnnaBridge 145:64910690c574 1803 * channels (VrefInt, temperature sensor, ...).
AnnaBridge 145:64910690c574 1804 * @note One or several values can be selected.
AnnaBridge 145:64910690c574 1805 * Example: (LL_ADC_PATH_INTERNAL_VREFINT |
AnnaBridge 145:64910690c574 1806 * LL_ADC_PATH_INTERNAL_TEMPSENSOR)
AnnaBridge 145:64910690c574 1807 * @note Stabilization time of measurement path to internal channel:
AnnaBridge 145:64910690c574 1808 * After enabling internal paths, before starting ADC conversion,
AnnaBridge 145:64910690c574 1809 * a delay is required for internal voltage reference and
AnnaBridge 145:64910690c574 1810 * temperature sensor stabilization time.
AnnaBridge 145:64910690c574 1811 * Refer to device datasheet.
AnnaBridge 145:64910690c574 1812 * Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
AnnaBridge 145:64910690c574 1813 * Refer to literal @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US.
AnnaBridge 145:64910690c574 1814 * @note ADC internal channel sampling time constraint:
AnnaBridge 145:64910690c574 1815 * For ADC conversion of internal channels,
AnnaBridge 145:64910690c574 1816 * a sampling time minimum value is required.
AnnaBridge 145:64910690c574 1817 * Refer to device datasheet.
AnnaBridge 145:64910690c574 1818 * @rmtoll CCR TSVREFE LL_ADC_SetCommonPathInternalCh\n
AnnaBridge 145:64910690c574 1819 * CCR VBATE LL_ADC_SetCommonPathInternalCh
AnnaBridge 145:64910690c574 1820 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 1821 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 1822 * @param PathInternal This parameter can be a combination of the following values:
AnnaBridge 145:64910690c574 1823 * @arg @ref LL_ADC_PATH_INTERNAL_NONE
AnnaBridge 145:64910690c574 1824 * @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
AnnaBridge 145:64910690c574 1825 * @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
AnnaBridge 145:64910690c574 1826 * @arg @ref LL_ADC_PATH_INTERNAL_VBAT
AnnaBridge 145:64910690c574 1827 * @retval None
AnnaBridge 145:64910690c574 1828 */
AnnaBridge 145:64910690c574 1829 __STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
AnnaBridge 145:64910690c574 1830 {
AnnaBridge 145:64910690c574 1831 MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_TSVREFE | ADC_CCR_VBATE, PathInternal);
AnnaBridge 145:64910690c574 1832 }
AnnaBridge 145:64910690c574 1833
AnnaBridge 145:64910690c574 1834 /**
AnnaBridge 145:64910690c574 1835 * @brief Get parameter common to several ADC: measurement path to internal
AnnaBridge 145:64910690c574 1836 * channels (VrefInt, temperature sensor, ...).
AnnaBridge 145:64910690c574 1837 * @note One or several values can be selected.
AnnaBridge 145:64910690c574 1838 * Example: (LL_ADC_PATH_INTERNAL_VREFINT |
AnnaBridge 145:64910690c574 1839 * LL_ADC_PATH_INTERNAL_TEMPSENSOR)
AnnaBridge 145:64910690c574 1840 * @rmtoll CCR TSVREFE LL_ADC_GetCommonPathInternalCh\n
AnnaBridge 145:64910690c574 1841 * CCR VBATE LL_ADC_GetCommonPathInternalCh
AnnaBridge 145:64910690c574 1842 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 1843 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 1844 * @retval Returned value can be a combination of the following values:
AnnaBridge 145:64910690c574 1845 * @arg @ref LL_ADC_PATH_INTERNAL_NONE
AnnaBridge 145:64910690c574 1846 * @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
AnnaBridge 145:64910690c574 1847 * @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
AnnaBridge 145:64910690c574 1848 * @arg @ref LL_ADC_PATH_INTERNAL_VBAT
AnnaBridge 145:64910690c574 1849 */
AnnaBridge 145:64910690c574 1850 __STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 1851 {
AnnaBridge 145:64910690c574 1852 return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_TSVREFE | ADC_CCR_VBATE));
AnnaBridge 145:64910690c574 1853 }
AnnaBridge 145:64910690c574 1854
AnnaBridge 145:64910690c574 1855 /**
AnnaBridge 145:64910690c574 1856 * @}
AnnaBridge 145:64910690c574 1857 */
AnnaBridge 145:64910690c574 1858
AnnaBridge 145:64910690c574 1859 /** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC instance
AnnaBridge 145:64910690c574 1860 * @{
AnnaBridge 145:64910690c574 1861 */
AnnaBridge 145:64910690c574 1862
AnnaBridge 145:64910690c574 1863 /**
AnnaBridge 145:64910690c574 1864 * @brief Set ADC resolution.
AnnaBridge 145:64910690c574 1865 * Refer to reference manual for alignments formats
AnnaBridge 145:64910690c574 1866 * dependencies to ADC resolutions.
AnnaBridge 145:64910690c574 1867 * @rmtoll CR1 RES LL_ADC_SetResolution
AnnaBridge 145:64910690c574 1868 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 1869 * @param Resolution This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1870 * @arg @ref LL_ADC_RESOLUTION_12B
AnnaBridge 145:64910690c574 1871 * @arg @ref LL_ADC_RESOLUTION_10B
AnnaBridge 145:64910690c574 1872 * @arg @ref LL_ADC_RESOLUTION_8B
AnnaBridge 145:64910690c574 1873 * @arg @ref LL_ADC_RESOLUTION_6B
AnnaBridge 145:64910690c574 1874 * @retval None
AnnaBridge 145:64910690c574 1875 */
AnnaBridge 145:64910690c574 1876 __STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
AnnaBridge 145:64910690c574 1877 {
AnnaBridge 145:64910690c574 1878 MODIFY_REG(ADCx->CR1, ADC_CR1_RES, Resolution);
AnnaBridge 145:64910690c574 1879 }
AnnaBridge 145:64910690c574 1880
AnnaBridge 145:64910690c574 1881 /**
AnnaBridge 145:64910690c574 1882 * @brief Get ADC resolution.
AnnaBridge 145:64910690c574 1883 * Refer to reference manual for alignments formats
AnnaBridge 145:64910690c574 1884 * dependencies to ADC resolutions.
AnnaBridge 145:64910690c574 1885 * @rmtoll CR1 RES LL_ADC_GetResolution
AnnaBridge 145:64910690c574 1886 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 1887 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 1888 * @arg @ref LL_ADC_RESOLUTION_12B
AnnaBridge 145:64910690c574 1889 * @arg @ref LL_ADC_RESOLUTION_10B
AnnaBridge 145:64910690c574 1890 * @arg @ref LL_ADC_RESOLUTION_8B
AnnaBridge 145:64910690c574 1891 * @arg @ref LL_ADC_RESOLUTION_6B
AnnaBridge 145:64910690c574 1892 */
AnnaBridge 145:64910690c574 1893 __STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 1894 {
AnnaBridge 145:64910690c574 1895 return (uint32_t)(READ_BIT(ADCx->CR1, ADC_CR1_RES));
AnnaBridge 145:64910690c574 1896 }
AnnaBridge 145:64910690c574 1897
AnnaBridge 145:64910690c574 1898 /**
AnnaBridge 145:64910690c574 1899 * @brief Set ADC conversion data alignment.
AnnaBridge 145:64910690c574 1900 * @note Refer to reference manual for alignments formats
AnnaBridge 145:64910690c574 1901 * dependencies to ADC resolutions.
AnnaBridge 145:64910690c574 1902 * @rmtoll CR2 ALIGN LL_ADC_SetDataAlignment
AnnaBridge 145:64910690c574 1903 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 1904 * @param DataAlignment This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1905 * @arg @ref LL_ADC_DATA_ALIGN_RIGHT
AnnaBridge 145:64910690c574 1906 * @arg @ref LL_ADC_DATA_ALIGN_LEFT
AnnaBridge 145:64910690c574 1907 * @retval None
AnnaBridge 145:64910690c574 1908 */
AnnaBridge 145:64910690c574 1909 __STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
AnnaBridge 145:64910690c574 1910 {
AnnaBridge 145:64910690c574 1911 MODIFY_REG(ADCx->CR2, ADC_CR2_ALIGN, DataAlignment);
AnnaBridge 145:64910690c574 1912 }
AnnaBridge 145:64910690c574 1913
AnnaBridge 145:64910690c574 1914 /**
AnnaBridge 145:64910690c574 1915 * @brief Get ADC conversion data alignment.
AnnaBridge 145:64910690c574 1916 * @note Refer to reference manual for alignments formats
AnnaBridge 145:64910690c574 1917 * dependencies to ADC resolutions.
AnnaBridge 145:64910690c574 1918 * @rmtoll CR2 ALIGN LL_ADC_SetDataAlignment
AnnaBridge 145:64910690c574 1919 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 1920 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 1921 * @arg @ref LL_ADC_DATA_ALIGN_RIGHT
AnnaBridge 145:64910690c574 1922 * @arg @ref LL_ADC_DATA_ALIGN_LEFT
AnnaBridge 145:64910690c574 1923 */
AnnaBridge 145:64910690c574 1924 __STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 1925 {
AnnaBridge 145:64910690c574 1926 return (uint32_t)(READ_BIT(ADCx->CR2, ADC_CR2_ALIGN));
AnnaBridge 145:64910690c574 1927 }
AnnaBridge 145:64910690c574 1928
AnnaBridge 145:64910690c574 1929 /**
AnnaBridge 145:64910690c574 1930 * @brief Set ADC sequencers scan mode, for all ADC groups
AnnaBridge 145:64910690c574 1931 * (group regular, group injected).
AnnaBridge 145:64910690c574 1932 * @note According to sequencers scan mode :
AnnaBridge 145:64910690c574 1933 * - If disabled: ADC conversion is performed in unitary conversion
AnnaBridge 145:64910690c574 1934 * mode (one channel converted, that defined in rank 1).
AnnaBridge 145:64910690c574 1935 * Configuration of sequencers of all ADC groups
AnnaBridge 145:64910690c574 1936 * (sequencer scan length, ...) is discarded: equivalent to
AnnaBridge 145:64910690c574 1937 * scan length of 1 rank.
AnnaBridge 145:64910690c574 1938 * - If enabled: ADC conversions are performed in sequence conversions
AnnaBridge 145:64910690c574 1939 * mode, according to configuration of sequencers of
AnnaBridge 145:64910690c574 1940 * each ADC group (sequencer scan length, ...).
AnnaBridge 145:64910690c574 1941 * Refer to function @ref LL_ADC_REG_SetSequencerLength()
AnnaBridge 145:64910690c574 1942 * and to function @ref LL_ADC_INJ_SetSequencerLength().
AnnaBridge 145:64910690c574 1943 * @rmtoll CR1 SCAN LL_ADC_SetSequencersScanMode
AnnaBridge 145:64910690c574 1944 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 1945 * @param ScanMode This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1946 * @arg @ref LL_ADC_SEQ_SCAN_DISABLE
AnnaBridge 145:64910690c574 1947 * @arg @ref LL_ADC_SEQ_SCAN_ENABLE
AnnaBridge 145:64910690c574 1948 * @retval None
AnnaBridge 145:64910690c574 1949 */
AnnaBridge 145:64910690c574 1950 __STATIC_INLINE void LL_ADC_SetSequencersScanMode(ADC_TypeDef *ADCx, uint32_t ScanMode)
AnnaBridge 145:64910690c574 1951 {
AnnaBridge 145:64910690c574 1952 MODIFY_REG(ADCx->CR1, ADC_CR1_SCAN, ScanMode);
AnnaBridge 145:64910690c574 1953 }
AnnaBridge 145:64910690c574 1954
AnnaBridge 145:64910690c574 1955 /**
AnnaBridge 145:64910690c574 1956 * @brief Get ADC sequencers scan mode, for all ADC groups
AnnaBridge 145:64910690c574 1957 * (group regular, group injected).
AnnaBridge 145:64910690c574 1958 * @note According to sequencers scan mode :
AnnaBridge 145:64910690c574 1959 * - If disabled: ADC conversion is performed in unitary conversion
AnnaBridge 145:64910690c574 1960 * mode (one channel converted, that defined in rank 1).
AnnaBridge 145:64910690c574 1961 * Configuration of sequencers of all ADC groups
AnnaBridge 145:64910690c574 1962 * (sequencer scan length, ...) is discarded: equivalent to
AnnaBridge 145:64910690c574 1963 * scan length of 1 rank.
AnnaBridge 145:64910690c574 1964 * - If enabled: ADC conversions are performed in sequence conversions
AnnaBridge 145:64910690c574 1965 * mode, according to configuration of sequencers of
AnnaBridge 145:64910690c574 1966 * each ADC group (sequencer scan length, ...).
AnnaBridge 145:64910690c574 1967 * Refer to function @ref LL_ADC_REG_SetSequencerLength()
AnnaBridge 145:64910690c574 1968 * and to function @ref LL_ADC_INJ_SetSequencerLength().
AnnaBridge 145:64910690c574 1969 * @rmtoll CR1 SCAN LL_ADC_GetSequencersScanMode
AnnaBridge 145:64910690c574 1970 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 1971 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 1972 * @arg @ref LL_ADC_SEQ_SCAN_DISABLE
AnnaBridge 145:64910690c574 1973 * @arg @ref LL_ADC_SEQ_SCAN_ENABLE
AnnaBridge 145:64910690c574 1974 */
AnnaBridge 145:64910690c574 1975 __STATIC_INLINE uint32_t LL_ADC_GetSequencersScanMode(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 1976 {
AnnaBridge 145:64910690c574 1977 return (uint32_t)(READ_BIT(ADCx->CR1, ADC_CR1_SCAN));
AnnaBridge 145:64910690c574 1978 }
AnnaBridge 145:64910690c574 1979
AnnaBridge 145:64910690c574 1980 /**
AnnaBridge 145:64910690c574 1981 * @}
AnnaBridge 145:64910690c574 1982 */
AnnaBridge 145:64910690c574 1983
AnnaBridge 145:64910690c574 1984 /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: group regular
AnnaBridge 145:64910690c574 1985 * @{
AnnaBridge 145:64910690c574 1986 */
AnnaBridge 145:64910690c574 1987
AnnaBridge 145:64910690c574 1988 /**
AnnaBridge 145:64910690c574 1989 * @brief Set ADC group regular conversion trigger source:
AnnaBridge 145:64910690c574 1990 * internal (SW start) or from external IP (timer event,
AnnaBridge 145:64910690c574 1991 * external interrupt line).
AnnaBridge 145:64910690c574 1992 * @note On this STM32 serie, setting of external trigger edge is performed
AnnaBridge 145:64910690c574 1993 * using function @ref LL_ADC_REG_StartConversionExtTrig().
AnnaBridge 145:64910690c574 1994 * @note Availability of parameters of trigger sources from timer
AnnaBridge 145:64910690c574 1995 * depends on timers availability on the selected device.
AnnaBridge 145:64910690c574 1996 * @rmtoll CR2 EXTSEL LL_ADC_REG_SetTriggerSource\n
AnnaBridge 145:64910690c574 1997 * CR2 EXTEN LL_ADC_REG_SetTriggerSource
AnnaBridge 145:64910690c574 1998 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 1999 * @param TriggerSource This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2000 * @arg @ref LL_ADC_REG_TRIG_SOFTWARE
AnnaBridge 145:64910690c574 2001 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1
AnnaBridge 145:64910690c574 2002 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2
AnnaBridge 145:64910690c574 2003 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
AnnaBridge 145:64910690c574 2004 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2
AnnaBridge 145:64910690c574 2005 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3
AnnaBridge 145:64910690c574 2006 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH4
AnnaBridge 145:64910690c574 2007 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
AnnaBridge 145:64910690c574 2008 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1
AnnaBridge 145:64910690c574 2009 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
AnnaBridge 145:64910690c574 2010 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4
AnnaBridge 145:64910690c574 2011 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH1
AnnaBridge 145:64910690c574 2012 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH2
AnnaBridge 145:64910690c574 2013 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH3
AnnaBridge 145:64910690c574 2014 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1
AnnaBridge 145:64910690c574 2015 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
AnnaBridge 145:64910690c574 2016 * @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
AnnaBridge 145:64910690c574 2017 * @retval None
AnnaBridge 145:64910690c574 2018 */
AnnaBridge 145:64910690c574 2019 __STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
AnnaBridge 145:64910690c574 2020 {
AnnaBridge 145:64910690c574 2021 /* Note: On this STM32 serie, ADC group regular external trigger edge */
AnnaBridge 145:64910690c574 2022 /* is used to perform a ADC conversion start. */
AnnaBridge 145:64910690c574 2023 /* This function does not set external trigger edge. */
AnnaBridge 145:64910690c574 2024 /* This feature is set using function */
AnnaBridge 145:64910690c574 2025 /* @ref LL_ADC_REG_StartConversionExtTrig(). */
AnnaBridge 145:64910690c574 2026 MODIFY_REG(ADCx->CR2, ADC_CR2_EXTSEL, (TriggerSource & ADC_CR2_EXTSEL));
AnnaBridge 145:64910690c574 2027 }
AnnaBridge 145:64910690c574 2028
AnnaBridge 145:64910690c574 2029 /**
AnnaBridge 145:64910690c574 2030 * @brief Get ADC group regular conversion trigger source:
AnnaBridge 145:64910690c574 2031 * internal (SW start) or from external IP (timer event,
AnnaBridge 145:64910690c574 2032 * external interrupt line).
AnnaBridge 145:64910690c574 2033 * @note To determine whether group regular trigger source is
AnnaBridge 145:64910690c574 2034 * internal (SW start) or external, without detail
AnnaBridge 145:64910690c574 2035 * of which peripheral is selected as external trigger,
AnnaBridge 145:64910690c574 2036 * (equivalent to
AnnaBridge 145:64910690c574 2037 * "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)")
AnnaBridge 145:64910690c574 2038 * use function @ref LL_ADC_REG_IsTriggerSourceSWStart.
AnnaBridge 145:64910690c574 2039 * @note Availability of parameters of trigger sources from timer
AnnaBridge 145:64910690c574 2040 * depends on timers availability on the selected device.
AnnaBridge 145:64910690c574 2041 * @rmtoll CR2 EXTSEL LL_ADC_REG_GetTriggerSource\n
AnnaBridge 145:64910690c574 2042 * CR2 EXTEN LL_ADC_REG_GetTriggerSource
AnnaBridge 145:64910690c574 2043 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2044 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2045 * @arg @ref LL_ADC_REG_TRIG_SOFTWARE
AnnaBridge 145:64910690c574 2046 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1
AnnaBridge 145:64910690c574 2047 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2
AnnaBridge 145:64910690c574 2048 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
AnnaBridge 145:64910690c574 2049 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2
AnnaBridge 145:64910690c574 2050 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3
AnnaBridge 145:64910690c574 2051 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH4
AnnaBridge 145:64910690c574 2052 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
AnnaBridge 145:64910690c574 2053 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1
AnnaBridge 145:64910690c574 2054 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
AnnaBridge 145:64910690c574 2055 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4
AnnaBridge 145:64910690c574 2056 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH1
AnnaBridge 145:64910690c574 2057 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH2
AnnaBridge 145:64910690c574 2058 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH3
AnnaBridge 145:64910690c574 2059 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1
AnnaBridge 145:64910690c574 2060 * @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
AnnaBridge 145:64910690c574 2061 * @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
AnnaBridge 145:64910690c574 2062 */
AnnaBridge 145:64910690c574 2063 __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2064 {
AnnaBridge 145:64910690c574 2065 register uint32_t TriggerSource = READ_BIT(ADCx->CR2, ADC_CR2_EXTSEL | ADC_CR2_EXTEN);
AnnaBridge 145:64910690c574 2066
AnnaBridge 145:64910690c574 2067 /* Value for shift of {0; 4; 8; 12} depending on value of bitfield */
AnnaBridge 145:64910690c574 2068 /* corresponding to ADC_CR2_EXTEN {0; 1; 2; 3}. */
AnnaBridge 145:64910690c574 2069 register uint32_t ShiftExten = ((TriggerSource & ADC_CR2_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2U));
AnnaBridge 145:64910690c574 2070
AnnaBridge 145:64910690c574 2071 /* Set bitfield corresponding to ADC_CR2_EXTEN and ADC_CR2_EXTSEL */
AnnaBridge 145:64910690c574 2072 /* to match with triggers literals definition. */
AnnaBridge 145:64910690c574 2073 return ((TriggerSource
AnnaBridge 145:64910690c574 2074 & (ADC_REG_TRIG_SOURCE_MASK << ShiftExten) & ADC_CR2_EXTSEL)
AnnaBridge 145:64910690c574 2075 | ((ADC_REG_TRIG_EDGE_MASK << ShiftExten) & ADC_CR2_EXTEN)
AnnaBridge 145:64910690c574 2076 );
AnnaBridge 145:64910690c574 2077 }
AnnaBridge 145:64910690c574 2078
AnnaBridge 145:64910690c574 2079 /**
AnnaBridge 145:64910690c574 2080 * @brief Get ADC group regular conversion trigger source internal (SW start)
AnnaBridge 145:64910690c574 2081 or external.
AnnaBridge 145:64910690c574 2082 * @note In case of group regular trigger source set to external trigger,
AnnaBridge 145:64910690c574 2083 * to determine which peripheral is selected as external trigger,
AnnaBridge 145:64910690c574 2084 * use function @ref LL_ADC_REG_GetTriggerSource().
AnnaBridge 145:64910690c574 2085 * @rmtoll CR2 EXTEN LL_ADC_REG_IsTriggerSourceSWStart
AnnaBridge 145:64910690c574 2086 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2087 * @retval Value "0" if trigger source external trigger
AnnaBridge 145:64910690c574 2088 * Value "1" if trigger source SW start.
AnnaBridge 145:64910690c574 2089 */
AnnaBridge 145:64910690c574 2090 __STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2091 {
AnnaBridge 145:64910690c574 2092 return (READ_BIT(ADCx->CR2, ADC_CR2_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CR2_EXTEN));
AnnaBridge 145:64910690c574 2093 }
AnnaBridge 145:64910690c574 2094
AnnaBridge 145:64910690c574 2095 /**
AnnaBridge 145:64910690c574 2096 * @brief Get ADC group regular conversion trigger polarity.
AnnaBridge 145:64910690c574 2097 * @note Applicable only for trigger source set to external trigger.
AnnaBridge 145:64910690c574 2098 * @note On this STM32 serie, setting of external trigger edge is performed
AnnaBridge 145:64910690c574 2099 * using function @ref LL_ADC_REG_StartConversionExtTrig().
AnnaBridge 145:64910690c574 2100 * @rmtoll CR2 EXTEN LL_ADC_REG_GetTriggerEdge
AnnaBridge 145:64910690c574 2101 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2102 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2103 * @arg @ref LL_ADC_REG_TRIG_EXT_RISING
AnnaBridge 145:64910690c574 2104 * @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
AnnaBridge 145:64910690c574 2105 * @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
AnnaBridge 145:64910690c574 2106 */
AnnaBridge 145:64910690c574 2107 __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2108 {
AnnaBridge 145:64910690c574 2109 return (uint32_t)(READ_BIT(ADCx->CR2, ADC_CR2_EXTEN));
AnnaBridge 145:64910690c574 2110 }
AnnaBridge 145:64910690c574 2111
AnnaBridge 145:64910690c574 2112
AnnaBridge 145:64910690c574 2113 /**
AnnaBridge 145:64910690c574 2114 * @brief Set ADC group regular sequencer length and scan direction.
AnnaBridge 145:64910690c574 2115 * @note Description of ADC group regular sequencer features:
AnnaBridge 145:64910690c574 2116 * - For devices with sequencer fully configurable
AnnaBridge 145:64910690c574 2117 * (function "LL_ADC_REG_SetSequencerRanks()" available):
AnnaBridge 145:64910690c574 2118 * sequencer length and each rank affectation to a channel
AnnaBridge 145:64910690c574 2119 * are configurable.
AnnaBridge 145:64910690c574 2120 * This function performs configuration of:
AnnaBridge 145:64910690c574 2121 * - Sequence length: Number of ranks in the scan sequence.
AnnaBridge 145:64910690c574 2122 * - Sequence direction: Unless specified in parameters, sequencer
AnnaBridge 145:64910690c574 2123 * scan direction is forward (from rank 1 to rank n).
AnnaBridge 145:64910690c574 2124 * Sequencer ranks are selected using
AnnaBridge 145:64910690c574 2125 * function "LL_ADC_REG_SetSequencerRanks()".
AnnaBridge 145:64910690c574 2126 * - For devices with sequencer not fully configurable
AnnaBridge 145:64910690c574 2127 * (function "LL_ADC_REG_SetSequencerChannels()" available):
AnnaBridge 145:64910690c574 2128 * sequencer length and each rank affectation to a channel
AnnaBridge 145:64910690c574 2129 * are defined by channel number.
AnnaBridge 145:64910690c574 2130 * This function performs configuration of:
AnnaBridge 145:64910690c574 2131 * - Sequence length: Number of ranks in the scan sequence is
AnnaBridge 145:64910690c574 2132 * defined by number of channels set in the sequence,
AnnaBridge 145:64910690c574 2133 * rank of each channel is fixed by channel HW number.
AnnaBridge 145:64910690c574 2134 * (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
AnnaBridge 145:64910690c574 2135 * - Sequence direction: Unless specified in parameters, sequencer
AnnaBridge 145:64910690c574 2136 * scan direction is forward (from lowest channel number to
AnnaBridge 145:64910690c574 2137 * highest channel number).
AnnaBridge 145:64910690c574 2138 * Sequencer ranks are selected using
AnnaBridge 145:64910690c574 2139 * function "LL_ADC_REG_SetSequencerChannels()".
AnnaBridge 145:64910690c574 2140 * @note On this STM32 serie, group regular sequencer configuration
AnnaBridge 145:64910690c574 2141 * is conditioned to ADC instance sequencer mode.
AnnaBridge 145:64910690c574 2142 * If ADC instance sequencer mode is disabled, sequencers of
AnnaBridge 145:64910690c574 2143 * all groups (group regular, group injected) can be configured
AnnaBridge 145:64910690c574 2144 * but their execution is disabled (limited to rank 1).
AnnaBridge 145:64910690c574 2145 * Refer to function @ref LL_ADC_SetSequencersScanMode().
AnnaBridge 145:64910690c574 2146 * @note Sequencer disabled is equivalent to sequencer of 1 rank:
AnnaBridge 145:64910690c574 2147 * ADC conversion on only 1 channel.
AnnaBridge 145:64910690c574 2148 * @rmtoll SQR1 L LL_ADC_REG_SetSequencerLength
AnnaBridge 145:64910690c574 2149 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2150 * @param SequencerNbRanks This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2151 * @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
AnnaBridge 145:64910690c574 2152 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
AnnaBridge 145:64910690c574 2153 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
AnnaBridge 145:64910690c574 2154 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
AnnaBridge 145:64910690c574 2155 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
AnnaBridge 145:64910690c574 2156 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
AnnaBridge 145:64910690c574 2157 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
AnnaBridge 145:64910690c574 2158 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
AnnaBridge 145:64910690c574 2159 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
AnnaBridge 145:64910690c574 2160 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
AnnaBridge 145:64910690c574 2161 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
AnnaBridge 145:64910690c574 2162 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
AnnaBridge 145:64910690c574 2163 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
AnnaBridge 145:64910690c574 2164 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
AnnaBridge 145:64910690c574 2165 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
AnnaBridge 145:64910690c574 2166 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
AnnaBridge 145:64910690c574 2167 * @retval None
AnnaBridge 145:64910690c574 2168 */
AnnaBridge 145:64910690c574 2169 __STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
AnnaBridge 145:64910690c574 2170 {
AnnaBridge 145:64910690c574 2171 MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
AnnaBridge 145:64910690c574 2172 }
AnnaBridge 145:64910690c574 2173
AnnaBridge 145:64910690c574 2174 /**
AnnaBridge 145:64910690c574 2175 * @brief Get ADC group regular sequencer length and scan direction.
AnnaBridge 145:64910690c574 2176 * @note Description of ADC group regular sequencer features:
AnnaBridge 145:64910690c574 2177 * - For devices with sequencer fully configurable
AnnaBridge 145:64910690c574 2178 * (function "LL_ADC_REG_SetSequencerRanks()" available):
AnnaBridge 145:64910690c574 2179 * sequencer length and each rank affectation to a channel
AnnaBridge 145:64910690c574 2180 * are configurable.
AnnaBridge 145:64910690c574 2181 * This function retrieves:
AnnaBridge 145:64910690c574 2182 * - Sequence length: Number of ranks in the scan sequence.
AnnaBridge 145:64910690c574 2183 * - Sequence direction: Unless specified in parameters, sequencer
AnnaBridge 145:64910690c574 2184 * scan direction is forward (from rank 1 to rank n).
AnnaBridge 145:64910690c574 2185 * Sequencer ranks are selected using
AnnaBridge 145:64910690c574 2186 * function "LL_ADC_REG_SetSequencerRanks()".
AnnaBridge 145:64910690c574 2187 * - For devices with sequencer not fully configurable
AnnaBridge 145:64910690c574 2188 * (function "LL_ADC_REG_SetSequencerChannels()" available):
AnnaBridge 145:64910690c574 2189 * sequencer length and each rank affectation to a channel
AnnaBridge 145:64910690c574 2190 * are defined by channel number.
AnnaBridge 145:64910690c574 2191 * This function retrieves:
AnnaBridge 145:64910690c574 2192 * - Sequence length: Number of ranks in the scan sequence is
AnnaBridge 145:64910690c574 2193 * defined by number of channels set in the sequence,
AnnaBridge 145:64910690c574 2194 * rank of each channel is fixed by channel HW number.
AnnaBridge 145:64910690c574 2195 * (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
AnnaBridge 145:64910690c574 2196 * - Sequence direction: Unless specified in parameters, sequencer
AnnaBridge 145:64910690c574 2197 * scan direction is forward (from lowest channel number to
AnnaBridge 145:64910690c574 2198 * highest channel number).
AnnaBridge 145:64910690c574 2199 * Sequencer ranks are selected using
AnnaBridge 145:64910690c574 2200 * function "LL_ADC_REG_SetSequencerChannels()".
AnnaBridge 145:64910690c574 2201 * @note On this STM32 serie, group regular sequencer configuration
AnnaBridge 145:64910690c574 2202 * is conditioned to ADC instance sequencer mode.
AnnaBridge 145:64910690c574 2203 * If ADC instance sequencer mode is disabled, sequencers of
AnnaBridge 145:64910690c574 2204 * all groups (group regular, group injected) can be configured
AnnaBridge 145:64910690c574 2205 * but their execution is disabled (limited to rank 1).
AnnaBridge 145:64910690c574 2206 * Refer to function @ref LL_ADC_SetSequencersScanMode().
AnnaBridge 145:64910690c574 2207 * @note Sequencer disabled is equivalent to sequencer of 1 rank:
AnnaBridge 145:64910690c574 2208 * ADC conversion on only 1 channel.
AnnaBridge 145:64910690c574 2209 * @rmtoll SQR1 L LL_ADC_REG_SetSequencerLength
AnnaBridge 145:64910690c574 2210 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2211 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2212 * @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
AnnaBridge 145:64910690c574 2213 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
AnnaBridge 145:64910690c574 2214 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
AnnaBridge 145:64910690c574 2215 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
AnnaBridge 145:64910690c574 2216 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
AnnaBridge 145:64910690c574 2217 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
AnnaBridge 145:64910690c574 2218 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
AnnaBridge 145:64910690c574 2219 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
AnnaBridge 145:64910690c574 2220 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
AnnaBridge 145:64910690c574 2221 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
AnnaBridge 145:64910690c574 2222 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
AnnaBridge 145:64910690c574 2223 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
AnnaBridge 145:64910690c574 2224 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
AnnaBridge 145:64910690c574 2225 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
AnnaBridge 145:64910690c574 2226 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
AnnaBridge 145:64910690c574 2227 * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
AnnaBridge 145:64910690c574 2228 */
AnnaBridge 145:64910690c574 2229 __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2230 {
AnnaBridge 145:64910690c574 2231 return (uint32_t)(READ_BIT(ADCx->SQR1, ADC_SQR1_L));
AnnaBridge 145:64910690c574 2232 }
AnnaBridge 145:64910690c574 2233
AnnaBridge 145:64910690c574 2234 /**
AnnaBridge 145:64910690c574 2235 * @brief Set ADC group regular sequencer discontinuous mode:
AnnaBridge 145:64910690c574 2236 * sequence subdivided and scan conversions interrupted every selected
AnnaBridge 145:64910690c574 2237 * number of ranks.
AnnaBridge 145:64910690c574 2238 * @note It is not possible to enable both ADC group regular
AnnaBridge 145:64910690c574 2239 * continuous mode and sequencer discontinuous mode.
AnnaBridge 145:64910690c574 2240 * @note It is not possible to enable both ADC auto-injected mode
AnnaBridge 145:64910690c574 2241 * and ADC group regular sequencer discontinuous mode.
AnnaBridge 145:64910690c574 2242 * @rmtoll CR1 DISCEN LL_ADC_REG_SetSequencerDiscont\n
AnnaBridge 145:64910690c574 2243 * CR1 DISCNUM LL_ADC_REG_SetSequencerDiscont
AnnaBridge 145:64910690c574 2244 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2245 * @param SeqDiscont This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2246 * @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
AnnaBridge 145:64910690c574 2247 * @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
AnnaBridge 145:64910690c574 2248 * @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
AnnaBridge 145:64910690c574 2249 * @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
AnnaBridge 145:64910690c574 2250 * @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
AnnaBridge 145:64910690c574 2251 * @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
AnnaBridge 145:64910690c574 2252 * @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
AnnaBridge 145:64910690c574 2253 * @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
AnnaBridge 145:64910690c574 2254 * @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
AnnaBridge 145:64910690c574 2255 * @retval None
AnnaBridge 145:64910690c574 2256 */
AnnaBridge 145:64910690c574 2257 __STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
AnnaBridge 145:64910690c574 2258 {
AnnaBridge 145:64910690c574 2259 MODIFY_REG(ADCx->CR1, ADC_CR1_DISCEN | ADC_CR1_DISCNUM, SeqDiscont);
AnnaBridge 145:64910690c574 2260 }
AnnaBridge 145:64910690c574 2261
AnnaBridge 145:64910690c574 2262 /**
AnnaBridge 145:64910690c574 2263 * @brief Get ADC group regular sequencer discontinuous mode:
AnnaBridge 145:64910690c574 2264 * sequence subdivided and scan conversions interrupted every selected
AnnaBridge 145:64910690c574 2265 * number of ranks.
AnnaBridge 145:64910690c574 2266 * @rmtoll CR1 DISCEN LL_ADC_REG_GetSequencerDiscont\n
AnnaBridge 145:64910690c574 2267 * CR1 DISCNUM LL_ADC_REG_GetSequencerDiscont
AnnaBridge 145:64910690c574 2268 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2269 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2270 * @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
AnnaBridge 145:64910690c574 2271 * @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
AnnaBridge 145:64910690c574 2272 * @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
AnnaBridge 145:64910690c574 2273 * @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
AnnaBridge 145:64910690c574 2274 * @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
AnnaBridge 145:64910690c574 2275 * @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
AnnaBridge 145:64910690c574 2276 * @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
AnnaBridge 145:64910690c574 2277 * @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
AnnaBridge 145:64910690c574 2278 * @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
AnnaBridge 145:64910690c574 2279 */
AnnaBridge 145:64910690c574 2280 __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2281 {
AnnaBridge 145:64910690c574 2282 return (uint32_t)(READ_BIT(ADCx->CR1, ADC_CR1_DISCEN | ADC_CR1_DISCNUM));
AnnaBridge 145:64910690c574 2283 }
AnnaBridge 145:64910690c574 2284
AnnaBridge 145:64910690c574 2285 /**
AnnaBridge 145:64910690c574 2286 * @brief Set ADC group regular sequence: channel on the selected
AnnaBridge 145:64910690c574 2287 * scan sequence rank.
AnnaBridge 145:64910690c574 2288 * @note This function performs configuration of:
AnnaBridge 145:64910690c574 2289 * - Channels ordering into each rank of scan sequence:
AnnaBridge 145:64910690c574 2290 * whatever channel can be placed into whatever rank.
AnnaBridge 145:64910690c574 2291 * @note On this STM32 serie, ADC group regular sequencer is
AnnaBridge 145:64910690c574 2292 * fully configurable: sequencer length and each rank
AnnaBridge 145:64910690c574 2293 * affectation to a channel are configurable.
AnnaBridge 145:64910690c574 2294 * Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
AnnaBridge 145:64910690c574 2295 * @note Depending on devices and packages, some channels may not be available.
AnnaBridge 145:64910690c574 2296 * Refer to device datasheet for channels availability.
AnnaBridge 145:64910690c574 2297 * @note On this STM32 serie, to measure internal channels (VrefInt,
AnnaBridge 145:64910690c574 2298 * TempSensor, ...), measurement paths to internal channels must be
AnnaBridge 145:64910690c574 2299 * enabled separately.
AnnaBridge 145:64910690c574 2300 * This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
AnnaBridge 145:64910690c574 2301 * @rmtoll SQR3 SQ1 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2302 * SQR3 SQ2 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2303 * SQR3 SQ3 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2304 * SQR3 SQ4 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2305 * SQR3 SQ5 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2306 * SQR3 SQ6 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2307 * SQR2 SQ7 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2308 * SQR2 SQ8 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2309 * SQR2 SQ9 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2310 * SQR2 SQ10 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2311 * SQR2 SQ11 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2312 * SQR2 SQ12 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2313 * SQR1 SQ13 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2314 * SQR1 SQ14 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2315 * SQR1 SQ15 LL_ADC_REG_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2316 * SQR1 SQ16 LL_ADC_REG_SetSequencerRanks
AnnaBridge 145:64910690c574 2317 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2318 * @param Rank This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2319 * @arg @ref LL_ADC_REG_RANK_1
AnnaBridge 145:64910690c574 2320 * @arg @ref LL_ADC_REG_RANK_2
AnnaBridge 145:64910690c574 2321 * @arg @ref LL_ADC_REG_RANK_3
AnnaBridge 145:64910690c574 2322 * @arg @ref LL_ADC_REG_RANK_4
AnnaBridge 145:64910690c574 2323 * @arg @ref LL_ADC_REG_RANK_5
AnnaBridge 145:64910690c574 2324 * @arg @ref LL_ADC_REG_RANK_6
AnnaBridge 145:64910690c574 2325 * @arg @ref LL_ADC_REG_RANK_7
AnnaBridge 145:64910690c574 2326 * @arg @ref LL_ADC_REG_RANK_8
AnnaBridge 145:64910690c574 2327 * @arg @ref LL_ADC_REG_RANK_9
AnnaBridge 145:64910690c574 2328 * @arg @ref LL_ADC_REG_RANK_10
AnnaBridge 145:64910690c574 2329 * @arg @ref LL_ADC_REG_RANK_11
AnnaBridge 145:64910690c574 2330 * @arg @ref LL_ADC_REG_RANK_12
AnnaBridge 145:64910690c574 2331 * @arg @ref LL_ADC_REG_RANK_13
AnnaBridge 145:64910690c574 2332 * @arg @ref LL_ADC_REG_RANK_14
AnnaBridge 145:64910690c574 2333 * @arg @ref LL_ADC_REG_RANK_15
AnnaBridge 145:64910690c574 2334 * @arg @ref LL_ADC_REG_RANK_16
AnnaBridge 145:64910690c574 2335 * @param Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2336 * @arg @ref LL_ADC_CHANNEL_0
AnnaBridge 145:64910690c574 2337 * @arg @ref LL_ADC_CHANNEL_1
AnnaBridge 145:64910690c574 2338 * @arg @ref LL_ADC_CHANNEL_2
AnnaBridge 145:64910690c574 2339 * @arg @ref LL_ADC_CHANNEL_3
AnnaBridge 145:64910690c574 2340 * @arg @ref LL_ADC_CHANNEL_4
AnnaBridge 145:64910690c574 2341 * @arg @ref LL_ADC_CHANNEL_5
AnnaBridge 145:64910690c574 2342 * @arg @ref LL_ADC_CHANNEL_6
AnnaBridge 145:64910690c574 2343 * @arg @ref LL_ADC_CHANNEL_7
AnnaBridge 145:64910690c574 2344 * @arg @ref LL_ADC_CHANNEL_8
AnnaBridge 145:64910690c574 2345 * @arg @ref LL_ADC_CHANNEL_9
AnnaBridge 145:64910690c574 2346 * @arg @ref LL_ADC_CHANNEL_10
AnnaBridge 145:64910690c574 2347 * @arg @ref LL_ADC_CHANNEL_11
AnnaBridge 145:64910690c574 2348 * @arg @ref LL_ADC_CHANNEL_12
AnnaBridge 145:64910690c574 2349 * @arg @ref LL_ADC_CHANNEL_13
AnnaBridge 145:64910690c574 2350 * @arg @ref LL_ADC_CHANNEL_14
AnnaBridge 145:64910690c574 2351 * @arg @ref LL_ADC_CHANNEL_15
AnnaBridge 145:64910690c574 2352 * @arg @ref LL_ADC_CHANNEL_16
AnnaBridge 145:64910690c574 2353 * @arg @ref LL_ADC_CHANNEL_17
AnnaBridge 145:64910690c574 2354 * @arg @ref LL_ADC_CHANNEL_18
AnnaBridge 145:64910690c574 2355 * @arg @ref LL_ADC_CHANNEL_VREFINT (1)
AnnaBridge 145:64910690c574 2356 * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (1)
AnnaBridge 145:64910690c574 2357 * @arg @ref LL_ADC_CHANNEL_VBAT (1)
AnnaBridge 145:64910690c574 2358 *
AnnaBridge 145:64910690c574 2359 * (1) On STM32F2, parameter available only on ADC instance: ADC1.\n
AnnaBridge 145:64910690c574 2360 * @retval None
AnnaBridge 145:64910690c574 2361 */
AnnaBridge 145:64910690c574 2362 __STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
AnnaBridge 145:64910690c574 2363 {
AnnaBridge 145:64910690c574 2364 /* Set bits with content of parameter "Channel" with bits position */
AnnaBridge 145:64910690c574 2365 /* in register and register position depending on parameter "Rank". */
AnnaBridge 145:64910690c574 2366 /* Parameters "Rank" and "Channel" are used with masks because containing */
AnnaBridge 145:64910690c574 2367 /* other bits reserved for other purpose. */
AnnaBridge 145:64910690c574 2368 register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 2369
AnnaBridge 145:64910690c574 2370 MODIFY_REG(*preg,
AnnaBridge 145:64910690c574 2371 ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
AnnaBridge 145:64910690c574 2372 (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
AnnaBridge 145:64910690c574 2373 }
AnnaBridge 145:64910690c574 2374
AnnaBridge 145:64910690c574 2375 /**
AnnaBridge 145:64910690c574 2376 * @brief Get ADC group regular sequence: channel on the selected
AnnaBridge 145:64910690c574 2377 * scan sequence rank.
AnnaBridge 145:64910690c574 2378 * @note On this STM32 serie, ADC group regular sequencer is
AnnaBridge 145:64910690c574 2379 * fully configurable: sequencer length and each rank
AnnaBridge 145:64910690c574 2380 * affectation to a channel are configurable.
AnnaBridge 145:64910690c574 2381 * Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
AnnaBridge 145:64910690c574 2382 * @note Depending on devices and packages, some channels may not be available.
AnnaBridge 145:64910690c574 2383 * Refer to device datasheet for channels availability.
AnnaBridge 145:64910690c574 2384 * @note Usage of the returned channel number:
AnnaBridge 145:64910690c574 2385 * - To reinject this channel into another function LL_ADC_xxx:
AnnaBridge 145:64910690c574 2386 * the returned channel number is only partly formatted on definition
AnnaBridge 145:64910690c574 2387 * of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
AnnaBridge 145:64910690c574 2388 * with parts of literals LL_ADC_CHANNEL_x or using
AnnaBridge 145:64910690c574 2389 * helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
AnnaBridge 145:64910690c574 2390 * Then the selected literal LL_ADC_CHANNEL_x can be used
AnnaBridge 145:64910690c574 2391 * as parameter for another function.
AnnaBridge 145:64910690c574 2392 * - To get the channel number in decimal format:
AnnaBridge 145:64910690c574 2393 * process the returned value with the helper macro
AnnaBridge 145:64910690c574 2394 * @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
AnnaBridge 145:64910690c574 2395 * @rmtoll SQR3 SQ1 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2396 * SQR3 SQ2 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2397 * SQR3 SQ3 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2398 * SQR3 SQ4 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2399 * SQR3 SQ5 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2400 * SQR3 SQ6 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2401 * SQR2 SQ7 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2402 * SQR2 SQ8 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2403 * SQR2 SQ9 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2404 * SQR2 SQ10 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2405 * SQR2 SQ11 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2406 * SQR2 SQ12 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2407 * SQR1 SQ13 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2408 * SQR1 SQ14 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2409 * SQR1 SQ15 LL_ADC_REG_GetSequencerRanks\n
AnnaBridge 145:64910690c574 2410 * SQR1 SQ16 LL_ADC_REG_GetSequencerRanks
AnnaBridge 145:64910690c574 2411 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2412 * @param Rank This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2413 * @arg @ref LL_ADC_REG_RANK_1
AnnaBridge 145:64910690c574 2414 * @arg @ref LL_ADC_REG_RANK_2
AnnaBridge 145:64910690c574 2415 * @arg @ref LL_ADC_REG_RANK_3
AnnaBridge 145:64910690c574 2416 * @arg @ref LL_ADC_REG_RANK_4
AnnaBridge 145:64910690c574 2417 * @arg @ref LL_ADC_REG_RANK_5
AnnaBridge 145:64910690c574 2418 * @arg @ref LL_ADC_REG_RANK_6
AnnaBridge 145:64910690c574 2419 * @arg @ref LL_ADC_REG_RANK_7
AnnaBridge 145:64910690c574 2420 * @arg @ref LL_ADC_REG_RANK_8
AnnaBridge 145:64910690c574 2421 * @arg @ref LL_ADC_REG_RANK_9
AnnaBridge 145:64910690c574 2422 * @arg @ref LL_ADC_REG_RANK_10
AnnaBridge 145:64910690c574 2423 * @arg @ref LL_ADC_REG_RANK_11
AnnaBridge 145:64910690c574 2424 * @arg @ref LL_ADC_REG_RANK_12
AnnaBridge 145:64910690c574 2425 * @arg @ref LL_ADC_REG_RANK_13
AnnaBridge 145:64910690c574 2426 * @arg @ref LL_ADC_REG_RANK_14
AnnaBridge 145:64910690c574 2427 * @arg @ref LL_ADC_REG_RANK_15
AnnaBridge 145:64910690c574 2428 * @arg @ref LL_ADC_REG_RANK_16
AnnaBridge 145:64910690c574 2429 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2430 * @arg @ref LL_ADC_CHANNEL_0
AnnaBridge 145:64910690c574 2431 * @arg @ref LL_ADC_CHANNEL_1
AnnaBridge 145:64910690c574 2432 * @arg @ref LL_ADC_CHANNEL_2
AnnaBridge 145:64910690c574 2433 * @arg @ref LL_ADC_CHANNEL_3
AnnaBridge 145:64910690c574 2434 * @arg @ref LL_ADC_CHANNEL_4
AnnaBridge 145:64910690c574 2435 * @arg @ref LL_ADC_CHANNEL_5
AnnaBridge 145:64910690c574 2436 * @arg @ref LL_ADC_CHANNEL_6
AnnaBridge 145:64910690c574 2437 * @arg @ref LL_ADC_CHANNEL_7
AnnaBridge 145:64910690c574 2438 * @arg @ref LL_ADC_CHANNEL_8
AnnaBridge 145:64910690c574 2439 * @arg @ref LL_ADC_CHANNEL_9
AnnaBridge 145:64910690c574 2440 * @arg @ref LL_ADC_CHANNEL_10
AnnaBridge 145:64910690c574 2441 * @arg @ref LL_ADC_CHANNEL_11
AnnaBridge 145:64910690c574 2442 * @arg @ref LL_ADC_CHANNEL_12
AnnaBridge 145:64910690c574 2443 * @arg @ref LL_ADC_CHANNEL_13
AnnaBridge 145:64910690c574 2444 * @arg @ref LL_ADC_CHANNEL_14
AnnaBridge 145:64910690c574 2445 * @arg @ref LL_ADC_CHANNEL_15
AnnaBridge 145:64910690c574 2446 * @arg @ref LL_ADC_CHANNEL_16
AnnaBridge 145:64910690c574 2447 * @arg @ref LL_ADC_CHANNEL_17
AnnaBridge 145:64910690c574 2448 * @arg @ref LL_ADC_CHANNEL_18
AnnaBridge 145:64910690c574 2449 * @arg @ref LL_ADC_CHANNEL_VREFINT (1)
AnnaBridge 145:64910690c574 2450 * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (1)
AnnaBridge 145:64910690c574 2451 * @arg @ref LL_ADC_CHANNEL_VBAT (1)
AnnaBridge 145:64910690c574 2452 *
AnnaBridge 145:64910690c574 2453 * (1) On STM32F2, parameter available only on ADC instance: ADC1.\n
AnnaBridge 145:64910690c574 2454 * (1) For ADC channel read back from ADC register,
AnnaBridge 145:64910690c574 2455 * comparison with internal channel parameter to be done
AnnaBridge 145:64910690c574 2456 * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
AnnaBridge 145:64910690c574 2457 */
AnnaBridge 145:64910690c574 2458 __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)
AnnaBridge 145:64910690c574 2459 {
AnnaBridge 145:64910690c574 2460 register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 2461
AnnaBridge 145:64910690c574 2462 return (uint32_t) (READ_BIT(*preg,
AnnaBridge 145:64910690c574 2463 ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK))
AnnaBridge 145:64910690c574 2464 >> (Rank & ADC_REG_RANK_ID_SQRX_MASK)
AnnaBridge 145:64910690c574 2465 );
AnnaBridge 145:64910690c574 2466 }
AnnaBridge 145:64910690c574 2467
AnnaBridge 145:64910690c574 2468 /**
AnnaBridge 145:64910690c574 2469 * @brief Set ADC continuous conversion mode on ADC group regular.
AnnaBridge 145:64910690c574 2470 * @note Description of ADC continuous conversion mode:
AnnaBridge 145:64910690c574 2471 * - single mode: one conversion per trigger
AnnaBridge 145:64910690c574 2472 * - continuous mode: after the first trigger, following
AnnaBridge 145:64910690c574 2473 * conversions launched successively automatically.
AnnaBridge 145:64910690c574 2474 * @note It is not possible to enable both ADC group regular
AnnaBridge 145:64910690c574 2475 * continuous mode and sequencer discontinuous mode.
AnnaBridge 145:64910690c574 2476 * @rmtoll CR2 CONT LL_ADC_REG_SetContinuousMode
AnnaBridge 145:64910690c574 2477 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2478 * @param Continuous This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2479 * @arg @ref LL_ADC_REG_CONV_SINGLE
AnnaBridge 145:64910690c574 2480 * @arg @ref LL_ADC_REG_CONV_CONTINUOUS
AnnaBridge 145:64910690c574 2481 * @retval None
AnnaBridge 145:64910690c574 2482 */
AnnaBridge 145:64910690c574 2483 __STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
AnnaBridge 145:64910690c574 2484 {
AnnaBridge 145:64910690c574 2485 MODIFY_REG(ADCx->CR2, ADC_CR2_CONT, Continuous);
AnnaBridge 145:64910690c574 2486 }
AnnaBridge 145:64910690c574 2487
AnnaBridge 145:64910690c574 2488 /**
AnnaBridge 145:64910690c574 2489 * @brief Get ADC continuous conversion mode on ADC group regular.
AnnaBridge 145:64910690c574 2490 * @note Description of ADC continuous conversion mode:
AnnaBridge 145:64910690c574 2491 * - single mode: one conversion per trigger
AnnaBridge 145:64910690c574 2492 * - continuous mode: after the first trigger, following
AnnaBridge 145:64910690c574 2493 * conversions launched successively automatically.
AnnaBridge 145:64910690c574 2494 * @rmtoll CR2 CONT LL_ADC_REG_GetContinuousMode
AnnaBridge 145:64910690c574 2495 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2496 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2497 * @arg @ref LL_ADC_REG_CONV_SINGLE
AnnaBridge 145:64910690c574 2498 * @arg @ref LL_ADC_REG_CONV_CONTINUOUS
AnnaBridge 145:64910690c574 2499 */
AnnaBridge 145:64910690c574 2500 __STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2501 {
AnnaBridge 145:64910690c574 2502 return (uint32_t)(READ_BIT(ADCx->CR2, ADC_CR2_CONT));
AnnaBridge 145:64910690c574 2503 }
AnnaBridge 145:64910690c574 2504
AnnaBridge 145:64910690c574 2505 /**
AnnaBridge 145:64910690c574 2506 * @brief Set ADC group regular conversion data transfer: no transfer or
AnnaBridge 145:64910690c574 2507 * transfer by DMA, and DMA requests mode.
AnnaBridge 145:64910690c574 2508 * @note If transfer by DMA selected, specifies the DMA requests
AnnaBridge 145:64910690c574 2509 * mode:
AnnaBridge 145:64910690c574 2510 * - Limited mode (One shot mode): DMA transfer requests are stopped
AnnaBridge 145:64910690c574 2511 * when number of DMA data transfers (number of
AnnaBridge 145:64910690c574 2512 * ADC conversions) is reached.
AnnaBridge 145:64910690c574 2513 * This ADC mode is intended to be used with DMA mode non-circular.
AnnaBridge 145:64910690c574 2514 * - Unlimited mode: DMA transfer requests are unlimited,
AnnaBridge 145:64910690c574 2515 * whatever number of DMA data transfers (number of
AnnaBridge 145:64910690c574 2516 * ADC conversions).
AnnaBridge 145:64910690c574 2517 * This ADC mode is intended to be used with DMA mode circular.
AnnaBridge 145:64910690c574 2518 * @note If ADC DMA requests mode is set to unlimited and DMA is set to
AnnaBridge 145:64910690c574 2519 * mode non-circular:
AnnaBridge 145:64910690c574 2520 * when DMA transfers size will be reached, DMA will stop transfers of
AnnaBridge 145:64910690c574 2521 * ADC conversions data ADC will raise an overrun error
AnnaBridge 145:64910690c574 2522 * (overrun flag and interruption if enabled).
AnnaBridge 145:64910690c574 2523 * @note For devices with several ADC instances: ADC multimode DMA
AnnaBridge 145:64910690c574 2524 * settings are available using function @ref LL_ADC_SetMultiDMATransfer().
AnnaBridge 145:64910690c574 2525 * @note To configure DMA source address (peripheral address),
AnnaBridge 145:64910690c574 2526 * use function @ref LL_ADC_DMA_GetRegAddr().
AnnaBridge 145:64910690c574 2527 * @rmtoll CR2 DMA LL_ADC_REG_SetDMATransfer\n
AnnaBridge 145:64910690c574 2528 * CR2 DDS LL_ADC_REG_SetDMATransfer
AnnaBridge 145:64910690c574 2529 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2530 * @param DMATransfer This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2531 * @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
AnnaBridge 145:64910690c574 2532 * @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
AnnaBridge 145:64910690c574 2533 * @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
AnnaBridge 145:64910690c574 2534 * @retval None
AnnaBridge 145:64910690c574 2535 */
AnnaBridge 145:64910690c574 2536 __STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
AnnaBridge 145:64910690c574 2537 {
AnnaBridge 145:64910690c574 2538 MODIFY_REG(ADCx->CR2, ADC_CR2_DMA | ADC_CR2_DDS, DMATransfer);
AnnaBridge 145:64910690c574 2539 }
AnnaBridge 145:64910690c574 2540
AnnaBridge 145:64910690c574 2541 /**
AnnaBridge 145:64910690c574 2542 * @brief Get ADC group regular conversion data transfer: no transfer or
AnnaBridge 145:64910690c574 2543 * transfer by DMA, and DMA requests mode.
AnnaBridge 145:64910690c574 2544 * @note If transfer by DMA selected, specifies the DMA requests
AnnaBridge 145:64910690c574 2545 * mode:
AnnaBridge 145:64910690c574 2546 * - Limited mode (One shot mode): DMA transfer requests are stopped
AnnaBridge 145:64910690c574 2547 * when number of DMA data transfers (number of
AnnaBridge 145:64910690c574 2548 * ADC conversions) is reached.
AnnaBridge 145:64910690c574 2549 * This ADC mode is intended to be used with DMA mode non-circular.
AnnaBridge 145:64910690c574 2550 * - Unlimited mode: DMA transfer requests are unlimited,
AnnaBridge 145:64910690c574 2551 * whatever number of DMA data transfers (number of
AnnaBridge 145:64910690c574 2552 * ADC conversions).
AnnaBridge 145:64910690c574 2553 * This ADC mode is intended to be used with DMA mode circular.
AnnaBridge 145:64910690c574 2554 * @note If ADC DMA requests mode is set to unlimited and DMA is set to
AnnaBridge 145:64910690c574 2555 * mode non-circular:
AnnaBridge 145:64910690c574 2556 * when DMA transfers size will be reached, DMA will stop transfers of
AnnaBridge 145:64910690c574 2557 * ADC conversions data ADC will raise an overrun error
AnnaBridge 145:64910690c574 2558 * (overrun flag and interruption if enabled).
AnnaBridge 145:64910690c574 2559 * @note For devices with several ADC instances: ADC multimode DMA
AnnaBridge 145:64910690c574 2560 * settings are available using function @ref LL_ADC_GetMultiDMATransfer().
AnnaBridge 145:64910690c574 2561 * @note To configure DMA source address (peripheral address),
AnnaBridge 145:64910690c574 2562 * use function @ref LL_ADC_DMA_GetRegAddr().
AnnaBridge 145:64910690c574 2563 * @rmtoll CR2 DMA LL_ADC_REG_GetDMATransfer\n
AnnaBridge 145:64910690c574 2564 * CR2 DDS LL_ADC_REG_GetDMATransfer
AnnaBridge 145:64910690c574 2565 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2566 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2567 * @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
AnnaBridge 145:64910690c574 2568 * @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
AnnaBridge 145:64910690c574 2569 * @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
AnnaBridge 145:64910690c574 2570 */
AnnaBridge 145:64910690c574 2571 __STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2572 {
AnnaBridge 145:64910690c574 2573 return (uint32_t)(READ_BIT(ADCx->CR2, ADC_CR2_DMA | ADC_CR2_DDS));
AnnaBridge 145:64910690c574 2574 }
AnnaBridge 145:64910690c574 2575
AnnaBridge 145:64910690c574 2576 /**
AnnaBridge 145:64910690c574 2577 * @brief Specify which ADC flag between EOC (end of unitary conversion)
AnnaBridge 145:64910690c574 2578 * or EOS (end of sequence conversions) is used to indicate
AnnaBridge 145:64910690c574 2579 * the end of conversion.
AnnaBridge 145:64910690c574 2580 * @note This feature is aimed to be set when using ADC with
AnnaBridge 145:64910690c574 2581 * programming model by polling or interruption
AnnaBridge 145:64910690c574 2582 * (programming model by DMA usually uses DMA interruptions
AnnaBridge 145:64910690c574 2583 * to indicate end of conversion and data transfer).
AnnaBridge 145:64910690c574 2584 * @note For ADC group injected, end of conversion (flag&IT) is raised
AnnaBridge 145:64910690c574 2585 * only at the end of the sequence.
AnnaBridge 145:64910690c574 2586 * @rmtoll CR2 EOCS LL_ADC_REG_SetFlagEndOfConversion
AnnaBridge 145:64910690c574 2587 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2588 * @param EocSelection This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2589 * @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
AnnaBridge 145:64910690c574 2590 * @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
AnnaBridge 145:64910690c574 2591 * @retval None
AnnaBridge 145:64910690c574 2592 */
AnnaBridge 145:64910690c574 2593 __STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
AnnaBridge 145:64910690c574 2594 {
AnnaBridge 145:64910690c574 2595 MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
AnnaBridge 145:64910690c574 2596 }
AnnaBridge 145:64910690c574 2597
AnnaBridge 145:64910690c574 2598 /**
AnnaBridge 145:64910690c574 2599 * @brief Get which ADC flag between EOC (end of unitary conversion)
AnnaBridge 145:64910690c574 2600 * or EOS (end of sequence conversions) is used to indicate
AnnaBridge 145:64910690c574 2601 * the end of conversion.
AnnaBridge 145:64910690c574 2602 * @rmtoll CR2 EOCS LL_ADC_REG_GetFlagEndOfConversion
AnnaBridge 145:64910690c574 2603 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2604 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2605 * @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
AnnaBridge 145:64910690c574 2606 * @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
AnnaBridge 145:64910690c574 2607 */
AnnaBridge 145:64910690c574 2608 __STATIC_INLINE uint32_t LL_ADC_REG_GetFlagEndOfConversion(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2609 {
AnnaBridge 145:64910690c574 2610 return (uint32_t)(READ_BIT(ADCx->CR2, ADC_CR2_EOCS));
AnnaBridge 145:64910690c574 2611 }
AnnaBridge 145:64910690c574 2612
AnnaBridge 145:64910690c574 2613 /**
AnnaBridge 145:64910690c574 2614 * @}
AnnaBridge 145:64910690c574 2615 */
AnnaBridge 145:64910690c574 2616
AnnaBridge 145:64910690c574 2617 /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Injected Configuration of ADC hierarchical scope: group injected
AnnaBridge 145:64910690c574 2618 * @{
AnnaBridge 145:64910690c574 2619 */
AnnaBridge 145:64910690c574 2620
AnnaBridge 145:64910690c574 2621 /**
AnnaBridge 145:64910690c574 2622 * @brief Set ADC group injected conversion trigger source:
AnnaBridge 145:64910690c574 2623 * internal (SW start) or from external IP (timer event,
AnnaBridge 145:64910690c574 2624 * external interrupt line).
AnnaBridge 145:64910690c574 2625 * @note On this STM32 serie, setting of external trigger edge is performed
AnnaBridge 145:64910690c574 2626 * using function @ref LL_ADC_INJ_StartConversionExtTrig().
AnnaBridge 145:64910690c574 2627 * @note Availability of parameters of trigger sources from timer
AnnaBridge 145:64910690c574 2628 * depends on timers availability on the selected device.
AnnaBridge 145:64910690c574 2629 * @rmtoll CR2 JEXTSEL LL_ADC_INJ_SetTriggerSource\n
AnnaBridge 145:64910690c574 2630 * CR2 JEXTEN LL_ADC_INJ_SetTriggerSource
AnnaBridge 145:64910690c574 2631 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2632 * @param TriggerSource This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2633 * @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
AnnaBridge 145:64910690c574 2634 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
AnnaBridge 145:64910690c574 2635 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
AnnaBridge 145:64910690c574 2636 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
AnnaBridge 145:64910690c574 2637 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
AnnaBridge 145:64910690c574 2638 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH2
AnnaBridge 145:64910690c574 2639 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
AnnaBridge 145:64910690c574 2640 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH1
AnnaBridge 145:64910690c574 2641 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH2
AnnaBridge 145:64910690c574 2642 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3
AnnaBridge 145:64910690c574 2643 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
AnnaBridge 145:64910690c574 2644 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM5_CH4
AnnaBridge 145:64910690c574 2645 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM5_TRGO
AnnaBridge 145:64910690c574 2646 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2
AnnaBridge 145:64910690c574 2647 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH3
AnnaBridge 145:64910690c574 2648 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
AnnaBridge 145:64910690c574 2649 * @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
AnnaBridge 145:64910690c574 2650 * @retval None
AnnaBridge 145:64910690c574 2651 */
AnnaBridge 145:64910690c574 2652 __STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
AnnaBridge 145:64910690c574 2653 {
AnnaBridge 145:64910690c574 2654 /* Note: On this STM32 serie, ADC group injected external trigger edge */
AnnaBridge 145:64910690c574 2655 /* is used to perform a ADC conversion start. */
AnnaBridge 145:64910690c574 2656 /* This function does not set external trigger edge. */
AnnaBridge 145:64910690c574 2657 /* This feature is set using function */
AnnaBridge 145:64910690c574 2658 /* @ref LL_ADC_INJ_StartConversionExtTrig(). */
AnnaBridge 145:64910690c574 2659 MODIFY_REG(ADCx->CR2, ADC_CR2_JEXTSEL, (TriggerSource & ADC_CR2_JEXTSEL));
AnnaBridge 145:64910690c574 2660 }
AnnaBridge 145:64910690c574 2661
AnnaBridge 145:64910690c574 2662 /**
AnnaBridge 145:64910690c574 2663 * @brief Get ADC group injected conversion trigger source:
AnnaBridge 145:64910690c574 2664 * internal (SW start) or from external IP (timer event,
AnnaBridge 145:64910690c574 2665 * external interrupt line).
AnnaBridge 145:64910690c574 2666 * @note To determine whether group injected trigger source is
AnnaBridge 145:64910690c574 2667 * internal (SW start) or external, without detail
AnnaBridge 145:64910690c574 2668 * of which peripheral is selected as external trigger,
AnnaBridge 145:64910690c574 2669 * (equivalent to
AnnaBridge 145:64910690c574 2670 * "if(LL_ADC_INJ_GetTriggerSource(ADC1) == LL_ADC_INJ_TRIG_SOFTWARE)")
AnnaBridge 145:64910690c574 2671 * use function @ref LL_ADC_INJ_IsTriggerSourceSWStart.
AnnaBridge 145:64910690c574 2672 * @note Availability of parameters of trigger sources from timer
AnnaBridge 145:64910690c574 2673 * depends on timers availability on the selected device.
AnnaBridge 145:64910690c574 2674 * @rmtoll CR2 JEXTSEL LL_ADC_INJ_GetTriggerSource\n
AnnaBridge 145:64910690c574 2675 * CR2 JEXTEN LL_ADC_INJ_GetTriggerSource
AnnaBridge 145:64910690c574 2676 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2677 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2678 * @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
AnnaBridge 145:64910690c574 2679 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
AnnaBridge 145:64910690c574 2680 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
AnnaBridge 145:64910690c574 2681 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
AnnaBridge 145:64910690c574 2682 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
AnnaBridge 145:64910690c574 2683 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH2
AnnaBridge 145:64910690c574 2684 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
AnnaBridge 145:64910690c574 2685 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH1
AnnaBridge 145:64910690c574 2686 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH2
AnnaBridge 145:64910690c574 2687 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3
AnnaBridge 145:64910690c574 2688 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
AnnaBridge 145:64910690c574 2689 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM5_CH4
AnnaBridge 145:64910690c574 2690 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM5_TRGO
AnnaBridge 145:64910690c574 2691 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2
AnnaBridge 145:64910690c574 2692 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH3
AnnaBridge 145:64910690c574 2693 * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
AnnaBridge 145:64910690c574 2694 * @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
AnnaBridge 145:64910690c574 2695 */
AnnaBridge 145:64910690c574 2696 __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2697 {
AnnaBridge 145:64910690c574 2698 register uint32_t TriggerSource = READ_BIT(ADCx->CR2, ADC_CR2_JEXTSEL | ADC_CR2_JEXTEN);
AnnaBridge 145:64910690c574 2699
AnnaBridge 145:64910690c574 2700 /* Value for shift of {0; 4; 8; 12} depending on value of bitfield */
AnnaBridge 145:64910690c574 2701 /* corresponding to ADC_CR2_JEXTEN {0; 1; 2; 3}. */
AnnaBridge 145:64910690c574 2702 register uint32_t ShiftExten = ((TriggerSource & ADC_CR2_JEXTEN) >> (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS - 2U));
AnnaBridge 145:64910690c574 2703
AnnaBridge 145:64910690c574 2704 /* Set bitfield corresponding to ADC_CR2_JEXTEN and ADC_CR2_JEXTSEL */
AnnaBridge 145:64910690c574 2705 /* to match with triggers literals definition. */
AnnaBridge 145:64910690c574 2706 return ((TriggerSource
AnnaBridge 145:64910690c574 2707 & (ADC_INJ_TRIG_SOURCE_MASK << ShiftExten) & ADC_CR2_JEXTSEL)
AnnaBridge 145:64910690c574 2708 | ((ADC_INJ_TRIG_EDGE_MASK << ShiftExten) & ADC_CR2_JEXTEN)
AnnaBridge 145:64910690c574 2709 );
AnnaBridge 145:64910690c574 2710 }
AnnaBridge 145:64910690c574 2711
AnnaBridge 145:64910690c574 2712 /**
AnnaBridge 145:64910690c574 2713 * @brief Get ADC group injected conversion trigger source internal (SW start)
AnnaBridge 145:64910690c574 2714 or external
AnnaBridge 145:64910690c574 2715 * @note In case of group injected trigger source set to external trigger,
AnnaBridge 145:64910690c574 2716 * to determine which peripheral is selected as external trigger,
AnnaBridge 145:64910690c574 2717 * use function @ref LL_ADC_INJ_GetTriggerSource.
AnnaBridge 145:64910690c574 2718 * @rmtoll CR2 JEXTEN LL_ADC_INJ_IsTriggerSourceSWStart
AnnaBridge 145:64910690c574 2719 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2720 * @retval Value "0" if trigger source external trigger
AnnaBridge 145:64910690c574 2721 * Value "1" if trigger source SW start.
AnnaBridge 145:64910690c574 2722 */
AnnaBridge 145:64910690c574 2723 __STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2724 {
AnnaBridge 145:64910690c574 2725 return (READ_BIT(ADCx->CR2, ADC_CR2_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_CR2_JEXTEN));
AnnaBridge 145:64910690c574 2726 }
AnnaBridge 145:64910690c574 2727
AnnaBridge 145:64910690c574 2728 /**
AnnaBridge 145:64910690c574 2729 * @brief Get ADC group injected conversion trigger polarity.
AnnaBridge 145:64910690c574 2730 * Applicable only for trigger source set to external trigger.
AnnaBridge 145:64910690c574 2731 * @rmtoll CR2 JEXTEN LL_ADC_INJ_GetTriggerEdge
AnnaBridge 145:64910690c574 2732 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2733 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2734 * @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
AnnaBridge 145:64910690c574 2735 * @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
AnnaBridge 145:64910690c574 2736 * @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
AnnaBridge 145:64910690c574 2737 */
AnnaBridge 145:64910690c574 2738 __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2739 {
AnnaBridge 145:64910690c574 2740 return (uint32_t)(READ_BIT(ADCx->CR2, ADC_CR2_JEXTEN));
AnnaBridge 145:64910690c574 2741 }
AnnaBridge 145:64910690c574 2742
AnnaBridge 145:64910690c574 2743 /**
AnnaBridge 145:64910690c574 2744 * @brief Set ADC group injected sequencer length and scan direction.
AnnaBridge 145:64910690c574 2745 * @note This function performs configuration of:
AnnaBridge 145:64910690c574 2746 * - Sequence length: Number of ranks in the scan sequence.
AnnaBridge 145:64910690c574 2747 * - Sequence direction: Unless specified in parameters, sequencer
AnnaBridge 145:64910690c574 2748 * scan direction is forward (from rank 1 to rank n).
AnnaBridge 145:64910690c574 2749 * @note On this STM32 serie, group injected sequencer configuration
AnnaBridge 145:64910690c574 2750 * is conditioned to ADC instance sequencer mode.
AnnaBridge 145:64910690c574 2751 * If ADC instance sequencer mode is disabled, sequencers of
AnnaBridge 145:64910690c574 2752 * all groups (group regular, group injected) can be configured
AnnaBridge 145:64910690c574 2753 * but their execution is disabled (limited to rank 1).
AnnaBridge 145:64910690c574 2754 * Refer to function @ref LL_ADC_SetSequencersScanMode().
AnnaBridge 145:64910690c574 2755 * @note Sequencer disabled is equivalent to sequencer of 1 rank:
AnnaBridge 145:64910690c574 2756 * ADC conversion on only 1 channel.
AnnaBridge 145:64910690c574 2757 * @rmtoll JSQR JL LL_ADC_INJ_SetSequencerLength
AnnaBridge 145:64910690c574 2758 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2759 * @param SequencerNbRanks This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2760 * @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
AnnaBridge 145:64910690c574 2761 * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
AnnaBridge 145:64910690c574 2762 * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
AnnaBridge 145:64910690c574 2763 * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
AnnaBridge 145:64910690c574 2764 * @retval None
AnnaBridge 145:64910690c574 2765 */
AnnaBridge 145:64910690c574 2766 __STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
AnnaBridge 145:64910690c574 2767 {
AnnaBridge 145:64910690c574 2768 MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
AnnaBridge 145:64910690c574 2769 }
AnnaBridge 145:64910690c574 2770
AnnaBridge 145:64910690c574 2771 /**
AnnaBridge 145:64910690c574 2772 * @brief Get ADC group injected sequencer length and scan direction.
AnnaBridge 145:64910690c574 2773 * @note This function retrieves:
AnnaBridge 145:64910690c574 2774 * - Sequence length: Number of ranks in the scan sequence.
AnnaBridge 145:64910690c574 2775 * - Sequence direction: Unless specified in parameters, sequencer
AnnaBridge 145:64910690c574 2776 * scan direction is forward (from rank 1 to rank n).
AnnaBridge 145:64910690c574 2777 * @note On this STM32 serie, group injected sequencer configuration
AnnaBridge 145:64910690c574 2778 * is conditioned to ADC instance sequencer mode.
AnnaBridge 145:64910690c574 2779 * If ADC instance sequencer mode is disabled, sequencers of
AnnaBridge 145:64910690c574 2780 * all groups (group regular, group injected) can be configured
AnnaBridge 145:64910690c574 2781 * but their execution is disabled (limited to rank 1).
AnnaBridge 145:64910690c574 2782 * Refer to function @ref LL_ADC_SetSequencersScanMode().
AnnaBridge 145:64910690c574 2783 * @note Sequencer disabled is equivalent to sequencer of 1 rank:
AnnaBridge 145:64910690c574 2784 * ADC conversion on only 1 channel.
AnnaBridge 145:64910690c574 2785 * @rmtoll JSQR JL LL_ADC_INJ_GetSequencerLength
AnnaBridge 145:64910690c574 2786 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2787 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2788 * @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
AnnaBridge 145:64910690c574 2789 * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
AnnaBridge 145:64910690c574 2790 * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
AnnaBridge 145:64910690c574 2791 * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
AnnaBridge 145:64910690c574 2792 */
AnnaBridge 145:64910690c574 2793 __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2794 {
AnnaBridge 145:64910690c574 2795 return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JL));
AnnaBridge 145:64910690c574 2796 }
AnnaBridge 145:64910690c574 2797
AnnaBridge 145:64910690c574 2798 /**
AnnaBridge 145:64910690c574 2799 * @brief Set ADC group injected sequencer discontinuous mode:
AnnaBridge 145:64910690c574 2800 * sequence subdivided and scan conversions interrupted every selected
AnnaBridge 145:64910690c574 2801 * number of ranks.
AnnaBridge 145:64910690c574 2802 * @note It is not possible to enable both ADC group injected
AnnaBridge 145:64910690c574 2803 * auto-injected mode and sequencer discontinuous mode.
AnnaBridge 145:64910690c574 2804 * @rmtoll CR1 DISCEN LL_ADC_INJ_SetSequencerDiscont
AnnaBridge 145:64910690c574 2805 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2806 * @param SeqDiscont This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2807 * @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
AnnaBridge 145:64910690c574 2808 * @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
AnnaBridge 145:64910690c574 2809 * @retval None
AnnaBridge 145:64910690c574 2810 */
AnnaBridge 145:64910690c574 2811 __STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
AnnaBridge 145:64910690c574 2812 {
AnnaBridge 145:64910690c574 2813 MODIFY_REG(ADCx->CR1, ADC_CR1_JDISCEN, SeqDiscont);
AnnaBridge 145:64910690c574 2814 }
AnnaBridge 145:64910690c574 2815
AnnaBridge 145:64910690c574 2816 /**
AnnaBridge 145:64910690c574 2817 * @brief Get ADC group injected sequencer discontinuous mode:
AnnaBridge 145:64910690c574 2818 * sequence subdivided and scan conversions interrupted every selected
AnnaBridge 145:64910690c574 2819 * number of ranks.
AnnaBridge 145:64910690c574 2820 * @rmtoll CR1 DISCEN LL_ADC_REG_GetSequencerDiscont
AnnaBridge 145:64910690c574 2821 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2822 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2823 * @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
AnnaBridge 145:64910690c574 2824 * @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
AnnaBridge 145:64910690c574 2825 */
AnnaBridge 145:64910690c574 2826 __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2827 {
AnnaBridge 145:64910690c574 2828 return (uint32_t)(READ_BIT(ADCx->CR1, ADC_CR1_JDISCEN));
AnnaBridge 145:64910690c574 2829 }
AnnaBridge 145:64910690c574 2830
AnnaBridge 145:64910690c574 2831 /**
AnnaBridge 145:64910690c574 2832 * @brief Set ADC group injected sequence: channel on the selected
AnnaBridge 145:64910690c574 2833 * sequence rank.
AnnaBridge 145:64910690c574 2834 * @note Depending on devices and packages, some channels may not be available.
AnnaBridge 145:64910690c574 2835 * Refer to device datasheet for channels availability.
AnnaBridge 145:64910690c574 2836 * @note On this STM32 serie, to measure internal channels (VrefInt,
AnnaBridge 145:64910690c574 2837 * TempSensor, ...), measurement paths to internal channels must be
AnnaBridge 145:64910690c574 2838 * enabled separately.
AnnaBridge 145:64910690c574 2839 * This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
AnnaBridge 145:64910690c574 2840 * @rmtoll JSQR JSQ1 LL_ADC_INJ_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2841 * JSQR JSQ2 LL_ADC_INJ_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2842 * JSQR JSQ3 LL_ADC_INJ_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2843 * JSQR JSQ4 LL_ADC_INJ_SetSequencerRanks
AnnaBridge 145:64910690c574 2844 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2845 * @param Rank This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2846 * @arg @ref LL_ADC_INJ_RANK_1
AnnaBridge 145:64910690c574 2847 * @arg @ref LL_ADC_INJ_RANK_2
AnnaBridge 145:64910690c574 2848 * @arg @ref LL_ADC_INJ_RANK_3
AnnaBridge 145:64910690c574 2849 * @arg @ref LL_ADC_INJ_RANK_4
AnnaBridge 145:64910690c574 2850 * @param Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2851 * @arg @ref LL_ADC_CHANNEL_0
AnnaBridge 145:64910690c574 2852 * @arg @ref LL_ADC_CHANNEL_1
AnnaBridge 145:64910690c574 2853 * @arg @ref LL_ADC_CHANNEL_2
AnnaBridge 145:64910690c574 2854 * @arg @ref LL_ADC_CHANNEL_3
AnnaBridge 145:64910690c574 2855 * @arg @ref LL_ADC_CHANNEL_4
AnnaBridge 145:64910690c574 2856 * @arg @ref LL_ADC_CHANNEL_5
AnnaBridge 145:64910690c574 2857 * @arg @ref LL_ADC_CHANNEL_6
AnnaBridge 145:64910690c574 2858 * @arg @ref LL_ADC_CHANNEL_7
AnnaBridge 145:64910690c574 2859 * @arg @ref LL_ADC_CHANNEL_8
AnnaBridge 145:64910690c574 2860 * @arg @ref LL_ADC_CHANNEL_9
AnnaBridge 145:64910690c574 2861 * @arg @ref LL_ADC_CHANNEL_10
AnnaBridge 145:64910690c574 2862 * @arg @ref LL_ADC_CHANNEL_11
AnnaBridge 145:64910690c574 2863 * @arg @ref LL_ADC_CHANNEL_12
AnnaBridge 145:64910690c574 2864 * @arg @ref LL_ADC_CHANNEL_13
AnnaBridge 145:64910690c574 2865 * @arg @ref LL_ADC_CHANNEL_14
AnnaBridge 145:64910690c574 2866 * @arg @ref LL_ADC_CHANNEL_15
AnnaBridge 145:64910690c574 2867 * @arg @ref LL_ADC_CHANNEL_16
AnnaBridge 145:64910690c574 2868 * @arg @ref LL_ADC_CHANNEL_17
AnnaBridge 145:64910690c574 2869 * @arg @ref LL_ADC_CHANNEL_18
AnnaBridge 145:64910690c574 2870 * @arg @ref LL_ADC_CHANNEL_VREFINT (1)
AnnaBridge 145:64910690c574 2871 * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (1)
AnnaBridge 145:64910690c574 2872 * @arg @ref LL_ADC_CHANNEL_VBAT (1)
AnnaBridge 145:64910690c574 2873 *
AnnaBridge 145:64910690c574 2874 * (1) On STM32F2, parameter available only on ADC instance: ADC1.\n
AnnaBridge 145:64910690c574 2875 * @retval None
AnnaBridge 145:64910690c574 2876 */
AnnaBridge 145:64910690c574 2877 __STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
AnnaBridge 145:64910690c574 2878 {
AnnaBridge 145:64910690c574 2879 /* Set bits with content of parameter "Channel" with bits position */
AnnaBridge 145:64910690c574 2880 /* in register depending on parameter "Rank". */
AnnaBridge 145:64910690c574 2881 /* Parameters "Rank" and "Channel" are used with masks because containing */
AnnaBridge 145:64910690c574 2882 /* other bits reserved for other purpose. */
AnnaBridge 145:64910690c574 2883 register uint32_t tmpreg1 = (READ_BIT(ADCx->JSQR, ADC_JSQR_JL) >> ADC_JSQR_JL_Pos) + 1U;
AnnaBridge 145:64910690c574 2884
AnnaBridge 145:64910690c574 2885 MODIFY_REG(ADCx->JSQR,
AnnaBridge 145:64910690c574 2886 ADC_CHANNEL_ID_NUMBER_MASK << (5U * (uint8_t)(((Rank) + 3U) - (tmpreg1))),
AnnaBridge 145:64910690c574 2887 (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (5U * (uint8_t)(((Rank) + 3U) - (tmpreg1))));
AnnaBridge 145:64910690c574 2888 }
AnnaBridge 145:64910690c574 2889
AnnaBridge 145:64910690c574 2890 /**
AnnaBridge 145:64910690c574 2891 * @brief Get ADC group injected sequence: channel on the selected
AnnaBridge 145:64910690c574 2892 * sequence rank.
AnnaBridge 145:64910690c574 2893 * @note Depending on devices and packages, some channels may not be available.
AnnaBridge 145:64910690c574 2894 * Refer to device datasheet for channels availability.
AnnaBridge 145:64910690c574 2895 * @note Usage of the returned channel number:
AnnaBridge 145:64910690c574 2896 * - To reinject this channel into another function LL_ADC_xxx:
AnnaBridge 145:64910690c574 2897 * the returned channel number is only partly formatted on definition
AnnaBridge 145:64910690c574 2898 * of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
AnnaBridge 145:64910690c574 2899 * with parts of literals LL_ADC_CHANNEL_x or using
AnnaBridge 145:64910690c574 2900 * helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
AnnaBridge 145:64910690c574 2901 * Then the selected literal LL_ADC_CHANNEL_x can be used
AnnaBridge 145:64910690c574 2902 * as parameter for another function.
AnnaBridge 145:64910690c574 2903 * - To get the channel number in decimal format:
AnnaBridge 145:64910690c574 2904 * process the returned value with the helper macro
AnnaBridge 145:64910690c574 2905 * @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
AnnaBridge 145:64910690c574 2906 * @rmtoll JSQR JSQ1 LL_ADC_INJ_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2907 * JSQR JSQ2 LL_ADC_INJ_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2908 * JSQR JSQ3 LL_ADC_INJ_SetSequencerRanks\n
AnnaBridge 145:64910690c574 2909 * JSQR JSQ4 LL_ADC_INJ_SetSequencerRanks
AnnaBridge 145:64910690c574 2910 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2911 * @param Rank This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2912 * @arg @ref LL_ADC_INJ_RANK_1
AnnaBridge 145:64910690c574 2913 * @arg @ref LL_ADC_INJ_RANK_2
AnnaBridge 145:64910690c574 2914 * @arg @ref LL_ADC_INJ_RANK_3
AnnaBridge 145:64910690c574 2915 * @arg @ref LL_ADC_INJ_RANK_4
AnnaBridge 145:64910690c574 2916 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2917 * @arg @ref LL_ADC_CHANNEL_0
AnnaBridge 145:64910690c574 2918 * @arg @ref LL_ADC_CHANNEL_1
AnnaBridge 145:64910690c574 2919 * @arg @ref LL_ADC_CHANNEL_2
AnnaBridge 145:64910690c574 2920 * @arg @ref LL_ADC_CHANNEL_3
AnnaBridge 145:64910690c574 2921 * @arg @ref LL_ADC_CHANNEL_4
AnnaBridge 145:64910690c574 2922 * @arg @ref LL_ADC_CHANNEL_5
AnnaBridge 145:64910690c574 2923 * @arg @ref LL_ADC_CHANNEL_6
AnnaBridge 145:64910690c574 2924 * @arg @ref LL_ADC_CHANNEL_7
AnnaBridge 145:64910690c574 2925 * @arg @ref LL_ADC_CHANNEL_8
AnnaBridge 145:64910690c574 2926 * @arg @ref LL_ADC_CHANNEL_9
AnnaBridge 145:64910690c574 2927 * @arg @ref LL_ADC_CHANNEL_10
AnnaBridge 145:64910690c574 2928 * @arg @ref LL_ADC_CHANNEL_11
AnnaBridge 145:64910690c574 2929 * @arg @ref LL_ADC_CHANNEL_12
AnnaBridge 145:64910690c574 2930 * @arg @ref LL_ADC_CHANNEL_13
AnnaBridge 145:64910690c574 2931 * @arg @ref LL_ADC_CHANNEL_14
AnnaBridge 145:64910690c574 2932 * @arg @ref LL_ADC_CHANNEL_15
AnnaBridge 145:64910690c574 2933 * @arg @ref LL_ADC_CHANNEL_16
AnnaBridge 145:64910690c574 2934 * @arg @ref LL_ADC_CHANNEL_17
AnnaBridge 145:64910690c574 2935 * @arg @ref LL_ADC_CHANNEL_18
AnnaBridge 145:64910690c574 2936 * @arg @ref LL_ADC_CHANNEL_VREFINT (1)
AnnaBridge 145:64910690c574 2937 * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (1)
AnnaBridge 145:64910690c574 2938 * @arg @ref LL_ADC_CHANNEL_VBAT (1)
AnnaBridge 145:64910690c574 2939 *
AnnaBridge 145:64910690c574 2940 * (1) On STM32F2, parameter available only on ADC instance: ADC1.\n
AnnaBridge 145:64910690c574 2941 * (1) For ADC channel read back from ADC register,
AnnaBridge 145:64910690c574 2942 * comparison with internal channel parameter to be done
AnnaBridge 145:64910690c574 2943 * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
AnnaBridge 145:64910690c574 2944 */
AnnaBridge 145:64910690c574 2945 __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)
AnnaBridge 145:64910690c574 2946 {
AnnaBridge 145:64910690c574 2947 register uint32_t tmpreg1 = (READ_BIT(ADCx->JSQR, ADC_JSQR_JL) >> ADC_JSQR_JL_Pos) + 1U;
AnnaBridge 145:64910690c574 2948
AnnaBridge 145:64910690c574 2949 return (uint32_t)(READ_BIT(ADCx->JSQR,
AnnaBridge 145:64910690c574 2950 ADC_CHANNEL_ID_NUMBER_MASK << (5U * (uint8_t)(((Rank) + 3U) - (tmpreg1))))
AnnaBridge 145:64910690c574 2951 >> (5U * (uint8_t)(((Rank) + 3U) - (tmpreg1)))
AnnaBridge 145:64910690c574 2952 );
AnnaBridge 145:64910690c574 2953 }
AnnaBridge 145:64910690c574 2954
AnnaBridge 145:64910690c574 2955 /**
AnnaBridge 145:64910690c574 2956 * @brief Set ADC group injected conversion trigger:
AnnaBridge 145:64910690c574 2957 * independent or from ADC group regular.
AnnaBridge 145:64910690c574 2958 * @note This mode can be used to extend number of data registers
AnnaBridge 145:64910690c574 2959 * updated after one ADC conversion trigger and with data
AnnaBridge 145:64910690c574 2960 * permanently kept (not erased by successive conversions of scan of
AnnaBridge 145:64910690c574 2961 * ADC sequencer ranks), up to 5 data registers:
AnnaBridge 145:64910690c574 2962 * 1 data register on ADC group regular, 4 data registers
AnnaBridge 145:64910690c574 2963 * on ADC group injected.
AnnaBridge 145:64910690c574 2964 * @note If ADC group injected injected trigger source is set to an
AnnaBridge 145:64910690c574 2965 * external trigger, this feature must be must be set to
AnnaBridge 145:64910690c574 2966 * independent trigger.
AnnaBridge 145:64910690c574 2967 * ADC group injected automatic trigger is compliant only with
AnnaBridge 145:64910690c574 2968 * group injected trigger source set to SW start, without any
AnnaBridge 145:64910690c574 2969 * further action on ADC group injected conversion start or stop:
AnnaBridge 145:64910690c574 2970 * in this case, ADC group injected is controlled only
AnnaBridge 145:64910690c574 2971 * from ADC group regular.
AnnaBridge 145:64910690c574 2972 * @note It is not possible to enable both ADC group injected
AnnaBridge 145:64910690c574 2973 * auto-injected mode and sequencer discontinuous mode.
AnnaBridge 145:64910690c574 2974 * @rmtoll CR1 JAUTO LL_ADC_INJ_SetTrigAuto
AnnaBridge 145:64910690c574 2975 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2976 * @param TrigAuto This parameter can be one of the following values:
AnnaBridge 145:64910690c574 2977 * @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
AnnaBridge 145:64910690c574 2978 * @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
AnnaBridge 145:64910690c574 2979 * @retval None
AnnaBridge 145:64910690c574 2980 */
AnnaBridge 145:64910690c574 2981 __STATIC_INLINE void LL_ADC_INJ_SetTrigAuto(ADC_TypeDef *ADCx, uint32_t TrigAuto)
AnnaBridge 145:64910690c574 2982 {
AnnaBridge 145:64910690c574 2983 MODIFY_REG(ADCx->CR1, ADC_CR1_JAUTO, TrigAuto);
AnnaBridge 145:64910690c574 2984 }
AnnaBridge 145:64910690c574 2985
AnnaBridge 145:64910690c574 2986 /**
AnnaBridge 145:64910690c574 2987 * @brief Get ADC group injected conversion trigger:
AnnaBridge 145:64910690c574 2988 * independent or from ADC group regular.
AnnaBridge 145:64910690c574 2989 * @rmtoll CR1 JAUTO LL_ADC_INJ_GetTrigAuto
AnnaBridge 145:64910690c574 2990 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 2991 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 2992 * @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
AnnaBridge 145:64910690c574 2993 * @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
AnnaBridge 145:64910690c574 2994 */
AnnaBridge 145:64910690c574 2995 __STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 2996 {
AnnaBridge 145:64910690c574 2997 return (uint32_t)(READ_BIT(ADCx->CR1, ADC_CR1_JAUTO));
AnnaBridge 145:64910690c574 2998 }
AnnaBridge 145:64910690c574 2999
AnnaBridge 145:64910690c574 3000 /**
AnnaBridge 145:64910690c574 3001 * @brief Set ADC group injected offset.
AnnaBridge 145:64910690c574 3002 * @note It sets:
AnnaBridge 145:64910690c574 3003 * - ADC group injected rank to which the offset programmed
AnnaBridge 145:64910690c574 3004 * will be applied
AnnaBridge 145:64910690c574 3005 * - Offset level (offset to be subtracted from the raw
AnnaBridge 145:64910690c574 3006 * converted data).
AnnaBridge 145:64910690c574 3007 * Caution: Offset format is dependent to ADC resolution:
AnnaBridge 145:64910690c574 3008 * offset has to be left-aligned on bit 11, the LSB (right bits)
AnnaBridge 145:64910690c574 3009 * are set to 0.
AnnaBridge 145:64910690c574 3010 * @note Offset cannot be enabled or disabled.
AnnaBridge 145:64910690c574 3011 * To emulate offset disabled, set an offset value equal to 0.
AnnaBridge 145:64910690c574 3012 * @rmtoll JOFR1 JOFFSET1 LL_ADC_INJ_SetOffset\n
AnnaBridge 145:64910690c574 3013 * JOFR2 JOFFSET2 LL_ADC_INJ_SetOffset\n
AnnaBridge 145:64910690c574 3014 * JOFR3 JOFFSET3 LL_ADC_INJ_SetOffset\n
AnnaBridge 145:64910690c574 3015 * JOFR4 JOFFSET4 LL_ADC_INJ_SetOffset
AnnaBridge 145:64910690c574 3016 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3017 * @param Rank This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3018 * @arg @ref LL_ADC_INJ_RANK_1
AnnaBridge 145:64910690c574 3019 * @arg @ref LL_ADC_INJ_RANK_2
AnnaBridge 145:64910690c574 3020 * @arg @ref LL_ADC_INJ_RANK_3
AnnaBridge 145:64910690c574 3021 * @arg @ref LL_ADC_INJ_RANK_4
AnnaBridge 145:64910690c574 3022 * @param OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 3023 * @retval None
AnnaBridge 145:64910690c574 3024 */
AnnaBridge 145:64910690c574 3025 __STATIC_INLINE void LL_ADC_INJ_SetOffset(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t OffsetLevel)
AnnaBridge 145:64910690c574 3026 {
AnnaBridge 145:64910690c574 3027 register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JOFR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JOFRX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 3028
AnnaBridge 145:64910690c574 3029 MODIFY_REG(*preg,
AnnaBridge 145:64910690c574 3030 ADC_JOFR1_JOFFSET1,
AnnaBridge 145:64910690c574 3031 OffsetLevel);
AnnaBridge 145:64910690c574 3032 }
AnnaBridge 145:64910690c574 3033
AnnaBridge 145:64910690c574 3034 /**
AnnaBridge 145:64910690c574 3035 * @brief Get ADC group injected offset.
AnnaBridge 145:64910690c574 3036 * @note It gives offset level (offset to be subtracted from the raw converted data).
AnnaBridge 145:64910690c574 3037 * Caution: Offset format is dependent to ADC resolution:
AnnaBridge 145:64910690c574 3038 * offset has to be left-aligned on bit 11, the LSB (right bits)
AnnaBridge 145:64910690c574 3039 * are set to 0.
AnnaBridge 145:64910690c574 3040 * @rmtoll JOFR1 JOFFSET1 LL_ADC_INJ_GetOffset\n
AnnaBridge 145:64910690c574 3041 * JOFR2 JOFFSET2 LL_ADC_INJ_GetOffset\n
AnnaBridge 145:64910690c574 3042 * JOFR3 JOFFSET3 LL_ADC_INJ_GetOffset\n
AnnaBridge 145:64910690c574 3043 * JOFR4 JOFFSET4 LL_ADC_INJ_GetOffset
AnnaBridge 145:64910690c574 3044 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3045 * @param Rank This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3046 * @arg @ref LL_ADC_INJ_RANK_1
AnnaBridge 145:64910690c574 3047 * @arg @ref LL_ADC_INJ_RANK_2
AnnaBridge 145:64910690c574 3048 * @arg @ref LL_ADC_INJ_RANK_3
AnnaBridge 145:64910690c574 3049 * @arg @ref LL_ADC_INJ_RANK_4
AnnaBridge 145:64910690c574 3050 * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 3051 */
AnnaBridge 145:64910690c574 3052 __STATIC_INLINE uint32_t LL_ADC_INJ_GetOffset(ADC_TypeDef *ADCx, uint32_t Rank)
AnnaBridge 145:64910690c574 3053 {
AnnaBridge 145:64910690c574 3054 register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JOFR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JOFRX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 3055
AnnaBridge 145:64910690c574 3056 return (uint32_t)(READ_BIT(*preg,
AnnaBridge 145:64910690c574 3057 ADC_JOFR1_JOFFSET1)
AnnaBridge 145:64910690c574 3058 );
AnnaBridge 145:64910690c574 3059 }
AnnaBridge 145:64910690c574 3060
AnnaBridge 145:64910690c574 3061 /**
AnnaBridge 145:64910690c574 3062 * @}
AnnaBridge 145:64910690c574 3063 */
AnnaBridge 145:64910690c574 3064
AnnaBridge 145:64910690c574 3065 /** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels
AnnaBridge 145:64910690c574 3066 * @{
AnnaBridge 145:64910690c574 3067 */
AnnaBridge 145:64910690c574 3068
AnnaBridge 145:64910690c574 3069 /**
AnnaBridge 145:64910690c574 3070 * @brief Set sampling time of the selected ADC channel
AnnaBridge 145:64910690c574 3071 * Unit: ADC clock cycles.
AnnaBridge 145:64910690c574 3072 * @note On this device, sampling time is on channel scope: independently
AnnaBridge 145:64910690c574 3073 * of channel mapped on ADC group regular or injected.
AnnaBridge 145:64910690c574 3074 * @note In case of internal channel (VrefInt, TempSensor, ...) to be
AnnaBridge 145:64910690c574 3075 * converted:
AnnaBridge 145:64910690c574 3076 * sampling time constraints must be respected (sampling time can be
AnnaBridge 145:64910690c574 3077 * adjusted in function of ADC clock frequency and sampling time
AnnaBridge 145:64910690c574 3078 * setting).
AnnaBridge 145:64910690c574 3079 * Refer to device datasheet for timings values (parameters TS_vrefint,
AnnaBridge 145:64910690c574 3080 * TS_temp, ...).
AnnaBridge 145:64910690c574 3081 * @note Conversion time is the addition of sampling time and processing time.
AnnaBridge 145:64910690c574 3082 * Refer to reference manual for ADC processing time of
AnnaBridge 145:64910690c574 3083 * this STM32 serie.
AnnaBridge 145:64910690c574 3084 * @note In case of ADC conversion of internal channel (VrefInt,
AnnaBridge 145:64910690c574 3085 * temperature sensor, ...), a sampling time minimum value
AnnaBridge 145:64910690c574 3086 * is required.
AnnaBridge 145:64910690c574 3087 * Refer to device datasheet.
AnnaBridge 145:64910690c574 3088 * @rmtoll SMPR1 SMP18 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3089 * SMPR1 SMP17 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3090 * SMPR1 SMP16 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3091 * SMPR1 SMP15 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3092 * SMPR1 SMP14 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3093 * SMPR1 SMP13 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3094 * SMPR1 SMP12 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3095 * SMPR1 SMP11 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3096 * SMPR1 SMP10 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3097 * SMPR2 SMP9 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3098 * SMPR2 SMP8 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3099 * SMPR2 SMP7 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3100 * SMPR2 SMP6 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3101 * SMPR2 SMP5 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3102 * SMPR2 SMP4 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3103 * SMPR2 SMP3 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3104 * SMPR2 SMP2 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3105 * SMPR2 SMP1 LL_ADC_SetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3106 * SMPR2 SMP0 LL_ADC_SetChannelSamplingTime
AnnaBridge 145:64910690c574 3107 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3108 * @param Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3109 * @arg @ref LL_ADC_CHANNEL_0
AnnaBridge 145:64910690c574 3110 * @arg @ref LL_ADC_CHANNEL_1
AnnaBridge 145:64910690c574 3111 * @arg @ref LL_ADC_CHANNEL_2
AnnaBridge 145:64910690c574 3112 * @arg @ref LL_ADC_CHANNEL_3
AnnaBridge 145:64910690c574 3113 * @arg @ref LL_ADC_CHANNEL_4
AnnaBridge 145:64910690c574 3114 * @arg @ref LL_ADC_CHANNEL_5
AnnaBridge 145:64910690c574 3115 * @arg @ref LL_ADC_CHANNEL_6
AnnaBridge 145:64910690c574 3116 * @arg @ref LL_ADC_CHANNEL_7
AnnaBridge 145:64910690c574 3117 * @arg @ref LL_ADC_CHANNEL_8
AnnaBridge 145:64910690c574 3118 * @arg @ref LL_ADC_CHANNEL_9
AnnaBridge 145:64910690c574 3119 * @arg @ref LL_ADC_CHANNEL_10
AnnaBridge 145:64910690c574 3120 * @arg @ref LL_ADC_CHANNEL_11
AnnaBridge 145:64910690c574 3121 * @arg @ref LL_ADC_CHANNEL_12
AnnaBridge 145:64910690c574 3122 * @arg @ref LL_ADC_CHANNEL_13
AnnaBridge 145:64910690c574 3123 * @arg @ref LL_ADC_CHANNEL_14
AnnaBridge 145:64910690c574 3124 * @arg @ref LL_ADC_CHANNEL_15
AnnaBridge 145:64910690c574 3125 * @arg @ref LL_ADC_CHANNEL_16
AnnaBridge 145:64910690c574 3126 * @arg @ref LL_ADC_CHANNEL_17
AnnaBridge 145:64910690c574 3127 * @arg @ref LL_ADC_CHANNEL_18
AnnaBridge 145:64910690c574 3128 * @arg @ref LL_ADC_CHANNEL_VREFINT (1)
AnnaBridge 145:64910690c574 3129 * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (1)
AnnaBridge 145:64910690c574 3130 * @arg @ref LL_ADC_CHANNEL_VBAT (1)
AnnaBridge 145:64910690c574 3131 *
AnnaBridge 145:64910690c574 3132 * (1) On STM32F2, parameter available only on ADC instance: ADC1.\n
AnnaBridge 145:64910690c574 3133 * @param SamplingTime This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3134 * @arg @ref LL_ADC_SAMPLINGTIME_3CYCLES
AnnaBridge 145:64910690c574 3135 * @arg @ref LL_ADC_SAMPLINGTIME_15CYCLES
AnnaBridge 145:64910690c574 3136 * @arg @ref LL_ADC_SAMPLINGTIME_28CYCLES
AnnaBridge 145:64910690c574 3137 * @arg @ref LL_ADC_SAMPLINGTIME_56CYCLES
AnnaBridge 145:64910690c574 3138 * @arg @ref LL_ADC_SAMPLINGTIME_84CYCLES
AnnaBridge 145:64910690c574 3139 * @arg @ref LL_ADC_SAMPLINGTIME_112CYCLES
AnnaBridge 145:64910690c574 3140 * @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
AnnaBridge 145:64910690c574 3141 * @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
AnnaBridge 145:64910690c574 3142 * @retval None
AnnaBridge 145:64910690c574 3143 */
AnnaBridge 145:64910690c574 3144 __STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
AnnaBridge 145:64910690c574 3145 {
AnnaBridge 145:64910690c574 3146 /* Set bits with content of parameter "SamplingTime" with bits position */
AnnaBridge 145:64910690c574 3147 /* in register and register position depending on parameter "Channel". */
AnnaBridge 145:64910690c574 3148 /* Parameter "Channel" is used with masks because containing */
AnnaBridge 145:64910690c574 3149 /* other bits reserved for other purpose. */
AnnaBridge 145:64910690c574 3150 register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 3151
AnnaBridge 145:64910690c574 3152 MODIFY_REG(*preg,
AnnaBridge 145:64910690c574 3153 ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
AnnaBridge 145:64910690c574 3154 SamplingTime << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
AnnaBridge 145:64910690c574 3155 }
AnnaBridge 145:64910690c574 3156
AnnaBridge 145:64910690c574 3157 /**
AnnaBridge 145:64910690c574 3158 * @brief Get sampling time of the selected ADC channel
AnnaBridge 145:64910690c574 3159 * Unit: ADC clock cycles.
AnnaBridge 145:64910690c574 3160 * @note On this device, sampling time is on channel scope: independently
AnnaBridge 145:64910690c574 3161 * of channel mapped on ADC group regular or injected.
AnnaBridge 145:64910690c574 3162 * @note Conversion time is the addition of sampling time and processing time.
AnnaBridge 145:64910690c574 3163 * Refer to reference manual for ADC processing time of
AnnaBridge 145:64910690c574 3164 * this STM32 serie.
AnnaBridge 145:64910690c574 3165 * @rmtoll SMPR1 SMP18 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3166 * SMPR1 SMP17 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3167 * SMPR1 SMP16 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3168 * SMPR1 SMP15 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3169 * SMPR1 SMP14 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3170 * SMPR1 SMP13 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3171 * SMPR1 SMP12 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3172 * SMPR1 SMP11 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3173 * SMPR1 SMP10 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3174 * SMPR2 SMP9 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3175 * SMPR2 SMP8 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3176 * SMPR2 SMP7 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3177 * SMPR2 SMP6 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3178 * SMPR2 SMP5 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3179 * SMPR2 SMP4 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3180 * SMPR2 SMP3 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3181 * SMPR2 SMP2 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3182 * SMPR2 SMP1 LL_ADC_GetChannelSamplingTime\n
AnnaBridge 145:64910690c574 3183 * SMPR2 SMP0 LL_ADC_GetChannelSamplingTime
AnnaBridge 145:64910690c574 3184 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3185 * @param Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3186 * @arg @ref LL_ADC_CHANNEL_0
AnnaBridge 145:64910690c574 3187 * @arg @ref LL_ADC_CHANNEL_1
AnnaBridge 145:64910690c574 3188 * @arg @ref LL_ADC_CHANNEL_2
AnnaBridge 145:64910690c574 3189 * @arg @ref LL_ADC_CHANNEL_3
AnnaBridge 145:64910690c574 3190 * @arg @ref LL_ADC_CHANNEL_4
AnnaBridge 145:64910690c574 3191 * @arg @ref LL_ADC_CHANNEL_5
AnnaBridge 145:64910690c574 3192 * @arg @ref LL_ADC_CHANNEL_6
AnnaBridge 145:64910690c574 3193 * @arg @ref LL_ADC_CHANNEL_7
AnnaBridge 145:64910690c574 3194 * @arg @ref LL_ADC_CHANNEL_8
AnnaBridge 145:64910690c574 3195 * @arg @ref LL_ADC_CHANNEL_9
AnnaBridge 145:64910690c574 3196 * @arg @ref LL_ADC_CHANNEL_10
AnnaBridge 145:64910690c574 3197 * @arg @ref LL_ADC_CHANNEL_11
AnnaBridge 145:64910690c574 3198 * @arg @ref LL_ADC_CHANNEL_12
AnnaBridge 145:64910690c574 3199 * @arg @ref LL_ADC_CHANNEL_13
AnnaBridge 145:64910690c574 3200 * @arg @ref LL_ADC_CHANNEL_14
AnnaBridge 145:64910690c574 3201 * @arg @ref LL_ADC_CHANNEL_15
AnnaBridge 145:64910690c574 3202 * @arg @ref LL_ADC_CHANNEL_16
AnnaBridge 145:64910690c574 3203 * @arg @ref LL_ADC_CHANNEL_17
AnnaBridge 145:64910690c574 3204 * @arg @ref LL_ADC_CHANNEL_18
AnnaBridge 145:64910690c574 3205 * @arg @ref LL_ADC_CHANNEL_VREFINT (1)
AnnaBridge 145:64910690c574 3206 * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (1)
AnnaBridge 145:64910690c574 3207 * @arg @ref LL_ADC_CHANNEL_VBAT (1)
AnnaBridge 145:64910690c574 3208 *
AnnaBridge 145:64910690c574 3209 * (1) On STM32F2, parameter available only on ADC instance: ADC1.\n
AnnaBridge 145:64910690c574 3210 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 3211 * @arg @ref LL_ADC_SAMPLINGTIME_3CYCLES
AnnaBridge 145:64910690c574 3212 * @arg @ref LL_ADC_SAMPLINGTIME_15CYCLES
AnnaBridge 145:64910690c574 3213 * @arg @ref LL_ADC_SAMPLINGTIME_28CYCLES
AnnaBridge 145:64910690c574 3214 * @arg @ref LL_ADC_SAMPLINGTIME_56CYCLES
AnnaBridge 145:64910690c574 3215 * @arg @ref LL_ADC_SAMPLINGTIME_84CYCLES
AnnaBridge 145:64910690c574 3216 * @arg @ref LL_ADC_SAMPLINGTIME_112CYCLES
AnnaBridge 145:64910690c574 3217 * @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
AnnaBridge 145:64910690c574 3218 * @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
AnnaBridge 145:64910690c574 3219 */
AnnaBridge 145:64910690c574 3220 __STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel)
AnnaBridge 145:64910690c574 3221 {
AnnaBridge 145:64910690c574 3222 register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 3223
AnnaBridge 145:64910690c574 3224 return (uint32_t)(READ_BIT(*preg,
AnnaBridge 145:64910690c574 3225 ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK))
AnnaBridge 145:64910690c574 3226 >> __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK)
AnnaBridge 145:64910690c574 3227 );
AnnaBridge 145:64910690c574 3228 }
AnnaBridge 145:64910690c574 3229
AnnaBridge 145:64910690c574 3230 /**
AnnaBridge 145:64910690c574 3231 * @}
AnnaBridge 145:64910690c574 3232 */
AnnaBridge 145:64910690c574 3233
AnnaBridge 145:64910690c574 3234 /** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: analog watchdog
AnnaBridge 145:64910690c574 3235 * @{
AnnaBridge 145:64910690c574 3236 */
AnnaBridge 145:64910690c574 3237
AnnaBridge 145:64910690c574 3238 /**
AnnaBridge 145:64910690c574 3239 * @brief Set ADC analog watchdog monitored channels:
AnnaBridge 145:64910690c574 3240 * a single channel or all channels,
AnnaBridge 145:64910690c574 3241 * on ADC groups regular and-or injected.
AnnaBridge 145:64910690c574 3242 * @note Once monitored channels are selected, analog watchdog
AnnaBridge 145:64910690c574 3243 * is enabled.
AnnaBridge 145:64910690c574 3244 * @note In case of need to define a single channel to monitor
AnnaBridge 145:64910690c574 3245 * with analog watchdog from sequencer channel definition,
AnnaBridge 145:64910690c574 3246 * use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP().
AnnaBridge 145:64910690c574 3247 * @note On this STM32 serie, there is only 1 kind of analog watchdog
AnnaBridge 145:64910690c574 3248 * instance:
AnnaBridge 145:64910690c574 3249 * - AWD standard (instance AWD1):
AnnaBridge 145:64910690c574 3250 * - channels monitored: can monitor 1 channel or all channels.
AnnaBridge 145:64910690c574 3251 * - groups monitored: ADC groups regular and-or injected.
AnnaBridge 145:64910690c574 3252 * - resolution: resolution is not limited (corresponds to
AnnaBridge 145:64910690c574 3253 * ADC resolution configured).
AnnaBridge 145:64910690c574 3254 * @rmtoll CR1 AWD1CH LL_ADC_SetAnalogWDMonitChannels\n
AnnaBridge 145:64910690c574 3255 * CR1 AWD1SGL LL_ADC_SetAnalogWDMonitChannels\n
AnnaBridge 145:64910690c574 3256 * CR1 AWD1EN LL_ADC_SetAnalogWDMonitChannels
AnnaBridge 145:64910690c574 3257 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3258 * @param AWDChannelGroup This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3259 * @arg @ref LL_ADC_AWD_DISABLE
AnnaBridge 145:64910690c574 3260 * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG
AnnaBridge 145:64910690c574 3261 * @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ
AnnaBridge 145:64910690c574 3262 * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
AnnaBridge 145:64910690c574 3263 * @arg @ref LL_ADC_AWD_CHANNEL_0_REG
AnnaBridge 145:64910690c574 3264 * @arg @ref LL_ADC_AWD_CHANNEL_0_INJ
AnnaBridge 145:64910690c574 3265 * @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
AnnaBridge 145:64910690c574 3266 * @arg @ref LL_ADC_AWD_CHANNEL_1_REG
AnnaBridge 145:64910690c574 3267 * @arg @ref LL_ADC_AWD_CHANNEL_1_INJ
AnnaBridge 145:64910690c574 3268 * @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
AnnaBridge 145:64910690c574 3269 * @arg @ref LL_ADC_AWD_CHANNEL_2_REG
AnnaBridge 145:64910690c574 3270 * @arg @ref LL_ADC_AWD_CHANNEL_2_INJ
AnnaBridge 145:64910690c574 3271 * @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
AnnaBridge 145:64910690c574 3272 * @arg @ref LL_ADC_AWD_CHANNEL_3_REG
AnnaBridge 145:64910690c574 3273 * @arg @ref LL_ADC_AWD_CHANNEL_3_INJ
AnnaBridge 145:64910690c574 3274 * @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
AnnaBridge 145:64910690c574 3275 * @arg @ref LL_ADC_AWD_CHANNEL_4_REG
AnnaBridge 145:64910690c574 3276 * @arg @ref LL_ADC_AWD_CHANNEL_4_INJ
AnnaBridge 145:64910690c574 3277 * @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
AnnaBridge 145:64910690c574 3278 * @arg @ref LL_ADC_AWD_CHANNEL_5_REG
AnnaBridge 145:64910690c574 3279 * @arg @ref LL_ADC_AWD_CHANNEL_5_INJ
AnnaBridge 145:64910690c574 3280 * @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
AnnaBridge 145:64910690c574 3281 * @arg @ref LL_ADC_AWD_CHANNEL_6_REG
AnnaBridge 145:64910690c574 3282 * @arg @ref LL_ADC_AWD_CHANNEL_6_INJ
AnnaBridge 145:64910690c574 3283 * @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
AnnaBridge 145:64910690c574 3284 * @arg @ref LL_ADC_AWD_CHANNEL_7_REG
AnnaBridge 145:64910690c574 3285 * @arg @ref LL_ADC_AWD_CHANNEL_7_INJ
AnnaBridge 145:64910690c574 3286 * @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
AnnaBridge 145:64910690c574 3287 * @arg @ref LL_ADC_AWD_CHANNEL_8_REG
AnnaBridge 145:64910690c574 3288 * @arg @ref LL_ADC_AWD_CHANNEL_8_INJ
AnnaBridge 145:64910690c574 3289 * @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
AnnaBridge 145:64910690c574 3290 * @arg @ref LL_ADC_AWD_CHANNEL_9_REG
AnnaBridge 145:64910690c574 3291 * @arg @ref LL_ADC_AWD_CHANNEL_9_INJ
AnnaBridge 145:64910690c574 3292 * @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
AnnaBridge 145:64910690c574 3293 * @arg @ref LL_ADC_AWD_CHANNEL_10_REG
AnnaBridge 145:64910690c574 3294 * @arg @ref LL_ADC_AWD_CHANNEL_10_INJ
AnnaBridge 145:64910690c574 3295 * @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
AnnaBridge 145:64910690c574 3296 * @arg @ref LL_ADC_AWD_CHANNEL_11_REG
AnnaBridge 145:64910690c574 3297 * @arg @ref LL_ADC_AWD_CHANNEL_11_INJ
AnnaBridge 145:64910690c574 3298 * @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
AnnaBridge 145:64910690c574 3299 * @arg @ref LL_ADC_AWD_CHANNEL_12_REG
AnnaBridge 145:64910690c574 3300 * @arg @ref LL_ADC_AWD_CHANNEL_12_INJ
AnnaBridge 145:64910690c574 3301 * @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
AnnaBridge 145:64910690c574 3302 * @arg @ref LL_ADC_AWD_CHANNEL_13_REG
AnnaBridge 145:64910690c574 3303 * @arg @ref LL_ADC_AWD_CHANNEL_13_INJ
AnnaBridge 145:64910690c574 3304 * @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
AnnaBridge 145:64910690c574 3305 * @arg @ref LL_ADC_AWD_CHANNEL_14_REG
AnnaBridge 145:64910690c574 3306 * @arg @ref LL_ADC_AWD_CHANNEL_14_INJ
AnnaBridge 145:64910690c574 3307 * @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
AnnaBridge 145:64910690c574 3308 * @arg @ref LL_ADC_AWD_CHANNEL_15_REG
AnnaBridge 145:64910690c574 3309 * @arg @ref LL_ADC_AWD_CHANNEL_15_INJ
AnnaBridge 145:64910690c574 3310 * @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
AnnaBridge 145:64910690c574 3311 * @arg @ref LL_ADC_AWD_CHANNEL_16_REG
AnnaBridge 145:64910690c574 3312 * @arg @ref LL_ADC_AWD_CHANNEL_16_INJ
AnnaBridge 145:64910690c574 3313 * @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
AnnaBridge 145:64910690c574 3314 * @arg @ref LL_ADC_AWD_CHANNEL_17_REG
AnnaBridge 145:64910690c574 3315 * @arg @ref LL_ADC_AWD_CHANNEL_17_INJ
AnnaBridge 145:64910690c574 3316 * @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
AnnaBridge 145:64910690c574 3317 * @arg @ref LL_ADC_AWD_CHANNEL_18_REG
AnnaBridge 145:64910690c574 3318 * @arg @ref LL_ADC_AWD_CHANNEL_18_INJ
AnnaBridge 145:64910690c574 3319 * @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
AnnaBridge 145:64910690c574 3320 * @arg @ref LL_ADC_AWD_CH_VREFINT_REG (1)
AnnaBridge 145:64910690c574 3321 * @arg @ref LL_ADC_AWD_CH_VREFINT_INJ (1)
AnnaBridge 145:64910690c574 3322 * @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ (1)
AnnaBridge 145:64910690c574 3323 * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG (1)
AnnaBridge 145:64910690c574 3324 * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ (1)
AnnaBridge 145:64910690c574 3325 * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ (1)
AnnaBridge 145:64910690c574 3326 * @arg @ref LL_ADC_AWD_CH_VBAT_REG (1)
AnnaBridge 145:64910690c574 3327 * @arg @ref LL_ADC_AWD_CH_VBAT_INJ (1)
AnnaBridge 145:64910690c574 3328 * @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ (1)
AnnaBridge 145:64910690c574 3329 *
AnnaBridge 145:64910690c574 3330 * (1) On STM32F2, parameter available only on ADC instance: ADC1.\n
AnnaBridge 145:64910690c574 3331 * @retval None
AnnaBridge 145:64910690c574 3332 */
AnnaBridge 145:64910690c574 3333 __STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDChannelGroup)
AnnaBridge 145:64910690c574 3334 {
AnnaBridge 145:64910690c574 3335 MODIFY_REG(ADCx->CR1,
AnnaBridge 145:64910690c574 3336 (ADC_CR1_AWDEN | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL | ADC_CR1_AWDCH),
AnnaBridge 145:64910690c574 3337 AWDChannelGroup);
AnnaBridge 145:64910690c574 3338 }
AnnaBridge 145:64910690c574 3339
AnnaBridge 145:64910690c574 3340 /**
AnnaBridge 145:64910690c574 3341 * @brief Get ADC analog watchdog monitored channel.
AnnaBridge 145:64910690c574 3342 * @note Usage of the returned channel number:
AnnaBridge 145:64910690c574 3343 * - To reinject this channel into another function LL_ADC_xxx:
AnnaBridge 145:64910690c574 3344 * the returned channel number is only partly formatted on definition
AnnaBridge 145:64910690c574 3345 * of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
AnnaBridge 145:64910690c574 3346 * with parts of literals LL_ADC_CHANNEL_x or using
AnnaBridge 145:64910690c574 3347 * helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
AnnaBridge 145:64910690c574 3348 * Then the selected literal LL_ADC_CHANNEL_x can be used
AnnaBridge 145:64910690c574 3349 * as parameter for another function.
AnnaBridge 145:64910690c574 3350 * - To get the channel number in decimal format:
AnnaBridge 145:64910690c574 3351 * process the returned value with the helper macro
AnnaBridge 145:64910690c574 3352 * @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
AnnaBridge 145:64910690c574 3353 * Applicable only when the analog watchdog is set to monitor
AnnaBridge 145:64910690c574 3354 * one channel.
AnnaBridge 145:64910690c574 3355 * @note On this STM32 serie, there is only 1 kind of analog watchdog
AnnaBridge 145:64910690c574 3356 * instance:
AnnaBridge 145:64910690c574 3357 * - AWD standard (instance AWD1):
AnnaBridge 145:64910690c574 3358 * - channels monitored: can monitor 1 channel or all channels.
AnnaBridge 145:64910690c574 3359 * - groups monitored: ADC groups regular and-or injected.
AnnaBridge 145:64910690c574 3360 * - resolution: resolution is not limited (corresponds to
AnnaBridge 145:64910690c574 3361 * ADC resolution configured).
AnnaBridge 145:64910690c574 3362 * @rmtoll CR1 AWD1CH LL_ADC_GetAnalogWDMonitChannels\n
AnnaBridge 145:64910690c574 3363 * CR1 AWD1SGL LL_ADC_GetAnalogWDMonitChannels\n
AnnaBridge 145:64910690c574 3364 * CR1 AWD1EN LL_ADC_GetAnalogWDMonitChannels
AnnaBridge 145:64910690c574 3365 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3366 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 3367 * @arg @ref LL_ADC_AWD_DISABLE
AnnaBridge 145:64910690c574 3368 * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG
AnnaBridge 145:64910690c574 3369 * @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ
AnnaBridge 145:64910690c574 3370 * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
AnnaBridge 145:64910690c574 3371 * @arg @ref LL_ADC_AWD_CHANNEL_0_REG
AnnaBridge 145:64910690c574 3372 * @arg @ref LL_ADC_AWD_CHANNEL_0_INJ
AnnaBridge 145:64910690c574 3373 * @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
AnnaBridge 145:64910690c574 3374 * @arg @ref LL_ADC_AWD_CHANNEL_1_REG
AnnaBridge 145:64910690c574 3375 * @arg @ref LL_ADC_AWD_CHANNEL_1_INJ
AnnaBridge 145:64910690c574 3376 * @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
AnnaBridge 145:64910690c574 3377 * @arg @ref LL_ADC_AWD_CHANNEL_2_REG
AnnaBridge 145:64910690c574 3378 * @arg @ref LL_ADC_AWD_CHANNEL_2_INJ
AnnaBridge 145:64910690c574 3379 * @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
AnnaBridge 145:64910690c574 3380 * @arg @ref LL_ADC_AWD_CHANNEL_3_REG
AnnaBridge 145:64910690c574 3381 * @arg @ref LL_ADC_AWD_CHANNEL_3_INJ
AnnaBridge 145:64910690c574 3382 * @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
AnnaBridge 145:64910690c574 3383 * @arg @ref LL_ADC_AWD_CHANNEL_4_REG
AnnaBridge 145:64910690c574 3384 * @arg @ref LL_ADC_AWD_CHANNEL_4_INJ
AnnaBridge 145:64910690c574 3385 * @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
AnnaBridge 145:64910690c574 3386 * @arg @ref LL_ADC_AWD_CHANNEL_5_REG
AnnaBridge 145:64910690c574 3387 * @arg @ref LL_ADC_AWD_CHANNEL_5_INJ
AnnaBridge 145:64910690c574 3388 * @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
AnnaBridge 145:64910690c574 3389 * @arg @ref LL_ADC_AWD_CHANNEL_6_REG
AnnaBridge 145:64910690c574 3390 * @arg @ref LL_ADC_AWD_CHANNEL_6_INJ
AnnaBridge 145:64910690c574 3391 * @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
AnnaBridge 145:64910690c574 3392 * @arg @ref LL_ADC_AWD_CHANNEL_7_REG
AnnaBridge 145:64910690c574 3393 * @arg @ref LL_ADC_AWD_CHANNEL_7_INJ
AnnaBridge 145:64910690c574 3394 * @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
AnnaBridge 145:64910690c574 3395 * @arg @ref LL_ADC_AWD_CHANNEL_8_REG
AnnaBridge 145:64910690c574 3396 * @arg @ref LL_ADC_AWD_CHANNEL_8_INJ
AnnaBridge 145:64910690c574 3397 * @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
AnnaBridge 145:64910690c574 3398 * @arg @ref LL_ADC_AWD_CHANNEL_9_REG
AnnaBridge 145:64910690c574 3399 * @arg @ref LL_ADC_AWD_CHANNEL_9_INJ
AnnaBridge 145:64910690c574 3400 * @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
AnnaBridge 145:64910690c574 3401 * @arg @ref LL_ADC_AWD_CHANNEL_10_REG
AnnaBridge 145:64910690c574 3402 * @arg @ref LL_ADC_AWD_CHANNEL_10_INJ
AnnaBridge 145:64910690c574 3403 * @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
AnnaBridge 145:64910690c574 3404 * @arg @ref LL_ADC_AWD_CHANNEL_11_REG
AnnaBridge 145:64910690c574 3405 * @arg @ref LL_ADC_AWD_CHANNEL_11_INJ
AnnaBridge 145:64910690c574 3406 * @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
AnnaBridge 145:64910690c574 3407 * @arg @ref LL_ADC_AWD_CHANNEL_12_REG
AnnaBridge 145:64910690c574 3408 * @arg @ref LL_ADC_AWD_CHANNEL_12_INJ
AnnaBridge 145:64910690c574 3409 * @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
AnnaBridge 145:64910690c574 3410 * @arg @ref LL_ADC_AWD_CHANNEL_13_REG
AnnaBridge 145:64910690c574 3411 * @arg @ref LL_ADC_AWD_CHANNEL_13_INJ
AnnaBridge 145:64910690c574 3412 * @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
AnnaBridge 145:64910690c574 3413 * @arg @ref LL_ADC_AWD_CHANNEL_14_REG
AnnaBridge 145:64910690c574 3414 * @arg @ref LL_ADC_AWD_CHANNEL_14_INJ
AnnaBridge 145:64910690c574 3415 * @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
AnnaBridge 145:64910690c574 3416 * @arg @ref LL_ADC_AWD_CHANNEL_15_REG
AnnaBridge 145:64910690c574 3417 * @arg @ref LL_ADC_AWD_CHANNEL_15_INJ
AnnaBridge 145:64910690c574 3418 * @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
AnnaBridge 145:64910690c574 3419 * @arg @ref LL_ADC_AWD_CHANNEL_16_REG
AnnaBridge 145:64910690c574 3420 * @arg @ref LL_ADC_AWD_CHANNEL_16_INJ
AnnaBridge 145:64910690c574 3421 * @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
AnnaBridge 145:64910690c574 3422 * @arg @ref LL_ADC_AWD_CHANNEL_17_REG
AnnaBridge 145:64910690c574 3423 * @arg @ref LL_ADC_AWD_CHANNEL_17_INJ
AnnaBridge 145:64910690c574 3424 * @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
AnnaBridge 145:64910690c574 3425 * @arg @ref LL_ADC_AWD_CHANNEL_18_REG
AnnaBridge 145:64910690c574 3426 * @arg @ref LL_ADC_AWD_CHANNEL_18_INJ
AnnaBridge 145:64910690c574 3427 * @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
AnnaBridge 145:64910690c574 3428 */
AnnaBridge 145:64910690c574 3429 __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 3430 {
AnnaBridge 145:64910690c574 3431 return (uint32_t)(READ_BIT(ADCx->CR1, (ADC_CR1_AWDEN | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL | ADC_CR1_AWDCH)));
AnnaBridge 145:64910690c574 3432 }
AnnaBridge 145:64910690c574 3433
AnnaBridge 145:64910690c574 3434 /**
AnnaBridge 145:64910690c574 3435 * @brief Set ADC analog watchdog threshold value of threshold
AnnaBridge 145:64910690c574 3436 * high or low.
AnnaBridge 145:64910690c574 3437 * @note In case of ADC resolution different of 12 bits,
AnnaBridge 145:64910690c574 3438 * analog watchdog thresholds data require a specific shift.
AnnaBridge 145:64910690c574 3439 * Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
AnnaBridge 145:64910690c574 3440 * @note On this STM32 serie, there is only 1 kind of analog watchdog
AnnaBridge 145:64910690c574 3441 * instance:
AnnaBridge 145:64910690c574 3442 * - AWD standard (instance AWD1):
AnnaBridge 145:64910690c574 3443 * - channels monitored: can monitor 1 channel or all channels.
AnnaBridge 145:64910690c574 3444 * - groups monitored: ADC groups regular and-or injected.
AnnaBridge 145:64910690c574 3445 * - resolution: resolution is not limited (corresponds to
AnnaBridge 145:64910690c574 3446 * ADC resolution configured).
AnnaBridge 145:64910690c574 3447 * @rmtoll HTR HT LL_ADC_SetAnalogWDThresholds\n
AnnaBridge 145:64910690c574 3448 * LTR LT LL_ADC_SetAnalogWDThresholds
AnnaBridge 145:64910690c574 3449 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3450 * @param AWDThresholdsHighLow This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3451 * @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
AnnaBridge 145:64910690c574 3452 * @arg @ref LL_ADC_AWD_THRESHOLD_LOW
AnnaBridge 145:64910690c574 3453 * @param AWDThresholdValue: Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 3454 * @retval None
AnnaBridge 145:64910690c574 3455 */
AnnaBridge 145:64910690c574 3456 __STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)
AnnaBridge 145:64910690c574 3457 {
AnnaBridge 145:64910690c574 3458 register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->HTR, AWDThresholdsHighLow);
AnnaBridge 145:64910690c574 3459
AnnaBridge 145:64910690c574 3460 MODIFY_REG(*preg,
AnnaBridge 145:64910690c574 3461 ADC_HTR_HT,
AnnaBridge 145:64910690c574 3462 AWDThresholdValue);
AnnaBridge 145:64910690c574 3463 }
AnnaBridge 145:64910690c574 3464
AnnaBridge 145:64910690c574 3465 /**
AnnaBridge 145:64910690c574 3466 * @brief Get ADC analog watchdog threshold value of threshold high or
AnnaBridge 145:64910690c574 3467 * threshold low.
AnnaBridge 145:64910690c574 3468 * @note In case of ADC resolution different of 12 bits,
AnnaBridge 145:64910690c574 3469 * analog watchdog thresholds data require a specific shift.
AnnaBridge 145:64910690c574 3470 * Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION().
AnnaBridge 145:64910690c574 3471 * @rmtoll HTR HT LL_ADC_GetAnalogWDThresholds\n
AnnaBridge 145:64910690c574 3472 * LTR LT LL_ADC_GetAnalogWDThresholds
AnnaBridge 145:64910690c574 3473 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3474 * @param AWDThresholdsHighLow This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3475 * @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
AnnaBridge 145:64910690c574 3476 * @arg @ref LL_ADC_AWD_THRESHOLD_LOW
AnnaBridge 145:64910690c574 3477 * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 3478 */
AnnaBridge 145:64910690c574 3479 __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow)
AnnaBridge 145:64910690c574 3480 {
AnnaBridge 145:64910690c574 3481 register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->HTR, AWDThresholdsHighLow);
AnnaBridge 145:64910690c574 3482
AnnaBridge 145:64910690c574 3483 return (uint32_t)(READ_BIT(*preg, ADC_HTR_HT));
AnnaBridge 145:64910690c574 3484 }
AnnaBridge 145:64910690c574 3485
AnnaBridge 145:64910690c574 3486 /**
AnnaBridge 145:64910690c574 3487 * @}
AnnaBridge 145:64910690c574 3488 */
AnnaBridge 145:64910690c574 3489
AnnaBridge 145:64910690c574 3490 /** @defgroup ADC_LL_EF_Configuration_ADC_Multimode Configuration of ADC hierarchical scope: multimode
AnnaBridge 145:64910690c574 3491 * @{
AnnaBridge 145:64910690c574 3492 */
AnnaBridge 145:64910690c574 3493
AnnaBridge 145:64910690c574 3494 /**
AnnaBridge 145:64910690c574 3495 * @brief Set ADC multimode configuration to operate in independent mode
AnnaBridge 145:64910690c574 3496 * or multimode (for devices with several ADC instances).
AnnaBridge 145:64910690c574 3497 * @note If multimode configuration: the selected ADC instance is
AnnaBridge 145:64910690c574 3498 * either master or slave depending on hardware.
AnnaBridge 145:64910690c574 3499 * Refer to reference manual.
AnnaBridge 145:64910690c574 3500 * @rmtoll CCR MULTI LL_ADC_SetMultimode
AnnaBridge 145:64910690c574 3501 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 3502 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 3503 * @param Multimode This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3504 * @arg @ref LL_ADC_MULTI_INDEPENDENT
AnnaBridge 145:64910690c574 3505 * @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
AnnaBridge 145:64910690c574 3506 * @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
AnnaBridge 145:64910690c574 3507 * @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
AnnaBridge 145:64910690c574 3508 * @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
AnnaBridge 145:64910690c574 3509 * @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
AnnaBridge 145:64910690c574 3510 * @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
AnnaBridge 145:64910690c574 3511 * @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
AnnaBridge 145:64910690c574 3512 * @arg @ref LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_SIM
AnnaBridge 145:64910690c574 3513 * @arg @ref LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_ALT
AnnaBridge 145:64910690c574 3514 * @arg @ref LL_ADC_MULTI_TRIPLE_INJ_SIMULT
AnnaBridge 145:64910690c574 3515 * @arg @ref LL_ADC_MULTI_TRIPLE_REG_SIMULT
AnnaBridge 145:64910690c574 3516 * @arg @ref LL_ADC_MULTI_TRIPLE_REG_INTERL
AnnaBridge 145:64910690c574 3517 * @arg @ref LL_ADC_MULTI_TRIPLE_INJ_ALTERN
AnnaBridge 145:64910690c574 3518 * @retval None
AnnaBridge 145:64910690c574 3519 */
AnnaBridge 145:64910690c574 3520 __STATIC_INLINE void LL_ADC_SetMultimode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)
AnnaBridge 145:64910690c574 3521 {
AnnaBridge 145:64910690c574 3522 MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_MULTI, Multimode);
AnnaBridge 145:64910690c574 3523 }
AnnaBridge 145:64910690c574 3524
AnnaBridge 145:64910690c574 3525 /**
AnnaBridge 145:64910690c574 3526 * @brief Get ADC multimode configuration to operate in independent mode
AnnaBridge 145:64910690c574 3527 * or multimode (for devices with several ADC instances).
AnnaBridge 145:64910690c574 3528 * @note If multimode configuration: the selected ADC instance is
AnnaBridge 145:64910690c574 3529 * either master or slave depending on hardware.
AnnaBridge 145:64910690c574 3530 * Refer to reference manual.
AnnaBridge 145:64910690c574 3531 * @rmtoll CCR MULTI LL_ADC_GetMultimode
AnnaBridge 145:64910690c574 3532 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 3533 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 3534 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 3535 * @arg @ref LL_ADC_MULTI_INDEPENDENT
AnnaBridge 145:64910690c574 3536 * @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
AnnaBridge 145:64910690c574 3537 * @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
AnnaBridge 145:64910690c574 3538 * @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
AnnaBridge 145:64910690c574 3539 * @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
AnnaBridge 145:64910690c574 3540 * @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
AnnaBridge 145:64910690c574 3541 * @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
AnnaBridge 145:64910690c574 3542 * @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
AnnaBridge 145:64910690c574 3543 * @arg @ref LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_SIM
AnnaBridge 145:64910690c574 3544 * @arg @ref LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_ALT
AnnaBridge 145:64910690c574 3545 * @arg @ref LL_ADC_MULTI_TRIPLE_INJ_SIMULT
AnnaBridge 145:64910690c574 3546 * @arg @ref LL_ADC_MULTI_TRIPLE_REG_SIMULT
AnnaBridge 145:64910690c574 3547 * @arg @ref LL_ADC_MULTI_TRIPLE_REG_INTERL
AnnaBridge 145:64910690c574 3548 * @arg @ref LL_ADC_MULTI_TRIPLE_INJ_ALTERN
AnnaBridge 145:64910690c574 3549 */
AnnaBridge 145:64910690c574 3550 __STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 3551 {
AnnaBridge 145:64910690c574 3552 return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MULTI));
AnnaBridge 145:64910690c574 3553 }
AnnaBridge 145:64910690c574 3554
AnnaBridge 145:64910690c574 3555 /**
AnnaBridge 145:64910690c574 3556 * @brief Set ADC multimode conversion data transfer: no transfer
AnnaBridge 145:64910690c574 3557 * or transfer by DMA.
AnnaBridge 145:64910690c574 3558 * @note If ADC multimode transfer by DMA is not selected:
AnnaBridge 145:64910690c574 3559 * each ADC uses its own DMA channel, with its individual
AnnaBridge 145:64910690c574 3560 * DMA transfer settings.
AnnaBridge 145:64910690c574 3561 * If ADC multimode transfer by DMA is selected:
AnnaBridge 145:64910690c574 3562 * One DMA channel is used for both ADC (DMA of ADC master)
AnnaBridge 145:64910690c574 3563 * Specifies the DMA requests mode:
AnnaBridge 145:64910690c574 3564 * - Limited mode (One shot mode): DMA transfer requests are stopped
AnnaBridge 145:64910690c574 3565 * when number of DMA data transfers (number of
AnnaBridge 145:64910690c574 3566 * ADC conversions) is reached.
AnnaBridge 145:64910690c574 3567 * This ADC mode is intended to be used with DMA mode non-circular.
AnnaBridge 145:64910690c574 3568 * - Unlimited mode: DMA transfer requests are unlimited,
AnnaBridge 145:64910690c574 3569 * whatever number of DMA data transfers (number of
AnnaBridge 145:64910690c574 3570 * ADC conversions).
AnnaBridge 145:64910690c574 3571 * This ADC mode is intended to be used with DMA mode circular.
AnnaBridge 145:64910690c574 3572 * @note If ADC DMA requests mode is set to unlimited and DMA is set to
AnnaBridge 145:64910690c574 3573 * mode non-circular:
AnnaBridge 145:64910690c574 3574 * when DMA transfers size will be reached, DMA will stop transfers of
AnnaBridge 145:64910690c574 3575 * ADC conversions data ADC will raise an overrun error
AnnaBridge 145:64910690c574 3576 * (overrun flag and interruption if enabled).
AnnaBridge 145:64910690c574 3577 * @note How to retrieve multimode conversion data:
AnnaBridge 145:64910690c574 3578 * Whatever multimode transfer by DMA setting: using function
AnnaBridge 145:64910690c574 3579 * @ref LL_ADC_REG_ReadMultiConversionData32().
AnnaBridge 145:64910690c574 3580 * If ADC multimode transfer by DMA is selected: conversion data
AnnaBridge 145:64910690c574 3581 * is a raw data with ADC master and slave concatenated.
AnnaBridge 145:64910690c574 3582 * A macro is available to get the conversion data of
AnnaBridge 145:64910690c574 3583 * ADC master or ADC slave: see helper macro
AnnaBridge 145:64910690c574 3584 * @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
AnnaBridge 145:64910690c574 3585 * @rmtoll CCR MDMA LL_ADC_SetMultiDMATransfer\n
AnnaBridge 145:64910690c574 3586 * CCR DDS LL_ADC_SetMultiDMATransfer
AnnaBridge 145:64910690c574 3587 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 3588 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 3589 * @param MultiDMATransfer This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3590 * @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
AnnaBridge 145:64910690c574 3591 * @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_1
AnnaBridge 145:64910690c574 3592 * @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_2
AnnaBridge 145:64910690c574 3593 * @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_3
AnnaBridge 145:64910690c574 3594 * @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_1
AnnaBridge 145:64910690c574 3595 * @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_2
AnnaBridge 145:64910690c574 3596 * @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_3
AnnaBridge 145:64910690c574 3597 * @retval None
AnnaBridge 145:64910690c574 3598 */
AnnaBridge 145:64910690c574 3599 __STATIC_INLINE void LL_ADC_SetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiDMATransfer)
AnnaBridge 145:64910690c574 3600 {
AnnaBridge 145:64910690c574 3601 MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DMA | ADC_CCR_DDS, MultiDMATransfer);
AnnaBridge 145:64910690c574 3602 }
AnnaBridge 145:64910690c574 3603
AnnaBridge 145:64910690c574 3604 /**
AnnaBridge 145:64910690c574 3605 * @brief Get ADC multimode conversion data transfer: no transfer
AnnaBridge 145:64910690c574 3606 * or transfer by DMA.
AnnaBridge 145:64910690c574 3607 * @note If ADC multimode transfer by DMA is not selected:
AnnaBridge 145:64910690c574 3608 * each ADC uses its own DMA channel, with its individual
AnnaBridge 145:64910690c574 3609 * DMA transfer settings.
AnnaBridge 145:64910690c574 3610 * If ADC multimode transfer by DMA is selected:
AnnaBridge 145:64910690c574 3611 * One DMA channel is used for both ADC (DMA of ADC master)
AnnaBridge 145:64910690c574 3612 * Specifies the DMA requests mode:
AnnaBridge 145:64910690c574 3613 * - Limited mode (One shot mode): DMA transfer requests are stopped
AnnaBridge 145:64910690c574 3614 * when number of DMA data transfers (number of
AnnaBridge 145:64910690c574 3615 * ADC conversions) is reached.
AnnaBridge 145:64910690c574 3616 * This ADC mode is intended to be used with DMA mode non-circular.
AnnaBridge 145:64910690c574 3617 * - Unlimited mode: DMA transfer requests are unlimited,
AnnaBridge 145:64910690c574 3618 * whatever number of DMA data transfers (number of
AnnaBridge 145:64910690c574 3619 * ADC conversions).
AnnaBridge 145:64910690c574 3620 * This ADC mode is intended to be used with DMA mode circular.
AnnaBridge 145:64910690c574 3621 * @note If ADC DMA requests mode is set to unlimited and DMA is set to
AnnaBridge 145:64910690c574 3622 * mode non-circular:
AnnaBridge 145:64910690c574 3623 * when DMA transfers size will be reached, DMA will stop transfers of
AnnaBridge 145:64910690c574 3624 * ADC conversions data ADC will raise an overrun error
AnnaBridge 145:64910690c574 3625 * (overrun flag and interruption if enabled).
AnnaBridge 145:64910690c574 3626 * @note How to retrieve multimode conversion data:
AnnaBridge 145:64910690c574 3627 * Whatever multimode transfer by DMA setting: using function
AnnaBridge 145:64910690c574 3628 * @ref LL_ADC_REG_ReadMultiConversionData32().
AnnaBridge 145:64910690c574 3629 * If ADC multimode transfer by DMA is selected: conversion data
AnnaBridge 145:64910690c574 3630 * is a raw data with ADC master and slave concatenated.
AnnaBridge 145:64910690c574 3631 * A macro is available to get the conversion data of
AnnaBridge 145:64910690c574 3632 * ADC master or ADC slave: see helper macro
AnnaBridge 145:64910690c574 3633 * @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
AnnaBridge 145:64910690c574 3634 * @rmtoll CCR MDMA LL_ADC_GetMultiDMATransfer\n
AnnaBridge 145:64910690c574 3635 * CCR DDS LL_ADC_GetMultiDMATransfer
AnnaBridge 145:64910690c574 3636 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 3637 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 3638 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 3639 * @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
AnnaBridge 145:64910690c574 3640 * @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_1
AnnaBridge 145:64910690c574 3641 * @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_2
AnnaBridge 145:64910690c574 3642 * @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_3
AnnaBridge 145:64910690c574 3643 * @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_1
AnnaBridge 145:64910690c574 3644 * @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_2
AnnaBridge 145:64910690c574 3645 * @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_3
AnnaBridge 145:64910690c574 3646 */
AnnaBridge 145:64910690c574 3647 __STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 3648 {
AnnaBridge 145:64910690c574 3649 return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DMA | ADC_CCR_DDS));
AnnaBridge 145:64910690c574 3650 }
AnnaBridge 145:64910690c574 3651
AnnaBridge 145:64910690c574 3652 /**
AnnaBridge 145:64910690c574 3653 * @brief Set ADC multimode delay between 2 sampling phases.
AnnaBridge 145:64910690c574 3654 * @note The sampling delay range depends on ADC resolution:
AnnaBridge 145:64910690c574 3655 * - ADC resolution 12 bits can have maximum delay of 12 cycles.
AnnaBridge 145:64910690c574 3656 * - ADC resolution 10 bits can have maximum delay of 10 cycles.
AnnaBridge 145:64910690c574 3657 * - ADC resolution 8 bits can have maximum delay of 8 cycles.
AnnaBridge 145:64910690c574 3658 * - ADC resolution 6 bits can have maximum delay of 6 cycles.
AnnaBridge 145:64910690c574 3659 * @rmtoll CCR DELAY LL_ADC_SetMultiTwoSamplingDelay
AnnaBridge 145:64910690c574 3660 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 3661 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 3662 * @param MultiTwoSamplingDelay This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3663 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
AnnaBridge 145:64910690c574 3664 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES
AnnaBridge 145:64910690c574 3665 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES
AnnaBridge 145:64910690c574 3666 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES
AnnaBridge 145:64910690c574 3667 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES
AnnaBridge 145:64910690c574 3668 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES
AnnaBridge 145:64910690c574 3669 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES
AnnaBridge 145:64910690c574 3670 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES
AnnaBridge 145:64910690c574 3671 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES
AnnaBridge 145:64910690c574 3672 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES
AnnaBridge 145:64910690c574 3673 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES
AnnaBridge 145:64910690c574 3674 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES
AnnaBridge 145:64910690c574 3675 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_17CYCLES
AnnaBridge 145:64910690c574 3676 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_18CYCLES
AnnaBridge 145:64910690c574 3677 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_19CYCLES
AnnaBridge 145:64910690c574 3678 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_20CYCLES
AnnaBridge 145:64910690c574 3679 * @retval None
AnnaBridge 145:64910690c574 3680 */
AnnaBridge 145:64910690c574 3681 __STATIC_INLINE void LL_ADC_SetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiTwoSamplingDelay)
AnnaBridge 145:64910690c574 3682 {
AnnaBridge 145:64910690c574 3683 MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DELAY, MultiTwoSamplingDelay);
AnnaBridge 145:64910690c574 3684 }
AnnaBridge 145:64910690c574 3685
AnnaBridge 145:64910690c574 3686 /**
AnnaBridge 145:64910690c574 3687 * @brief Get ADC multimode delay between 2 sampling phases.
AnnaBridge 145:64910690c574 3688 * @rmtoll CCR DELAY LL_ADC_GetMultiTwoSamplingDelay
AnnaBridge 145:64910690c574 3689 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 3690 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 3691 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 3692 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
AnnaBridge 145:64910690c574 3693 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES
AnnaBridge 145:64910690c574 3694 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES
AnnaBridge 145:64910690c574 3695 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES
AnnaBridge 145:64910690c574 3696 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES
AnnaBridge 145:64910690c574 3697 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES
AnnaBridge 145:64910690c574 3698 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES
AnnaBridge 145:64910690c574 3699 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES
AnnaBridge 145:64910690c574 3700 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES
AnnaBridge 145:64910690c574 3701 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES
AnnaBridge 145:64910690c574 3702 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES
AnnaBridge 145:64910690c574 3703 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES
AnnaBridge 145:64910690c574 3704 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_17CYCLES
AnnaBridge 145:64910690c574 3705 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_18CYCLES
AnnaBridge 145:64910690c574 3706 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_19CYCLES
AnnaBridge 145:64910690c574 3707 * @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_20CYCLES
AnnaBridge 145:64910690c574 3708 */
AnnaBridge 145:64910690c574 3709 __STATIC_INLINE uint32_t LL_ADC_GetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 3710 {
AnnaBridge 145:64910690c574 3711 return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DELAY));
AnnaBridge 145:64910690c574 3712 }
AnnaBridge 145:64910690c574 3713
AnnaBridge 145:64910690c574 3714 /**
AnnaBridge 145:64910690c574 3715 * @}
AnnaBridge 145:64910690c574 3716 */
AnnaBridge 145:64910690c574 3717 /** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance
AnnaBridge 145:64910690c574 3718 * @{
AnnaBridge 145:64910690c574 3719 */
AnnaBridge 145:64910690c574 3720
AnnaBridge 145:64910690c574 3721 /**
AnnaBridge 145:64910690c574 3722 * @brief Enable the selected ADC instance.
AnnaBridge 145:64910690c574 3723 * @note On this STM32 serie, after ADC enable, a delay for
AnnaBridge 145:64910690c574 3724 * ADC internal analog stabilization is required before performing a
AnnaBridge 145:64910690c574 3725 * ADC conversion start.
AnnaBridge 145:64910690c574 3726 * Refer to device datasheet, parameter tSTAB.
AnnaBridge 145:64910690c574 3727 * @rmtoll CR2 ADON LL_ADC_Enable
AnnaBridge 145:64910690c574 3728 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3729 * @retval None
AnnaBridge 145:64910690c574 3730 */
AnnaBridge 145:64910690c574 3731 __STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 3732 {
AnnaBridge 145:64910690c574 3733 SET_BIT(ADCx->CR2, ADC_CR2_ADON);
AnnaBridge 145:64910690c574 3734 }
AnnaBridge 145:64910690c574 3735
AnnaBridge 145:64910690c574 3736 /**
AnnaBridge 145:64910690c574 3737 * @brief Disable the selected ADC instance.
AnnaBridge 145:64910690c574 3738 * @rmtoll CR2 ADON LL_ADC_Disable
AnnaBridge 145:64910690c574 3739 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3740 * @retval None
AnnaBridge 145:64910690c574 3741 */
AnnaBridge 145:64910690c574 3742 __STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 3743 {
AnnaBridge 145:64910690c574 3744 CLEAR_BIT(ADCx->CR2, ADC_CR2_ADON);
AnnaBridge 145:64910690c574 3745 }
AnnaBridge 145:64910690c574 3746
AnnaBridge 145:64910690c574 3747 /**
AnnaBridge 145:64910690c574 3748 * @brief Get the selected ADC instance enable state.
AnnaBridge 145:64910690c574 3749 * @rmtoll CR2 ADON LL_ADC_IsEnabled
AnnaBridge 145:64910690c574 3750 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3751 * @retval 0: ADC is disabled, 1: ADC is enabled.
AnnaBridge 145:64910690c574 3752 */
AnnaBridge 145:64910690c574 3753 __STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 3754 {
AnnaBridge 145:64910690c574 3755 return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
AnnaBridge 145:64910690c574 3756 }
AnnaBridge 145:64910690c574 3757
AnnaBridge 145:64910690c574 3758 /**
AnnaBridge 145:64910690c574 3759 * @}
AnnaBridge 145:64910690c574 3760 */
AnnaBridge 145:64910690c574 3761
AnnaBridge 145:64910690c574 3762 /** @defgroup ADC_LL_EF_Operation_ADC_Group_Regular Operation on ADC hierarchical scope: group regular
AnnaBridge 145:64910690c574 3763 * @{
AnnaBridge 145:64910690c574 3764 */
AnnaBridge 145:64910690c574 3765
AnnaBridge 145:64910690c574 3766 /**
AnnaBridge 145:64910690c574 3767 * @brief Start ADC group regular conversion.
AnnaBridge 145:64910690c574 3768 * @note On this STM32 serie, this function is relevant only for
AnnaBridge 145:64910690c574 3769 * internal trigger (SW start), not for external trigger:
AnnaBridge 145:64910690c574 3770 * - If ADC trigger has been set to software start, ADC conversion
AnnaBridge 145:64910690c574 3771 * starts immediately.
AnnaBridge 145:64910690c574 3772 * - If ADC trigger has been set to external trigger, ADC conversion
AnnaBridge 145:64910690c574 3773 * start must be performed using function
AnnaBridge 145:64910690c574 3774 * @ref LL_ADC_REG_StartConversionExtTrig().
AnnaBridge 145:64910690c574 3775 * (if external trigger edge would have been set during ADC other
AnnaBridge 145:64910690c574 3776 * settings, ADC conversion would start at trigger event
AnnaBridge 145:64910690c574 3777 * as soon as ADC is enabled).
AnnaBridge 145:64910690c574 3778 * @rmtoll CR2 SWSTART LL_ADC_REG_StartConversionSWStart
AnnaBridge 145:64910690c574 3779 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3780 * @retval None
AnnaBridge 145:64910690c574 3781 */
AnnaBridge 145:64910690c574 3782 __STATIC_INLINE void LL_ADC_REG_StartConversionSWStart(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 3783 {
AnnaBridge 145:64910690c574 3784 SET_BIT(ADCx->CR2, ADC_CR2_SWSTART);
AnnaBridge 145:64910690c574 3785 }
AnnaBridge 145:64910690c574 3786
AnnaBridge 145:64910690c574 3787 /**
AnnaBridge 145:64910690c574 3788 * @brief Start ADC group regular conversion from external trigger.
AnnaBridge 145:64910690c574 3789 * @note ADC conversion will start at next trigger event (on the selected
AnnaBridge 145:64910690c574 3790 * trigger edge) following the ADC start conversion command.
AnnaBridge 145:64910690c574 3791 * @note On this STM32 serie, this function is relevant for
AnnaBridge 145:64910690c574 3792 * ADC conversion start from external trigger.
AnnaBridge 145:64910690c574 3793 * If internal trigger (SW start) is needed, perform ADC conversion
AnnaBridge 145:64910690c574 3794 * start using function @ref LL_ADC_REG_StartConversionSWStart().
AnnaBridge 145:64910690c574 3795 * @rmtoll CR2 EXTEN LL_ADC_REG_StartConversionExtTrig
AnnaBridge 145:64910690c574 3796 * @param ExternalTriggerEdge This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3797 * @arg @ref LL_ADC_REG_TRIG_EXT_RISING
AnnaBridge 145:64910690c574 3798 * @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
AnnaBridge 145:64910690c574 3799 * @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
AnnaBridge 145:64910690c574 3800 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3801 * @retval None
AnnaBridge 145:64910690c574 3802 */
AnnaBridge 145:64910690c574 3803 __STATIC_INLINE void LL_ADC_REG_StartConversionExtTrig(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
AnnaBridge 145:64910690c574 3804 {
AnnaBridge 145:64910690c574 3805 SET_BIT(ADCx->CR2, ExternalTriggerEdge);
AnnaBridge 145:64910690c574 3806 }
AnnaBridge 145:64910690c574 3807
AnnaBridge 145:64910690c574 3808 /**
AnnaBridge 145:64910690c574 3809 * @brief Stop ADC group regular conversion from external trigger.
AnnaBridge 145:64910690c574 3810 * @note No more ADC conversion will start at next trigger event
AnnaBridge 145:64910690c574 3811 * following the ADC stop conversion command.
AnnaBridge 145:64910690c574 3812 * If a conversion is on-going, it will be completed.
AnnaBridge 145:64910690c574 3813 * @note On this STM32 serie, there is no specific command
AnnaBridge 145:64910690c574 3814 * to stop a conversion on-going or to stop ADC converting
AnnaBridge 145:64910690c574 3815 * in continuous mode. These actions can be performed
AnnaBridge 145:64910690c574 3816 * using function @ref LL_ADC_Disable().
AnnaBridge 145:64910690c574 3817 * @rmtoll CR2 EXTEN LL_ADC_REG_StopConversionExtTrig
AnnaBridge 145:64910690c574 3818 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3819 * @retval None
AnnaBridge 145:64910690c574 3820 */
AnnaBridge 145:64910690c574 3821 __STATIC_INLINE void LL_ADC_REG_StopConversionExtTrig(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 3822 {
AnnaBridge 145:64910690c574 3823 CLEAR_BIT(ADCx->CR2, ADC_CR2_EXTEN);
AnnaBridge 145:64910690c574 3824 }
AnnaBridge 145:64910690c574 3825
AnnaBridge 145:64910690c574 3826 /**
AnnaBridge 145:64910690c574 3827 * @brief Get ADC group regular conversion data, range fit for
AnnaBridge 145:64910690c574 3828 * all ADC configurations: all ADC resolutions and
AnnaBridge 145:64910690c574 3829 * all oversampling increased data width (for devices
AnnaBridge 145:64910690c574 3830 * with feature oversampling).
AnnaBridge 145:64910690c574 3831 * @rmtoll DR RDATA LL_ADC_REG_ReadConversionData32
AnnaBridge 145:64910690c574 3832 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3833 * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
AnnaBridge 145:64910690c574 3834 */
AnnaBridge 145:64910690c574 3835 __STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 3836 {
AnnaBridge 145:64910690c574 3837 return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
AnnaBridge 145:64910690c574 3838 }
AnnaBridge 145:64910690c574 3839
AnnaBridge 145:64910690c574 3840 /**
AnnaBridge 145:64910690c574 3841 * @brief Get ADC group regular conversion data, range fit for
AnnaBridge 145:64910690c574 3842 * ADC resolution 12 bits.
AnnaBridge 145:64910690c574 3843 * @note For devices with feature oversampling: Oversampling
AnnaBridge 145:64910690c574 3844 * can increase data width, function for extended range
AnnaBridge 145:64910690c574 3845 * may be needed: @ref LL_ADC_REG_ReadConversionData32.
AnnaBridge 145:64910690c574 3846 * @rmtoll DR RDATA LL_ADC_REG_ReadConversionData12
AnnaBridge 145:64910690c574 3847 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3848 * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 3849 */
AnnaBridge 145:64910690c574 3850 __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 3851 {
AnnaBridge 145:64910690c574 3852 return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
AnnaBridge 145:64910690c574 3853 }
AnnaBridge 145:64910690c574 3854
AnnaBridge 145:64910690c574 3855 /**
AnnaBridge 145:64910690c574 3856 * @brief Get ADC group regular conversion data, range fit for
AnnaBridge 145:64910690c574 3857 * ADC resolution 10 bits.
AnnaBridge 145:64910690c574 3858 * @note For devices with feature oversampling: Oversampling
AnnaBridge 145:64910690c574 3859 * can increase data width, function for extended range
AnnaBridge 145:64910690c574 3860 * may be needed: @ref LL_ADC_REG_ReadConversionData32.
AnnaBridge 145:64910690c574 3861 * @rmtoll DR RDATA LL_ADC_REG_ReadConversionData10
AnnaBridge 145:64910690c574 3862 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3863 * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
AnnaBridge 145:64910690c574 3864 */
AnnaBridge 145:64910690c574 3865 __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 3866 {
AnnaBridge 145:64910690c574 3867 return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
AnnaBridge 145:64910690c574 3868 }
AnnaBridge 145:64910690c574 3869
AnnaBridge 145:64910690c574 3870 /**
AnnaBridge 145:64910690c574 3871 * @brief Get ADC group regular conversion data, range fit for
AnnaBridge 145:64910690c574 3872 * ADC resolution 8 bits.
AnnaBridge 145:64910690c574 3873 * @note For devices with feature oversampling: Oversampling
AnnaBridge 145:64910690c574 3874 * can increase data width, function for extended range
AnnaBridge 145:64910690c574 3875 * may be needed: @ref LL_ADC_REG_ReadConversionData32.
AnnaBridge 145:64910690c574 3876 * @rmtoll DR RDATA LL_ADC_REG_ReadConversionData8
AnnaBridge 145:64910690c574 3877 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3878 * @retval Value between Min_Data=0x00 and Max_Data=0xFF
AnnaBridge 145:64910690c574 3879 */
AnnaBridge 145:64910690c574 3880 __STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 3881 {
AnnaBridge 145:64910690c574 3882 return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
AnnaBridge 145:64910690c574 3883 }
AnnaBridge 145:64910690c574 3884
AnnaBridge 145:64910690c574 3885 /**
AnnaBridge 145:64910690c574 3886 * @brief Get ADC group regular conversion data, range fit for
AnnaBridge 145:64910690c574 3887 * ADC resolution 6 bits.
AnnaBridge 145:64910690c574 3888 * @note For devices with feature oversampling: Oversampling
AnnaBridge 145:64910690c574 3889 * can increase data width, function for extended range
AnnaBridge 145:64910690c574 3890 * may be needed: @ref LL_ADC_REG_ReadConversionData32.
AnnaBridge 145:64910690c574 3891 * @rmtoll DR RDATA LL_ADC_REG_ReadConversionData6
AnnaBridge 145:64910690c574 3892 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3893 * @retval Value between Min_Data=0x00 and Max_Data=0x3F
AnnaBridge 145:64910690c574 3894 */
AnnaBridge 145:64910690c574 3895 __STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 3896 {
AnnaBridge 145:64910690c574 3897 return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
AnnaBridge 145:64910690c574 3898 }
AnnaBridge 145:64910690c574 3899
AnnaBridge 145:64910690c574 3900 /**
AnnaBridge 145:64910690c574 3901 * @brief Get ADC multimode conversion data of ADC master, ADC slave
AnnaBridge 145:64910690c574 3902 * or raw data with ADC master and slave concatenated.
AnnaBridge 145:64910690c574 3903 * @note If raw data with ADC master and slave concatenated is retrieved,
AnnaBridge 145:64910690c574 3904 * a macro is available to get the conversion data of
AnnaBridge 145:64910690c574 3905 * ADC master or ADC slave: see helper macro
AnnaBridge 145:64910690c574 3906 * @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
AnnaBridge 145:64910690c574 3907 * (however this macro is mainly intended for multimode
AnnaBridge 145:64910690c574 3908 * transfer by DMA, because this function can do the same
AnnaBridge 145:64910690c574 3909 * by getting multimode conversion data of ADC master or ADC slave
AnnaBridge 145:64910690c574 3910 * separately).
AnnaBridge 145:64910690c574 3911 * @rmtoll CDR DATA1 LL_ADC_REG_ReadMultiConversionData32\n
AnnaBridge 145:64910690c574 3912 * CDR DATA2 LL_ADC_REG_ReadMultiConversionData32
AnnaBridge 145:64910690c574 3913 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 3914 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 3915 * @param ConversionData This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3916 * @arg @ref LL_ADC_MULTI_MASTER
AnnaBridge 145:64910690c574 3917 * @arg @ref LL_ADC_MULTI_SLAVE
AnnaBridge 145:64910690c574 3918 * @arg @ref LL_ADC_MULTI_MASTER_SLAVE
AnnaBridge 145:64910690c574 3919 * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
AnnaBridge 145:64910690c574 3920 */
AnnaBridge 145:64910690c574 3921 __STATIC_INLINE uint32_t LL_ADC_REG_ReadMultiConversionData32(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t ConversionData)
AnnaBridge 145:64910690c574 3922 {
AnnaBridge 145:64910690c574 3923 return (uint32_t)(READ_BIT(ADCxy_COMMON->CDR,
AnnaBridge 145:64910690c574 3924 ADC_DR_ADC2DATA)
AnnaBridge 145:64910690c574 3925 >> POSITION_VAL(ConversionData)
AnnaBridge 145:64910690c574 3926 );
AnnaBridge 145:64910690c574 3927 }
AnnaBridge 145:64910690c574 3928
AnnaBridge 145:64910690c574 3929 /**
AnnaBridge 145:64910690c574 3930 * @}
AnnaBridge 145:64910690c574 3931 */
AnnaBridge 145:64910690c574 3932
AnnaBridge 145:64910690c574 3933 /** @defgroup ADC_LL_EF_Operation_ADC_Group_Injected Operation on ADC hierarchical scope: group injected
AnnaBridge 145:64910690c574 3934 * @{
AnnaBridge 145:64910690c574 3935 */
AnnaBridge 145:64910690c574 3936
AnnaBridge 145:64910690c574 3937 /**
AnnaBridge 145:64910690c574 3938 * @brief Start ADC group injected conversion.
AnnaBridge 145:64910690c574 3939 * @note On this STM32 serie, this function is relevant only for
AnnaBridge 145:64910690c574 3940 * internal trigger (SW start), not for external trigger:
AnnaBridge 145:64910690c574 3941 * - If ADC trigger has been set to software start, ADC conversion
AnnaBridge 145:64910690c574 3942 * starts immediately.
AnnaBridge 145:64910690c574 3943 * - If ADC trigger has been set to external trigger, ADC conversion
AnnaBridge 145:64910690c574 3944 * start must be performed using function
AnnaBridge 145:64910690c574 3945 * @ref LL_ADC_INJ_StartConversionExtTrig().
AnnaBridge 145:64910690c574 3946 * (if external trigger edge would have been set during ADC other
AnnaBridge 145:64910690c574 3947 * settings, ADC conversion would start at trigger event
AnnaBridge 145:64910690c574 3948 * as soon as ADC is enabled).
AnnaBridge 145:64910690c574 3949 * @rmtoll CR2 JSWSTART LL_ADC_INJ_StartConversionSWStart
AnnaBridge 145:64910690c574 3950 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3951 * @retval None
AnnaBridge 145:64910690c574 3952 */
AnnaBridge 145:64910690c574 3953 __STATIC_INLINE void LL_ADC_INJ_StartConversionSWStart(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 3954 {
AnnaBridge 145:64910690c574 3955 SET_BIT(ADCx->CR2, ADC_CR2_JSWSTART);
AnnaBridge 145:64910690c574 3956 }
AnnaBridge 145:64910690c574 3957
AnnaBridge 145:64910690c574 3958 /**
AnnaBridge 145:64910690c574 3959 * @brief Start ADC group injected conversion from external trigger.
AnnaBridge 145:64910690c574 3960 * @note ADC conversion will start at next trigger event (on the selected
AnnaBridge 145:64910690c574 3961 * trigger edge) following the ADC start conversion command.
AnnaBridge 145:64910690c574 3962 * @note On this STM32 serie, this function is relevant for
AnnaBridge 145:64910690c574 3963 * ADC conversion start from external trigger.
AnnaBridge 145:64910690c574 3964 * If internal trigger (SW start) is needed, perform ADC conversion
AnnaBridge 145:64910690c574 3965 * start using function @ref LL_ADC_INJ_StartConversionSWStart().
AnnaBridge 145:64910690c574 3966 * @rmtoll CR2 JEXTEN LL_ADC_INJ_StartConversionExtTrig
AnnaBridge 145:64910690c574 3967 * @param ExternalTriggerEdge This parameter can be one of the following values:
AnnaBridge 145:64910690c574 3968 * @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
AnnaBridge 145:64910690c574 3969 * @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
AnnaBridge 145:64910690c574 3970 * @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
AnnaBridge 145:64910690c574 3971 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3972 * @retval None
AnnaBridge 145:64910690c574 3973 */
AnnaBridge 145:64910690c574 3974 __STATIC_INLINE void LL_ADC_INJ_StartConversionExtTrig(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
AnnaBridge 145:64910690c574 3975 {
AnnaBridge 145:64910690c574 3976 SET_BIT(ADCx->CR2, ExternalTriggerEdge);
AnnaBridge 145:64910690c574 3977 }
AnnaBridge 145:64910690c574 3978
AnnaBridge 145:64910690c574 3979 /**
AnnaBridge 145:64910690c574 3980 * @brief Stop ADC group injected conversion from external trigger.
AnnaBridge 145:64910690c574 3981 * @note No more ADC conversion will start at next trigger event
AnnaBridge 145:64910690c574 3982 * following the ADC stop conversion command.
AnnaBridge 145:64910690c574 3983 * If a conversion is on-going, it will be completed.
AnnaBridge 145:64910690c574 3984 * @note On this STM32 serie, there is no specific command
AnnaBridge 145:64910690c574 3985 * to stop a conversion on-going or to stop ADC converting
AnnaBridge 145:64910690c574 3986 * in continuous mode. These actions can be performed
AnnaBridge 145:64910690c574 3987 * using function @ref LL_ADC_Disable().
AnnaBridge 145:64910690c574 3988 * @rmtoll CR2 JEXTEN LL_ADC_INJ_StopConversionExtTrig
AnnaBridge 145:64910690c574 3989 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 3990 * @retval None
AnnaBridge 145:64910690c574 3991 */
AnnaBridge 145:64910690c574 3992 __STATIC_INLINE void LL_ADC_INJ_StopConversionExtTrig(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 3993 {
AnnaBridge 145:64910690c574 3994 CLEAR_BIT(ADCx->CR2, ADC_CR2_JEXTEN);
AnnaBridge 145:64910690c574 3995 }
AnnaBridge 145:64910690c574 3996
AnnaBridge 145:64910690c574 3997 /**
AnnaBridge 145:64910690c574 3998 * @brief Get ADC group regular conversion data, range fit for
AnnaBridge 145:64910690c574 3999 * all ADC configurations: all ADC resolutions and
AnnaBridge 145:64910690c574 4000 * all oversampling increased data width (for devices
AnnaBridge 145:64910690c574 4001 * with feature oversampling).
AnnaBridge 145:64910690c574 4002 * @rmtoll JDR1 JDATA LL_ADC_INJ_ReadConversionData32\n
AnnaBridge 145:64910690c574 4003 * JDR2 JDATA LL_ADC_INJ_ReadConversionData32\n
AnnaBridge 145:64910690c574 4004 * JDR3 JDATA LL_ADC_INJ_ReadConversionData32\n
AnnaBridge 145:64910690c574 4005 * JDR4 JDATA LL_ADC_INJ_ReadConversionData32
AnnaBridge 145:64910690c574 4006 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4007 * @param Rank This parameter can be one of the following values:
AnnaBridge 145:64910690c574 4008 * @arg @ref LL_ADC_INJ_RANK_1
AnnaBridge 145:64910690c574 4009 * @arg @ref LL_ADC_INJ_RANK_2
AnnaBridge 145:64910690c574 4010 * @arg @ref LL_ADC_INJ_RANK_3
AnnaBridge 145:64910690c574 4011 * @arg @ref LL_ADC_INJ_RANK_4
AnnaBridge 145:64910690c574 4012 * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
AnnaBridge 145:64910690c574 4013 */
AnnaBridge 145:64910690c574 4014 __STATIC_INLINE uint32_t LL_ADC_INJ_ReadConversionData32(ADC_TypeDef *ADCx, uint32_t Rank)
AnnaBridge 145:64910690c574 4015 {
AnnaBridge 145:64910690c574 4016 register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 4017
AnnaBridge 145:64910690c574 4018 return (uint32_t)(READ_BIT(*preg,
AnnaBridge 145:64910690c574 4019 ADC_JDR1_JDATA)
AnnaBridge 145:64910690c574 4020 );
AnnaBridge 145:64910690c574 4021 }
AnnaBridge 145:64910690c574 4022
AnnaBridge 145:64910690c574 4023 /**
AnnaBridge 145:64910690c574 4024 * @brief Get ADC group injected conversion data, range fit for
AnnaBridge 145:64910690c574 4025 * ADC resolution 12 bits.
AnnaBridge 145:64910690c574 4026 * @note For devices with feature oversampling: Oversampling
AnnaBridge 145:64910690c574 4027 * can increase data width, function for extended range
AnnaBridge 145:64910690c574 4028 * may be needed: @ref LL_ADC_INJ_ReadConversionData32.
AnnaBridge 145:64910690c574 4029 * @rmtoll JDR1 JDATA LL_ADC_INJ_ReadConversionData12\n
AnnaBridge 145:64910690c574 4030 * JDR2 JDATA LL_ADC_INJ_ReadConversionData12\n
AnnaBridge 145:64910690c574 4031 * JDR3 JDATA LL_ADC_INJ_ReadConversionData12\n
AnnaBridge 145:64910690c574 4032 * JDR4 JDATA LL_ADC_INJ_ReadConversionData12
AnnaBridge 145:64910690c574 4033 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4034 * @param Rank This parameter can be one of the following values:
AnnaBridge 145:64910690c574 4035 * @arg @ref LL_ADC_INJ_RANK_1
AnnaBridge 145:64910690c574 4036 * @arg @ref LL_ADC_INJ_RANK_2
AnnaBridge 145:64910690c574 4037 * @arg @ref LL_ADC_INJ_RANK_3
AnnaBridge 145:64910690c574 4038 * @arg @ref LL_ADC_INJ_RANK_4
AnnaBridge 145:64910690c574 4039 * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 4040 */
AnnaBridge 145:64910690c574 4041 __STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData12(ADC_TypeDef *ADCx, uint32_t Rank)
AnnaBridge 145:64910690c574 4042 {
AnnaBridge 145:64910690c574 4043 register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 4044
AnnaBridge 145:64910690c574 4045 return (uint16_t)(READ_BIT(*preg,
AnnaBridge 145:64910690c574 4046 ADC_JDR1_JDATA)
AnnaBridge 145:64910690c574 4047 );
AnnaBridge 145:64910690c574 4048 }
AnnaBridge 145:64910690c574 4049
AnnaBridge 145:64910690c574 4050 /**
AnnaBridge 145:64910690c574 4051 * @brief Get ADC group injected conversion data, range fit for
AnnaBridge 145:64910690c574 4052 * ADC resolution 10 bits.
AnnaBridge 145:64910690c574 4053 * @note For devices with feature oversampling: Oversampling
AnnaBridge 145:64910690c574 4054 * can increase data width, function for extended range
AnnaBridge 145:64910690c574 4055 * may be needed: @ref LL_ADC_INJ_ReadConversionData32.
AnnaBridge 145:64910690c574 4056 * @rmtoll JDR1 JDATA LL_ADC_INJ_ReadConversionData10\n
AnnaBridge 145:64910690c574 4057 * JDR2 JDATA LL_ADC_INJ_ReadConversionData10\n
AnnaBridge 145:64910690c574 4058 * JDR3 JDATA LL_ADC_INJ_ReadConversionData10\n
AnnaBridge 145:64910690c574 4059 * JDR4 JDATA LL_ADC_INJ_ReadConversionData10
AnnaBridge 145:64910690c574 4060 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4061 * @param Rank This parameter can be one of the following values:
AnnaBridge 145:64910690c574 4062 * @arg @ref LL_ADC_INJ_RANK_1
AnnaBridge 145:64910690c574 4063 * @arg @ref LL_ADC_INJ_RANK_2
AnnaBridge 145:64910690c574 4064 * @arg @ref LL_ADC_INJ_RANK_3
AnnaBridge 145:64910690c574 4065 * @arg @ref LL_ADC_INJ_RANK_4
AnnaBridge 145:64910690c574 4066 * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
AnnaBridge 145:64910690c574 4067 */
AnnaBridge 145:64910690c574 4068 __STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData10(ADC_TypeDef *ADCx, uint32_t Rank)
AnnaBridge 145:64910690c574 4069 {
AnnaBridge 145:64910690c574 4070 register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 4071
AnnaBridge 145:64910690c574 4072 return (uint16_t)(READ_BIT(*preg,
AnnaBridge 145:64910690c574 4073 ADC_JDR1_JDATA)
AnnaBridge 145:64910690c574 4074 );
AnnaBridge 145:64910690c574 4075 }
AnnaBridge 145:64910690c574 4076
AnnaBridge 145:64910690c574 4077 /**
AnnaBridge 145:64910690c574 4078 * @brief Get ADC group injected conversion data, range fit for
AnnaBridge 145:64910690c574 4079 * ADC resolution 8 bits.
AnnaBridge 145:64910690c574 4080 * @note For devices with feature oversampling: Oversampling
AnnaBridge 145:64910690c574 4081 * can increase data width, function for extended range
AnnaBridge 145:64910690c574 4082 * may be needed: @ref LL_ADC_INJ_ReadConversionData32.
AnnaBridge 145:64910690c574 4083 * @rmtoll JDR1 JDATA LL_ADC_INJ_ReadConversionData8\n
AnnaBridge 145:64910690c574 4084 * JDR2 JDATA LL_ADC_INJ_ReadConversionData8\n
AnnaBridge 145:64910690c574 4085 * JDR3 JDATA LL_ADC_INJ_ReadConversionData8\n
AnnaBridge 145:64910690c574 4086 * JDR4 JDATA LL_ADC_INJ_ReadConversionData8
AnnaBridge 145:64910690c574 4087 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4088 * @param Rank This parameter can be one of the following values:
AnnaBridge 145:64910690c574 4089 * @arg @ref LL_ADC_INJ_RANK_1
AnnaBridge 145:64910690c574 4090 * @arg @ref LL_ADC_INJ_RANK_2
AnnaBridge 145:64910690c574 4091 * @arg @ref LL_ADC_INJ_RANK_3
AnnaBridge 145:64910690c574 4092 * @arg @ref LL_ADC_INJ_RANK_4
AnnaBridge 145:64910690c574 4093 * @retval Value between Min_Data=0x00 and Max_Data=0xFF
AnnaBridge 145:64910690c574 4094 */
AnnaBridge 145:64910690c574 4095 __STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData8(ADC_TypeDef *ADCx, uint32_t Rank)
AnnaBridge 145:64910690c574 4096 {
AnnaBridge 145:64910690c574 4097 register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 4098
AnnaBridge 145:64910690c574 4099 return (uint8_t)(READ_BIT(*preg,
AnnaBridge 145:64910690c574 4100 ADC_JDR1_JDATA)
AnnaBridge 145:64910690c574 4101 );
AnnaBridge 145:64910690c574 4102 }
AnnaBridge 145:64910690c574 4103
AnnaBridge 145:64910690c574 4104 /**
AnnaBridge 145:64910690c574 4105 * @brief Get ADC group injected conversion data, range fit for
AnnaBridge 145:64910690c574 4106 * ADC resolution 6 bits.
AnnaBridge 145:64910690c574 4107 * @note For devices with feature oversampling: Oversampling
AnnaBridge 145:64910690c574 4108 * can increase data width, function for extended range
AnnaBridge 145:64910690c574 4109 * may be needed: @ref LL_ADC_INJ_ReadConversionData32.
AnnaBridge 145:64910690c574 4110 * @rmtoll JDR1 JDATA LL_ADC_INJ_ReadConversionData6\n
AnnaBridge 145:64910690c574 4111 * JDR2 JDATA LL_ADC_INJ_ReadConversionData6\n
AnnaBridge 145:64910690c574 4112 * JDR3 JDATA LL_ADC_INJ_ReadConversionData6\n
AnnaBridge 145:64910690c574 4113 * JDR4 JDATA LL_ADC_INJ_ReadConversionData6
AnnaBridge 145:64910690c574 4114 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4115 * @param Rank This parameter can be one of the following values:
AnnaBridge 145:64910690c574 4116 * @arg @ref LL_ADC_INJ_RANK_1
AnnaBridge 145:64910690c574 4117 * @arg @ref LL_ADC_INJ_RANK_2
AnnaBridge 145:64910690c574 4118 * @arg @ref LL_ADC_INJ_RANK_3
AnnaBridge 145:64910690c574 4119 * @arg @ref LL_ADC_INJ_RANK_4
AnnaBridge 145:64910690c574 4120 * @retval Value between Min_Data=0x00 and Max_Data=0x3F
AnnaBridge 145:64910690c574 4121 */
AnnaBridge 145:64910690c574 4122 __STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData6(ADC_TypeDef *ADCx, uint32_t Rank)
AnnaBridge 145:64910690c574 4123 {
AnnaBridge 145:64910690c574 4124 register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 4125
AnnaBridge 145:64910690c574 4126 return (uint8_t)(READ_BIT(*preg,
AnnaBridge 145:64910690c574 4127 ADC_JDR1_JDATA)
AnnaBridge 145:64910690c574 4128 );
AnnaBridge 145:64910690c574 4129 }
AnnaBridge 145:64910690c574 4130
AnnaBridge 145:64910690c574 4131 /**
AnnaBridge 145:64910690c574 4132 * @}
AnnaBridge 145:64910690c574 4133 */
AnnaBridge 145:64910690c574 4134
AnnaBridge 145:64910690c574 4135 /** @defgroup ADC_LL_EF_FLAG_Management ADC flag management
AnnaBridge 145:64910690c574 4136 * @{
AnnaBridge 145:64910690c574 4137 */
AnnaBridge 145:64910690c574 4138
AnnaBridge 145:64910690c574 4139 /**
AnnaBridge 145:64910690c574 4140 * @brief Get flag ADC group regular end of unitary conversion
AnnaBridge 145:64910690c574 4141 * or end of sequence conversions, depending on
AnnaBridge 145:64910690c574 4142 * ADC configuration.
AnnaBridge 145:64910690c574 4143 * @note To configure flag of end of conversion,
AnnaBridge 145:64910690c574 4144 * use function @ref LL_ADC_REG_SetFlagEndOfConversion().
AnnaBridge 145:64910690c574 4145 * @rmtoll SR EOC LL_ADC_IsActiveFlag_EOCS
AnnaBridge 145:64910690c574 4146 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4147 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4148 */
AnnaBridge 145:64910690c574 4149 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOCS(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4150 {
AnnaBridge 145:64910690c574 4151 return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
AnnaBridge 145:64910690c574 4152 }
AnnaBridge 145:64910690c574 4153
AnnaBridge 145:64910690c574 4154 /**
AnnaBridge 145:64910690c574 4155 * @brief Get flag ADC group regular overrun.
AnnaBridge 145:64910690c574 4156 * @rmtoll SR OVR LL_ADC_IsActiveFlag_OVR
AnnaBridge 145:64910690c574 4157 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4158 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4159 */
AnnaBridge 145:64910690c574 4160 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4161 {
AnnaBridge 145:64910690c574 4162 return (READ_BIT(ADCx->SR, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR));
AnnaBridge 145:64910690c574 4163 }
AnnaBridge 145:64910690c574 4164
AnnaBridge 145:64910690c574 4165
AnnaBridge 145:64910690c574 4166 /**
AnnaBridge 145:64910690c574 4167 * @brief Get flag ADC group injected end of sequence conversions.
AnnaBridge 145:64910690c574 4168 * @rmtoll SR JEOC LL_ADC_IsActiveFlag_JEOS
AnnaBridge 145:64910690c574 4169 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4170 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4171 */
AnnaBridge 145:64910690c574 4172 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOS(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4173 {
AnnaBridge 145:64910690c574 4174 /* Note: on this STM32 serie, there is no flag ADC group injected */
AnnaBridge 145:64910690c574 4175 /* end of unitary conversion. */
AnnaBridge 145:64910690c574 4176 /* Flag noted as "JEOC" is corresponding to flag "JEOS" */
AnnaBridge 145:64910690c574 4177 /* in other STM32 families). */
AnnaBridge 145:64910690c574 4178 return (READ_BIT(ADCx->SR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS));
AnnaBridge 145:64910690c574 4179 }
AnnaBridge 145:64910690c574 4180
AnnaBridge 145:64910690c574 4181 /**
AnnaBridge 145:64910690c574 4182 * @brief Get flag ADC analog watchdog 1 flag
AnnaBridge 145:64910690c574 4183 * @rmtoll SR AWD LL_ADC_IsActiveFlag_AWD1
AnnaBridge 145:64910690c574 4184 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4185 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4186 */
AnnaBridge 145:64910690c574 4187 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4188 {
AnnaBridge 145:64910690c574 4189 return (READ_BIT(ADCx->SR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1));
AnnaBridge 145:64910690c574 4190 }
AnnaBridge 145:64910690c574 4191
AnnaBridge 145:64910690c574 4192 /**
AnnaBridge 145:64910690c574 4193 * @brief Clear flag ADC group regular end of unitary conversion
AnnaBridge 145:64910690c574 4194 * or end of sequence conversions, depending on
AnnaBridge 145:64910690c574 4195 * ADC configuration.
AnnaBridge 145:64910690c574 4196 * @note To configure flag of end of conversion,
AnnaBridge 145:64910690c574 4197 * use function @ref LL_ADC_REG_SetFlagEndOfConversion().
AnnaBridge 145:64910690c574 4198 * @rmtoll SR EOC LL_ADC_ClearFlag_EOCS
AnnaBridge 145:64910690c574 4199 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4200 * @retval None
AnnaBridge 145:64910690c574 4201 */
AnnaBridge 145:64910690c574 4202 __STATIC_INLINE void LL_ADC_ClearFlag_EOCS(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4203 {
AnnaBridge 145:64910690c574 4204 WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
AnnaBridge 145:64910690c574 4205 }
AnnaBridge 145:64910690c574 4206
AnnaBridge 145:64910690c574 4207 /**
AnnaBridge 145:64910690c574 4208 * @brief Clear flag ADC group regular overrun.
AnnaBridge 145:64910690c574 4209 * @rmtoll SR OVR LL_ADC_ClearFlag_OVR
AnnaBridge 145:64910690c574 4210 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4211 * @retval None
AnnaBridge 145:64910690c574 4212 */
AnnaBridge 145:64910690c574 4213 __STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4214 {
AnnaBridge 145:64910690c574 4215 WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_OVR);
AnnaBridge 145:64910690c574 4216 }
AnnaBridge 145:64910690c574 4217
AnnaBridge 145:64910690c574 4218
AnnaBridge 145:64910690c574 4219 /**
AnnaBridge 145:64910690c574 4220 * @brief Clear flag ADC group injected end of sequence conversions.
AnnaBridge 145:64910690c574 4221 * @rmtoll SR JEOC LL_ADC_ClearFlag_JEOS
AnnaBridge 145:64910690c574 4222 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4223 * @retval None
AnnaBridge 145:64910690c574 4224 */
AnnaBridge 145:64910690c574 4225 __STATIC_INLINE void LL_ADC_ClearFlag_JEOS(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4226 {
AnnaBridge 145:64910690c574 4227 /* Note: on this STM32 serie, there is no flag ADC group injected */
AnnaBridge 145:64910690c574 4228 /* end of unitary conversion. */
AnnaBridge 145:64910690c574 4229 /* Flag noted as "JEOC" is corresponding to flag "JEOS" */
AnnaBridge 145:64910690c574 4230 /* in other STM32 families). */
AnnaBridge 145:64910690c574 4231 WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
AnnaBridge 145:64910690c574 4232 }
AnnaBridge 145:64910690c574 4233
AnnaBridge 145:64910690c574 4234 /**
AnnaBridge 145:64910690c574 4235 * @brief Clear flag ADC analog watchdog 1.
AnnaBridge 145:64910690c574 4236 * @rmtoll SR AWD LL_ADC_ClearFlag_AWD1
AnnaBridge 145:64910690c574 4237 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4238 * @retval None
AnnaBridge 145:64910690c574 4239 */
AnnaBridge 145:64910690c574 4240 __STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4241 {
AnnaBridge 145:64910690c574 4242 WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_AWD1);
AnnaBridge 145:64910690c574 4243 }
AnnaBridge 145:64910690c574 4244
AnnaBridge 145:64910690c574 4245 /**
AnnaBridge 145:64910690c574 4246 * @brief Get flag multimode ADC group regular end of unitary conversion
AnnaBridge 145:64910690c574 4247 * or end of sequence conversions, depending on
AnnaBridge 145:64910690c574 4248 * ADC configuration, of the ADC master.
AnnaBridge 145:64910690c574 4249 * @note To configure flag of end of conversion,
AnnaBridge 145:64910690c574 4250 * use function @ref LL_ADC_REG_SetFlagEndOfConversion().
AnnaBridge 145:64910690c574 4251 * @rmtoll CSR EOC1 LL_ADC_IsActiveFlag_MST_EOCS
AnnaBridge 145:64910690c574 4252 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 4253 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 4254 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4255 */
AnnaBridge 145:64910690c574 4256 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_EOCS(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 4257 {
AnnaBridge 145:64910690c574 4258 return (READ_BIT(ADC1->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
AnnaBridge 145:64910690c574 4259 }
AnnaBridge 145:64910690c574 4260
AnnaBridge 145:64910690c574 4261 /**
AnnaBridge 145:64910690c574 4262 * @brief Get flag multimode ADC group regular end of unitary conversion
AnnaBridge 145:64910690c574 4263 * or end of sequence conversions, depending on
AnnaBridge 145:64910690c574 4264 * ADC configuration, of the ADC slave 1.
AnnaBridge 145:64910690c574 4265 * @note To configure flag of end of conversion,
AnnaBridge 145:64910690c574 4266 * use function @ref LL_ADC_REG_SetFlagEndOfConversion().
AnnaBridge 145:64910690c574 4267 * @rmtoll CSR EOC2 LL_ADC_IsActiveFlag_SLV1_EOCS
AnnaBridge 145:64910690c574 4268 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 4269 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 4270 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4271 */
AnnaBridge 145:64910690c574 4272 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_EOCS(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 4273 {
AnnaBridge 145:64910690c574 4274 return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOCS_SLV1) == (LL_ADC_FLAG_EOCS_SLV1));
AnnaBridge 145:64910690c574 4275 }
AnnaBridge 145:64910690c574 4276
AnnaBridge 145:64910690c574 4277 /**
AnnaBridge 145:64910690c574 4278 * @brief Get flag multimode ADC group regular end of unitary conversion
AnnaBridge 145:64910690c574 4279 * or end of sequence conversions, depending on
AnnaBridge 145:64910690c574 4280 * ADC configuration, of the ADC slave 2.
AnnaBridge 145:64910690c574 4281 * @note To configure flag of end of conversion,
AnnaBridge 145:64910690c574 4282 * use function @ref LL_ADC_REG_SetFlagEndOfConversion().
AnnaBridge 145:64910690c574 4283 * @rmtoll CSR EOC3 LL_ADC_IsActiveFlag_SLV2_EOCS
AnnaBridge 145:64910690c574 4284 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 4285 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 4286 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4287 */
AnnaBridge 145:64910690c574 4288 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_EOCS(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 4289 {
AnnaBridge 145:64910690c574 4290 return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOCS_SLV2) == (LL_ADC_FLAG_EOCS_SLV2));
AnnaBridge 145:64910690c574 4291 }
AnnaBridge 145:64910690c574 4292 /**
AnnaBridge 145:64910690c574 4293 * @brief Get flag multimode ADC group regular overrun of the ADC master.
AnnaBridge 145:64910690c574 4294 * @rmtoll CSR OVR1 LL_ADC_IsActiveFlag_MST_OVR
AnnaBridge 145:64910690c574 4295 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 4296 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 4297 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4298 */
AnnaBridge 145:64910690c574 4299 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_OVR(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 4300 {
AnnaBridge 145:64910690c574 4301 return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_OVR_MST) == (LL_ADC_FLAG_OVR_MST));
AnnaBridge 145:64910690c574 4302 }
AnnaBridge 145:64910690c574 4303
AnnaBridge 145:64910690c574 4304 /**
AnnaBridge 145:64910690c574 4305 * @brief Get flag multimode ADC group regular overrun of the ADC slave 1.
AnnaBridge 145:64910690c574 4306 * @rmtoll CSR OVR2 LL_ADC_IsActiveFlag_SLV1_OVR
AnnaBridge 145:64910690c574 4307 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 4308 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 4309 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4310 */
AnnaBridge 145:64910690c574 4311 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_OVR(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 4312 {
AnnaBridge 145:64910690c574 4313 return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_OVR_SLV1) == (LL_ADC_FLAG_OVR_SLV1));
AnnaBridge 145:64910690c574 4314 }
AnnaBridge 145:64910690c574 4315
AnnaBridge 145:64910690c574 4316 /**
AnnaBridge 145:64910690c574 4317 * @brief Get flag multimode ADC group regular overrun of the ADC slave 2.
AnnaBridge 145:64910690c574 4318 * @rmtoll CSR OVR3 LL_ADC_IsActiveFlag_SLV2_OVR
AnnaBridge 145:64910690c574 4319 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 4320 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 4321 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4322 */
AnnaBridge 145:64910690c574 4323 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_OVR(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 4324 {
AnnaBridge 145:64910690c574 4325 return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_OVR_SLV2) == (LL_ADC_FLAG_OVR_SLV2));
AnnaBridge 145:64910690c574 4326 }
AnnaBridge 145:64910690c574 4327
AnnaBridge 145:64910690c574 4328
AnnaBridge 145:64910690c574 4329 /**
AnnaBridge 145:64910690c574 4330 * @brief Get flag multimode ADC group injected end of sequence conversions of the ADC master.
AnnaBridge 145:64910690c574 4331 * @rmtoll CSR JEOC LL_ADC_IsActiveFlag_MST_EOCS
AnnaBridge 145:64910690c574 4332 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 4333 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 4334 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4335 */
AnnaBridge 145:64910690c574 4336 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_JEOS(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 4337 {
AnnaBridge 145:64910690c574 4338 /* Note: on this STM32 serie, there is no flag ADC group injected */
AnnaBridge 145:64910690c574 4339 /* end of unitary conversion. */
AnnaBridge 145:64910690c574 4340 /* Flag noted as "JEOC" is corresponding to flag "JEOS" */
AnnaBridge 145:64910690c574 4341 /* in other STM32 families). */
AnnaBridge 145:64910690c574 4342 return (READ_BIT(ADCxy_COMMON->CSR, ADC_CSR_JEOC1) == (ADC_CSR_JEOC1));
AnnaBridge 145:64910690c574 4343 }
AnnaBridge 145:64910690c574 4344
AnnaBridge 145:64910690c574 4345 /**
AnnaBridge 145:64910690c574 4346 * @brief Get flag multimode ADC group injected end of sequence conversions of the ADC slave 1.
AnnaBridge 145:64910690c574 4347 * @rmtoll CSR JEOC2 LL_ADC_IsActiveFlag_SLV1_JEOS
AnnaBridge 145:64910690c574 4348 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 4349 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 4350 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4351 */
AnnaBridge 145:64910690c574 4352 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_JEOS(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 4353 {
AnnaBridge 145:64910690c574 4354 /* Note: on this STM32 serie, there is no flag ADC group injected */
AnnaBridge 145:64910690c574 4355 /* end of unitary conversion. */
AnnaBridge 145:64910690c574 4356 /* Flag noted as "JEOC" is corresponding to flag "JEOS" */
AnnaBridge 145:64910690c574 4357 /* in other STM32 families). */
AnnaBridge 145:64910690c574 4358 return (READ_BIT(ADCxy_COMMON->CSR, ADC_CSR_JEOC2) == (ADC_CSR_JEOC2));
AnnaBridge 145:64910690c574 4359 }
AnnaBridge 145:64910690c574 4360
AnnaBridge 145:64910690c574 4361 /**
AnnaBridge 145:64910690c574 4362 * @brief Get flag multimode ADC group injected end of sequence conversions of the ADC slave 2.
AnnaBridge 145:64910690c574 4363 * @rmtoll CSR JEOC3 LL_ADC_IsActiveFlag_SLV2_JEOS
AnnaBridge 145:64910690c574 4364 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 4365 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 4366 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4367 */
AnnaBridge 145:64910690c574 4368 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_JEOS(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 4369 {
AnnaBridge 145:64910690c574 4370 /* Note: on this STM32 serie, there is no flag ADC group injected */
AnnaBridge 145:64910690c574 4371 /* end of unitary conversion. */
AnnaBridge 145:64910690c574 4372 /* Flag noted as "JEOC" is corresponding to flag "JEOS" */
AnnaBridge 145:64910690c574 4373 /* in other STM32 families). */
AnnaBridge 145:64910690c574 4374 return (READ_BIT(ADCxy_COMMON->CSR, ADC_CSR_JEOC3) == (ADC_CSR_JEOC3));
AnnaBridge 145:64910690c574 4375 }
AnnaBridge 145:64910690c574 4376
AnnaBridge 145:64910690c574 4377 /**
AnnaBridge 145:64910690c574 4378 * @brief Get flag multimode ADC analog watchdog 1 of the ADC master.
AnnaBridge 145:64910690c574 4379 * @rmtoll CSR AWD1 LL_ADC_IsActiveFlag_MST_AWD1
AnnaBridge 145:64910690c574 4380 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 4381 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 4382 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4383 */
AnnaBridge 145:64910690c574 4384 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_AWD1(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 4385 {
AnnaBridge 145:64910690c574 4386 return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD1_MST) == (LL_ADC_FLAG_AWD1_MST));
AnnaBridge 145:64910690c574 4387 }
AnnaBridge 145:64910690c574 4388
AnnaBridge 145:64910690c574 4389 /**
AnnaBridge 145:64910690c574 4390 * @brief Get flag multimode analog watchdog 1 of the ADC slave 1.
AnnaBridge 145:64910690c574 4391 * @rmtoll CSR AWD2 LL_ADC_IsActiveFlag_SLV1_AWD1
AnnaBridge 145:64910690c574 4392 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 4393 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 4394 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4395 */
AnnaBridge 145:64910690c574 4396 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_AWD1(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 4397 {
AnnaBridge 145:64910690c574 4398 return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD1_SLV1) == (LL_ADC_FLAG_AWD1_SLV1));
AnnaBridge 145:64910690c574 4399 }
AnnaBridge 145:64910690c574 4400
AnnaBridge 145:64910690c574 4401 /**
AnnaBridge 145:64910690c574 4402 * @brief Get flag multimode analog watchdog 1 of the ADC slave 2.
AnnaBridge 145:64910690c574 4403 * @rmtoll CSR AWD3 LL_ADC_IsActiveFlag_SLV2_AWD1
AnnaBridge 145:64910690c574 4404 * @param ADCxy_COMMON ADC common instance
AnnaBridge 145:64910690c574 4405 * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
AnnaBridge 145:64910690c574 4406 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4407 */
AnnaBridge 145:64910690c574 4408 __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_AWD1(ADC_Common_TypeDef *ADCxy_COMMON)
AnnaBridge 145:64910690c574 4409 {
AnnaBridge 145:64910690c574 4410 return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD1_SLV2) == (LL_ADC_FLAG_AWD1_SLV2));
AnnaBridge 145:64910690c574 4411 }
AnnaBridge 145:64910690c574 4412
AnnaBridge 145:64910690c574 4413
AnnaBridge 145:64910690c574 4414 /**
AnnaBridge 145:64910690c574 4415 * @}
AnnaBridge 145:64910690c574 4416 */
AnnaBridge 145:64910690c574 4417
AnnaBridge 145:64910690c574 4418 /** @defgroup ADC_LL_EF_IT_Management ADC IT management
AnnaBridge 145:64910690c574 4419 * @{
AnnaBridge 145:64910690c574 4420 */
AnnaBridge 145:64910690c574 4421
AnnaBridge 145:64910690c574 4422 /**
AnnaBridge 145:64910690c574 4423 * @brief Enable interruption ADC group regular end of unitary conversion
AnnaBridge 145:64910690c574 4424 * or end of sequence conversions, depending on
AnnaBridge 145:64910690c574 4425 * ADC configuration.
AnnaBridge 145:64910690c574 4426 * @note To configure flag of end of conversion,
AnnaBridge 145:64910690c574 4427 * use function @ref LL_ADC_REG_SetFlagEndOfConversion().
AnnaBridge 145:64910690c574 4428 * @rmtoll CR1 EOCIE LL_ADC_EnableIT_EOCS
AnnaBridge 145:64910690c574 4429 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4430 * @retval None
AnnaBridge 145:64910690c574 4431 */
AnnaBridge 145:64910690c574 4432 __STATIC_INLINE void LL_ADC_EnableIT_EOCS(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4433 {
AnnaBridge 145:64910690c574 4434 SET_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
AnnaBridge 145:64910690c574 4435 }
AnnaBridge 145:64910690c574 4436
AnnaBridge 145:64910690c574 4437 /**
AnnaBridge 145:64910690c574 4438 * @brief Enable ADC group regular interruption overrun.
AnnaBridge 145:64910690c574 4439 * @rmtoll CR1 OVRIE LL_ADC_EnableIT_OVR
AnnaBridge 145:64910690c574 4440 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4441 * @retval None
AnnaBridge 145:64910690c574 4442 */
AnnaBridge 145:64910690c574 4443 __STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4444 {
AnnaBridge 145:64910690c574 4445 SET_BIT(ADCx->CR1, LL_ADC_IT_OVR);
AnnaBridge 145:64910690c574 4446 }
AnnaBridge 145:64910690c574 4447
AnnaBridge 145:64910690c574 4448
AnnaBridge 145:64910690c574 4449 /**
AnnaBridge 145:64910690c574 4450 * @brief Enable interruption ADC group injected end of sequence conversions.
AnnaBridge 145:64910690c574 4451 * @rmtoll CR1 JEOCIE LL_ADC_EnableIT_JEOS
AnnaBridge 145:64910690c574 4452 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4453 * @retval None
AnnaBridge 145:64910690c574 4454 */
AnnaBridge 145:64910690c574 4455 __STATIC_INLINE void LL_ADC_EnableIT_JEOS(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4456 {
AnnaBridge 145:64910690c574 4457 /* Note: on this STM32 serie, there is no flag ADC group injected */
AnnaBridge 145:64910690c574 4458 /* end of unitary conversion. */
AnnaBridge 145:64910690c574 4459 /* Flag noted as "JEOC" is corresponding to flag "JEOS" */
AnnaBridge 145:64910690c574 4460 /* in other STM32 families). */
AnnaBridge 145:64910690c574 4461 SET_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
AnnaBridge 145:64910690c574 4462 }
AnnaBridge 145:64910690c574 4463
AnnaBridge 145:64910690c574 4464 /**
AnnaBridge 145:64910690c574 4465 * @brief Enable interruption ADC analog watchdog 1.
AnnaBridge 145:64910690c574 4466 * @rmtoll CR1 AWDIE LL_ADC_EnableIT_AWD1
AnnaBridge 145:64910690c574 4467 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4468 * @retval None
AnnaBridge 145:64910690c574 4469 */
AnnaBridge 145:64910690c574 4470 __STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4471 {
AnnaBridge 145:64910690c574 4472 SET_BIT(ADCx->CR1, LL_ADC_IT_AWD1);
AnnaBridge 145:64910690c574 4473 }
AnnaBridge 145:64910690c574 4474
AnnaBridge 145:64910690c574 4475 /**
AnnaBridge 145:64910690c574 4476 * @brief Disable interruption ADC group regular end of unitary conversion
AnnaBridge 145:64910690c574 4477 * or end of sequence conversions, depending on
AnnaBridge 145:64910690c574 4478 * ADC configuration.
AnnaBridge 145:64910690c574 4479 * @note To configure flag of end of conversion,
AnnaBridge 145:64910690c574 4480 * use function @ref LL_ADC_REG_SetFlagEndOfConversion().
AnnaBridge 145:64910690c574 4481 * @rmtoll CR1 EOCIE LL_ADC_DisableIT_EOCS
AnnaBridge 145:64910690c574 4482 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4483 * @retval None
AnnaBridge 145:64910690c574 4484 */
AnnaBridge 145:64910690c574 4485 __STATIC_INLINE void LL_ADC_DisableIT_EOCS(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4486 {
AnnaBridge 145:64910690c574 4487 CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
AnnaBridge 145:64910690c574 4488 }
AnnaBridge 145:64910690c574 4489
AnnaBridge 145:64910690c574 4490 /**
AnnaBridge 145:64910690c574 4491 * @brief Disable interruption ADC group regular overrun.
AnnaBridge 145:64910690c574 4492 * @rmtoll CR1 OVRIE LL_ADC_DisableIT_OVR
AnnaBridge 145:64910690c574 4493 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4494 * @retval None
AnnaBridge 145:64910690c574 4495 */
AnnaBridge 145:64910690c574 4496 __STATIC_INLINE void LL_ADC_DisableIT_OVR(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4497 {
AnnaBridge 145:64910690c574 4498 CLEAR_BIT(ADCx->CR1, LL_ADC_IT_OVR);
AnnaBridge 145:64910690c574 4499 }
AnnaBridge 145:64910690c574 4500
AnnaBridge 145:64910690c574 4501
AnnaBridge 145:64910690c574 4502 /**
AnnaBridge 145:64910690c574 4503 * @brief Disable interruption ADC group injected end of sequence conversions.
AnnaBridge 145:64910690c574 4504 * @rmtoll CR1 JEOCIE LL_ADC_EnableIT_JEOS
AnnaBridge 145:64910690c574 4505 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4506 * @retval None
AnnaBridge 145:64910690c574 4507 */
AnnaBridge 145:64910690c574 4508 __STATIC_INLINE void LL_ADC_DisableIT_JEOS(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4509 {
AnnaBridge 145:64910690c574 4510 /* Note: on this STM32 serie, there is no flag ADC group injected */
AnnaBridge 145:64910690c574 4511 /* end of unitary conversion. */
AnnaBridge 145:64910690c574 4512 /* Flag noted as "JEOC" is corresponding to flag "JEOS" */
AnnaBridge 145:64910690c574 4513 /* in other STM32 families). */
AnnaBridge 145:64910690c574 4514 CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
AnnaBridge 145:64910690c574 4515 }
AnnaBridge 145:64910690c574 4516
AnnaBridge 145:64910690c574 4517 /**
AnnaBridge 145:64910690c574 4518 * @brief Disable interruption ADC analog watchdog 1.
AnnaBridge 145:64910690c574 4519 * @rmtoll CR1 AWDIE LL_ADC_EnableIT_AWD1
AnnaBridge 145:64910690c574 4520 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4521 * @retval None
AnnaBridge 145:64910690c574 4522 */
AnnaBridge 145:64910690c574 4523 __STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4524 {
AnnaBridge 145:64910690c574 4525 CLEAR_BIT(ADCx->CR1, LL_ADC_IT_AWD1);
AnnaBridge 145:64910690c574 4526 }
AnnaBridge 145:64910690c574 4527
AnnaBridge 145:64910690c574 4528 /**
AnnaBridge 145:64910690c574 4529 * @brief Get state of interruption ADC group regular end of unitary conversion
AnnaBridge 145:64910690c574 4530 * or end of sequence conversions, depending on
AnnaBridge 145:64910690c574 4531 * ADC configuration.
AnnaBridge 145:64910690c574 4532 * @note To configure flag of end of conversion,
AnnaBridge 145:64910690c574 4533 * use function @ref LL_ADC_REG_SetFlagEndOfConversion().
AnnaBridge 145:64910690c574 4534 * (0: interrupt disabled, 1: interrupt enabled)
AnnaBridge 145:64910690c574 4535 * @rmtoll CR1 EOCIE LL_ADC_IsEnabledIT_EOCS
AnnaBridge 145:64910690c574 4536 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4537 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4538 */
AnnaBridge 145:64910690c574 4539 __STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOCS(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4540 {
AnnaBridge 145:64910690c574 4541 return (READ_BIT(ADCx->CR1, LL_ADC_IT_EOCS) == (LL_ADC_IT_EOCS));
AnnaBridge 145:64910690c574 4542 }
AnnaBridge 145:64910690c574 4543
AnnaBridge 145:64910690c574 4544 /**
AnnaBridge 145:64910690c574 4545 * @brief Get state of interruption ADC group regular overrun
AnnaBridge 145:64910690c574 4546 * (0: interrupt disabled, 1: interrupt enabled).
AnnaBridge 145:64910690c574 4547 * @rmtoll CR1 OVRIE LL_ADC_IsEnabledIT_OVR
AnnaBridge 145:64910690c574 4548 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4549 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4550 */
AnnaBridge 145:64910690c574 4551 __STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_OVR(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4552 {
AnnaBridge 145:64910690c574 4553 return (READ_BIT(ADCx->CR1, LL_ADC_IT_OVR) == (LL_ADC_IT_OVR));
AnnaBridge 145:64910690c574 4554 }
AnnaBridge 145:64910690c574 4555
AnnaBridge 145:64910690c574 4556
AnnaBridge 145:64910690c574 4557 /**
AnnaBridge 145:64910690c574 4558 * @brief Get state of interruption ADC group injected end of sequence conversions
AnnaBridge 145:64910690c574 4559 * (0: interrupt disabled, 1: interrupt enabled).
AnnaBridge 145:64910690c574 4560 * @rmtoll CR1 JEOCIE LL_ADC_EnableIT_JEOS
AnnaBridge 145:64910690c574 4561 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4562 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4563 */
AnnaBridge 145:64910690c574 4564 __STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_JEOS(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4565 {
AnnaBridge 145:64910690c574 4566 /* Note: on this STM32 serie, there is no flag ADC group injected */
AnnaBridge 145:64910690c574 4567 /* end of unitary conversion. */
AnnaBridge 145:64910690c574 4568 /* Flag noted as "JEOC" is corresponding to flag "JEOS" */
AnnaBridge 145:64910690c574 4569 /* in other STM32 families). */
AnnaBridge 145:64910690c574 4570 return (READ_BIT(ADCx->CR1, LL_ADC_IT_JEOS) == (LL_ADC_IT_JEOS));
AnnaBridge 145:64910690c574 4571 }
AnnaBridge 145:64910690c574 4572
AnnaBridge 145:64910690c574 4573 /**
AnnaBridge 145:64910690c574 4574 * @brief Get state of interruption ADC analog watchdog 1
AnnaBridge 145:64910690c574 4575 * (0: interrupt disabled, 1: interrupt enabled).
AnnaBridge 145:64910690c574 4576 * @rmtoll CR1 AWDIE LL_ADC_EnableIT_AWD1
AnnaBridge 145:64910690c574 4577 * @param ADCx ADC instance
AnnaBridge 145:64910690c574 4578 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 4579 */
AnnaBridge 145:64910690c574 4580 __STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(ADC_TypeDef *ADCx)
AnnaBridge 145:64910690c574 4581 {
AnnaBridge 145:64910690c574 4582 return (READ_BIT(ADCx->CR1, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1));
AnnaBridge 145:64910690c574 4583 }
AnnaBridge 145:64910690c574 4584
AnnaBridge 145:64910690c574 4585 /**
AnnaBridge 145:64910690c574 4586 * @}
AnnaBridge 145:64910690c574 4587 */
AnnaBridge 145:64910690c574 4588
AnnaBridge 145:64910690c574 4589 #if defined(USE_FULL_LL_DRIVER)
AnnaBridge 145:64910690c574 4590 /** @defgroup ADC_LL_EF_Init Initialization and de-initialization functions
AnnaBridge 145:64910690c574 4591 * @{
AnnaBridge 145:64910690c574 4592 */
AnnaBridge 145:64910690c574 4593
AnnaBridge 145:64910690c574 4594 /* Initialization of some features of ADC common parameters and multimode */
AnnaBridge 145:64910690c574 4595 ErrorStatus LL_ADC_CommonDeInit(ADC_Common_TypeDef *ADCxy_COMMON);
AnnaBridge 145:64910690c574 4596 ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct);
AnnaBridge 145:64910690c574 4597 void LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct);
AnnaBridge 145:64910690c574 4598
AnnaBridge 145:64910690c574 4599 /* De-initialization of ADC instance, ADC group regular and ADC group injected */
AnnaBridge 145:64910690c574 4600 /* (availability of ADC group injected depends on STM32 families) */
AnnaBridge 145:64910690c574 4601 ErrorStatus LL_ADC_DeInit(ADC_TypeDef *ADCx);
AnnaBridge 145:64910690c574 4602
AnnaBridge 145:64910690c574 4603 /* Initialization of some features of ADC instance */
AnnaBridge 145:64910690c574 4604 ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct);
AnnaBridge 145:64910690c574 4605 void LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct);
AnnaBridge 145:64910690c574 4606
AnnaBridge 145:64910690c574 4607 /* Initialization of some features of ADC instance and ADC group regular */
AnnaBridge 145:64910690c574 4608 ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);
AnnaBridge 145:64910690c574 4609 void LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);
AnnaBridge 145:64910690c574 4610
AnnaBridge 145:64910690c574 4611 /* Initialization of some features of ADC instance and ADC group injected */
AnnaBridge 145:64910690c574 4612 ErrorStatus LL_ADC_INJ_Init(ADC_TypeDef *ADCx, LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct);
AnnaBridge 145:64910690c574 4613 void LL_ADC_INJ_StructInit(LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct);
AnnaBridge 145:64910690c574 4614
AnnaBridge 145:64910690c574 4615 /**
AnnaBridge 145:64910690c574 4616 * @}
AnnaBridge 145:64910690c574 4617 */
AnnaBridge 145:64910690c574 4618 #endif /* USE_FULL_LL_DRIVER */
AnnaBridge 145:64910690c574 4619
AnnaBridge 145:64910690c574 4620 /**
AnnaBridge 145:64910690c574 4621 * @}
AnnaBridge 145:64910690c574 4622 */
AnnaBridge 145:64910690c574 4623
AnnaBridge 145:64910690c574 4624 /**
AnnaBridge 145:64910690c574 4625 * @}
AnnaBridge 145:64910690c574 4626 */
AnnaBridge 145:64910690c574 4627
AnnaBridge 145:64910690c574 4628 #endif /* ADC1 || ADC2 || ADC3 */
AnnaBridge 145:64910690c574 4629
AnnaBridge 145:64910690c574 4630 /**
AnnaBridge 145:64910690c574 4631 * @}
AnnaBridge 145:64910690c574 4632 */
AnnaBridge 145:64910690c574 4633
AnnaBridge 145:64910690c574 4634 #ifdef __cplusplus
AnnaBridge 145:64910690c574 4635 }
AnnaBridge 145:64910690c574 4636 #endif
AnnaBridge 145:64910690c574 4637
AnnaBridge 145:64910690c574 4638 #endif /* __STM32F2xx_LL_ADC_H */
AnnaBridge 145:64910690c574 4639
AnnaBridge 145:64910690c574 4640 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/