mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_MAX32620FTHR/TOOLCHAIN_IAR/pwrseq_regs.h@171:3a7713b1edbc, 2018-11-08 (annotated)

Committer:
AnnaBridge
Date:
Thu Nov 08 11:45:42 2018 +0000
Revision:
171:3a7713b1edbc
Parent:
TARGET_MAX32620FTHR/TARGET_Maxim/TARGET_MAX32620C/device/pwrseq_regs.h@167:84c0a372a020 
mbed library. Release version 164

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 167:84c0a372a020 1 /*******************************************************************************
AnnaBridge 167:84c0a372a020 2 * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.
AnnaBridge 167:84c0a372a020 3 *
AnnaBridge 167:84c0a372a020 4 * Permission is hereby granted, free of charge, to any person obtaining a
AnnaBridge 167:84c0a372a020 5 * copy of this software and associated documentation files (the "Software"),
AnnaBridge 167:84c0a372a020 6 * to deal in the Software without restriction, including without limitation
AnnaBridge 167:84c0a372a020 7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
AnnaBridge 167:84c0a372a020 8 * and/or sell copies of the Software, and to permit persons to whom the
AnnaBridge 167:84c0a372a020 9 * Software is furnished to do so, subject to the following conditions:
AnnaBridge 167:84c0a372a020 10 *
AnnaBridge 167:84c0a372a020 11 * The above copyright notice and this permission notice shall be included
AnnaBridge 167:84c0a372a020 12 * in all copies or substantial portions of the Software.
AnnaBridge 167:84c0a372a020 13 *
AnnaBridge 167:84c0a372a020 14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
AnnaBridge 167:84c0a372a020 15 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
AnnaBridge 167:84c0a372a020 16 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
AnnaBridge 167:84c0a372a020 17 * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES
AnnaBridge 167:84c0a372a020 18 * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
AnnaBridge 167:84c0a372a020 19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
AnnaBridge 167:84c0a372a020 20 * OTHER DEALINGS IN THE SOFTWARE.
AnnaBridge 167:84c0a372a020 21 *
AnnaBridge 167:84c0a372a020 22 * Except as contained in this notice, the name of Maxim Integrated
AnnaBridge 167:84c0a372a020 23 * Products, Inc. shall not be used except as stated in the Maxim Integrated
AnnaBridge 167:84c0a372a020 24 * Products, Inc. Branding Policy.
AnnaBridge 167:84c0a372a020 25 *
AnnaBridge 167:84c0a372a020 26 * The mere transfer of this software does not imply any licenses
AnnaBridge 167:84c0a372a020 27 * of trade secrets, proprietary technology, copyrights, patents,
AnnaBridge 167:84c0a372a020 28 * trademarks, maskwork rights, or any other form of intellectual
AnnaBridge 167:84c0a372a020 29 * property whatsoever. Maxim Integrated Products, Inc. retains all
AnnaBridge 167:84c0a372a020 30 * ownership rights.
AnnaBridge 167:84c0a372a020 31 *
AnnaBridge 167:84c0a372a020 32 * $Date: 2016-03-11 11:46:02 -0600 (Fri, 11 Mar 2016) $
AnnaBridge 167:84c0a372a020 33 * $Revision: 21838 $
AnnaBridge 167:84c0a372a020 34 *
AnnaBridge 167:84c0a372a020 35 ******************************************************************************/
AnnaBridge 167:84c0a372a020 36
AnnaBridge 167:84c0a372a020 37 #ifndef _MXC_PWRSEQ_REGS_H_
AnnaBridge 167:84c0a372a020 38 #define _MXC_PWRSEQ_REGS_H_
AnnaBridge 167:84c0a372a020 39
AnnaBridge 167:84c0a372a020 40 #ifdef __cplusplus
AnnaBridge 167:84c0a372a020 41 extern "C" {
AnnaBridge 167:84c0a372a020 42 #endif
AnnaBridge 167:84c0a372a020 43
AnnaBridge 167:84c0a372a020 44 #include <stdint.h>
AnnaBridge 167:84c0a372a020 45
AnnaBridge 167:84c0a372a020 46 /*
AnnaBridge 167:84c0a372a020 47 If types are not defined elsewhere (CMSIS) define them here
AnnaBridge 167:84c0a372a020 48 */
AnnaBridge 167:84c0a372a020 49 #ifndef __IO
AnnaBridge 167:84c0a372a020 50 #define __IO volatile
AnnaBridge 167:84c0a372a020 51 #endif
AnnaBridge 167:84c0a372a020 52 #ifndef __I
AnnaBridge 167:84c0a372a020 53 #define __I volatile const
AnnaBridge 167:84c0a372a020 54 #endif
AnnaBridge 167:84c0a372a020 55 #ifndef __O
AnnaBridge 167:84c0a372a020 56 #define __O volatile
AnnaBridge 167:84c0a372a020 57 #endif
AnnaBridge 167:84c0a372a020 58 #ifndef __RO
AnnaBridge 167:84c0a372a020 59 #define __RO volatile const
AnnaBridge 167:84c0a372a020 60 #endif
AnnaBridge 167:84c0a372a020 61
AnnaBridge 167:84c0a372a020 62
AnnaBridge 167:84c0a372a020 63 /*
AnnaBridge 167:84c0a372a020 64 Typedefed structure(s) for module registers (per instance or section) with direct 32-bit
AnnaBridge 167:84c0a372a020 65 access to each register in module.
AnnaBridge 167:84c0a372a020 66 */
AnnaBridge 167:84c0a372a020 67
AnnaBridge 167:84c0a372a020 68 /* Offset Register Description
AnnaBridge 167:84c0a372a020 69 ============= ============================================================================ */
AnnaBridge 167:84c0a372a020 70 typedef struct {
AnnaBridge 167:84c0a372a020 71 __IO uint32_t reg0; /* 0x0000 Power Sequencer Control Register 0 */
AnnaBridge 167:84c0a372a020 72 __IO uint32_t reg1; /* 0x0004 Power Sequencer Control Register 1 */
AnnaBridge 167:84c0a372a020 73 __IO uint32_t reg2; /* 0x0008 Power Sequencer Control Register 2 */
AnnaBridge 167:84c0a372a020 74 __IO uint32_t reg3; /* 0x000C Power Sequencer Control Register 3 */
AnnaBridge 167:84c0a372a020 75 __IO uint32_t reg4; /* 0x0010 Power Sequencer Control Register 4 (Internal Test Only) */
AnnaBridge 167:84c0a372a020 76 __IO uint32_t reg5; /* 0x0014 Power Sequencer Control Register 5 (Trim 0) */
AnnaBridge 167:84c0a372a020 77 __IO uint32_t reg6; /* 0x0018 Power Sequencer Control Register 6 (Trim 1) */
AnnaBridge 167:84c0a372a020 78 __IO uint32_t reg7; /* 0x001C Power Sequencer Control Register 7 (Trim 2) */
AnnaBridge 167:84c0a372a020 79 __IO uint32_t flags; /* 0x0020 Power Sequencer Flags */
AnnaBridge 167:84c0a372a020 80 __IO uint32_t msk_flags; /* 0x0024 Power Sequencer Flags Mask Register */
AnnaBridge 167:84c0a372a020 81 __RO uint32_t rsv028; /* 0x0028 */
AnnaBridge 167:84c0a372a020 82 __IO uint32_t wr_protect; /* 0x002C Critical Setting Write Protect Register */
AnnaBridge 167:84c0a372a020 83 __IO uint32_t retn_ctrl0; /* 0x0030 Retention Control Register 0 */
AnnaBridge 167:84c0a372a020 84 __IO uint32_t retn_ctrl1; /* 0x0034 Retention Control Register 1 */
AnnaBridge 167:84c0a372a020 85 __IO uint32_t pwr_misc; /* 0x0038 Power Misc Controls */
AnnaBridge 167:84c0a372a020 86 __IO uint32_t rtc_ctrl2; /* 0x003C RTC Misc Controls */
AnnaBridge 167:84c0a372a020 87 } mxc_pwrseq_regs_t;
AnnaBridge 167:84c0a372a020 88
AnnaBridge 167:84c0a372a020 89
AnnaBridge 167:84c0a372a020 90 /*
AnnaBridge 167:84c0a372a020 91 Register offsets for module PWRSEQ.
AnnaBridge 167:84c0a372a020 92 */
AnnaBridge 167:84c0a372a020 93
AnnaBridge 167:84c0a372a020 94 #define MXC_R_PWRSEQ_OFFS_REG0 ((uint32_t)0x00000000UL)
AnnaBridge 167:84c0a372a020 95 #define MXC_R_PWRSEQ_OFFS_REG1 ((uint32_t)0x00000004UL)
AnnaBridge 167:84c0a372a020 96 #define MXC_R_PWRSEQ_OFFS_REG2 ((uint32_t)0x00000008UL)
AnnaBridge 167:84c0a372a020 97 #define MXC_R_PWRSEQ_OFFS_REG3 ((uint32_t)0x0000000CUL)
AnnaBridge 167:84c0a372a020 98 #define MXC_R_PWRSEQ_OFFS_REG4 ((uint32_t)0x00000010UL)
AnnaBridge 167:84c0a372a020 99 #define MXC_R_PWRSEQ_OFFS_REG5 ((uint32_t)0x00000014UL)
AnnaBridge 167:84c0a372a020 100 #define MXC_R_PWRSEQ_OFFS_REG6 ((uint32_t)0x00000018UL)
AnnaBridge 167:84c0a372a020 101 #define MXC_R_PWRSEQ_OFFS_REG7 ((uint32_t)0x0000001CUL)
AnnaBridge 167:84c0a372a020 102 #define MXC_R_PWRSEQ_OFFS_FLAGS ((uint32_t)0x00000020UL)
AnnaBridge 167:84c0a372a020 103 #define MXC_R_PWRSEQ_OFFS_MSK_FLAGS ((uint32_t)0x00000024UL)
AnnaBridge 167:84c0a372a020 104 #define MXC_R_PWRSEQ_OFFS_WR_PROTECT ((uint32_t)0x0000002CUL)
AnnaBridge 167:84c0a372a020 105 #define MXC_R_PWRSEQ_OFFS_RETN_CTRL0 ((uint32_t)0x00000030UL)
AnnaBridge 167:84c0a372a020 106 #define MXC_R_PWRSEQ_OFFS_RETN_CTRL1 ((uint32_t)0x00000034UL)
AnnaBridge 167:84c0a372a020 107 #define MXC_R_PWRSEQ_OFFS_PWR_MISC ((uint32_t)0x00000038UL)
AnnaBridge 167:84c0a372a020 108 #define MXC_R_PWRSEQ_OFFS_RTC_CTRL2 ((uint32_t)0x0000003CUL)
AnnaBridge 167:84c0a372a020 109
AnnaBridge 167:84c0a372a020 110
AnnaBridge 167:84c0a372a020 111 /*
AnnaBridge 167:84c0a372a020 112 Field positions and masks for module PWRSEQ.
AnnaBridge 167:84c0a372a020 113 */
AnnaBridge 167:84c0a372a020 114
AnnaBridge 167:84c0a372a020 115 #define MXC_F_PWRSEQ_REG0_PWR_LP1_POS 0
AnnaBridge 167:84c0a372a020 116 #define MXC_F_PWRSEQ_REG0_PWR_LP1 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_LP1_POS))
AnnaBridge 167:84c0a372a020 117 #define MXC_F_PWRSEQ_REG0_PWR_FIRST_BOOT_POS 1
AnnaBridge 167:84c0a372a020 118 #define MXC_F_PWRSEQ_REG0_PWR_FIRST_BOOT ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_FIRST_BOOT_POS))
AnnaBridge 167:84c0a372a020 119 #define MXC_F_PWRSEQ_REG0_PWR_SYS_REBOOT_POS 2
AnnaBridge 167:84c0a372a020 120 #define MXC_F_PWRSEQ_REG0_PWR_SYS_REBOOT ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SYS_REBOOT_POS))
AnnaBridge 167:84c0a372a020 121 #define MXC_F_PWRSEQ_REG0_PWR_FLASHEN_RUN_POS 3
AnnaBridge 167:84c0a372a020 122 #define MXC_F_PWRSEQ_REG0_PWR_FLASHEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_FLASHEN_RUN_POS))
AnnaBridge 167:84c0a372a020 123 #define MXC_F_PWRSEQ_REG0_PWR_FLASHEN_SLP_POS 4
AnnaBridge 167:84c0a372a020 124 #define MXC_F_PWRSEQ_REG0_PWR_FLASHEN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_FLASHEN_SLP_POS))
AnnaBridge 167:84c0a372a020 125 #define MXC_F_PWRSEQ_REG0_PWR_RETREGEN_RUN_POS 5
AnnaBridge 167:84c0a372a020 126 #define MXC_F_PWRSEQ_REG0_PWR_RETREGEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_RETREGEN_RUN_POS))
AnnaBridge 167:84c0a372a020 127 #define MXC_F_PWRSEQ_REG0_PWR_RETREGEN_SLP_POS 6
AnnaBridge 167:84c0a372a020 128 #define MXC_F_PWRSEQ_REG0_PWR_RETREGEN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_RETREGEN_SLP_POS))
AnnaBridge 167:84c0a372a020 129 #define MXC_F_PWRSEQ_REG0_PWR_ROEN_RUN_POS 7
AnnaBridge 167:84c0a372a020 130 #define MXC_F_PWRSEQ_REG0_PWR_ROEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_ROEN_RUN_POS))
AnnaBridge 167:84c0a372a020 131 #define MXC_F_PWRSEQ_REG0_PWR_ROEN_SLP_POS 8
AnnaBridge 167:84c0a372a020 132 #define MXC_F_PWRSEQ_REG0_PWR_ROEN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_ROEN_SLP_POS))
AnnaBridge 167:84c0a372a020 133 #define MXC_F_PWRSEQ_REG0_PWR_NREN_RUN_POS 9
AnnaBridge 167:84c0a372a020 134 #define MXC_F_PWRSEQ_REG0_PWR_NREN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_NREN_RUN_POS))
AnnaBridge 167:84c0a372a020 135 #define MXC_F_PWRSEQ_REG0_PWR_NREN_SLP_POS 10
AnnaBridge 167:84c0a372a020 136 #define MXC_F_PWRSEQ_REG0_PWR_NREN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_NREN_SLP_POS))
AnnaBridge 167:84c0a372a020 137 #define MXC_F_PWRSEQ_REG0_PWR_RTCEN_RUN_POS 11
AnnaBridge 167:84c0a372a020 138 #define MXC_F_PWRSEQ_REG0_PWR_RTCEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_RTCEN_RUN_POS))
AnnaBridge 167:84c0a372a020 139 #define MXC_F_PWRSEQ_REG0_PWR_RTCEN_SLP_POS 12
AnnaBridge 167:84c0a372a020 140 #define MXC_F_PWRSEQ_REG0_PWR_RTCEN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_RTCEN_SLP_POS))
AnnaBridge 167:84c0a372a020 141 #define MXC_F_PWRSEQ_REG0_PWR_SVM12EN_RUN_POS 13
AnnaBridge 167:84c0a372a020 142 #define MXC_F_PWRSEQ_REG0_PWR_SVM12EN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SVM12EN_RUN_POS))
AnnaBridge 167:84c0a372a020 143 #define MXC_F_PWRSEQ_REG0_PWR_SVM18EN_RUN_POS 15
AnnaBridge 167:84c0a372a020 144 #define MXC_F_PWRSEQ_REG0_PWR_SVM18EN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SVM18EN_RUN_POS))
AnnaBridge 167:84c0a372a020 145 #define MXC_F_PWRSEQ_REG0_PWR_SVMRTCEN_RUN_POS 17
AnnaBridge 167:84c0a372a020 146 #define MXC_F_PWRSEQ_REG0_PWR_SVMRTCEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SVMRTCEN_RUN_POS))
AnnaBridge 167:84c0a372a020 147 #define MXC_F_PWRSEQ_REG0_PWR_SVM_VDDB_RUN_POS 19
AnnaBridge 167:84c0a372a020 148 #define MXC_F_PWRSEQ_REG0_PWR_SVM_VDDB_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SVM_VDDB_RUN_POS))
AnnaBridge 167:84c0a372a020 149 #define MXC_F_PWRSEQ_REG0_PWR_SVMTVDD12EN_RUN_POS 21
AnnaBridge 167:84c0a372a020 150 #define MXC_F_PWRSEQ_REG0_PWR_SVMTVDD12EN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_SVMTVDD12EN_RUN_POS))
AnnaBridge 167:84c0a372a020 151 #define MXC_F_PWRSEQ_REG0_PWR_VDD12_SWEN_RUN_POS 23
AnnaBridge 167:84c0a372a020 152 #define MXC_F_PWRSEQ_REG0_PWR_VDD12_SWEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_VDD12_SWEN_RUN_POS))
AnnaBridge 167:84c0a372a020 153 #define MXC_F_PWRSEQ_REG0_PWR_VDD12_SWEN_SLP_POS 24
AnnaBridge 167:84c0a372a020 154 #define MXC_F_PWRSEQ_REG0_PWR_VDD12_SWEN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_VDD12_SWEN_SLP_POS))
AnnaBridge 167:84c0a372a020 155 #define MXC_F_PWRSEQ_REG0_PWR_VDD18_SWEN_RUN_POS 25
AnnaBridge 167:84c0a372a020 156 #define MXC_F_PWRSEQ_REG0_PWR_VDD18_SWEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_VDD18_SWEN_RUN_POS))
AnnaBridge 167:84c0a372a020 157 #define MXC_F_PWRSEQ_REG0_PWR_VDD18_SWEN_SLP_POS 26
AnnaBridge 167:84c0a372a020 158 #define MXC_F_PWRSEQ_REG0_PWR_VDD18_SWEN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_VDD18_SWEN_SLP_POS))
AnnaBridge 167:84c0a372a020 159 #define MXC_F_PWRSEQ_REG0_PWR_TVDD12_SWEN_RUN_POS 27
AnnaBridge 167:84c0a372a020 160 #define MXC_F_PWRSEQ_REG0_PWR_TVDD12_SWEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_TVDD12_SWEN_RUN_POS))
AnnaBridge 167:84c0a372a020 161 #define MXC_F_PWRSEQ_REG0_PWR_TVDD12_SWEN_SLP_POS 28
AnnaBridge 167:84c0a372a020 162 #define MXC_F_PWRSEQ_REG0_PWR_TVDD12_SWEN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_TVDD12_SWEN_SLP_POS))
AnnaBridge 167:84c0a372a020 163 #define MXC_F_PWRSEQ_REG0_PWR_RCEN_RUN_POS 29
AnnaBridge 167:84c0a372a020 164 #define MXC_F_PWRSEQ_REG0_PWR_RCEN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_RCEN_RUN_POS))
AnnaBridge 167:84c0a372a020 165 #define MXC_F_PWRSEQ_REG0_PWR_RCEN_SLP_POS 30
AnnaBridge 167:84c0a372a020 166 #define MXC_F_PWRSEQ_REG0_PWR_RCEN_SLP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_RCEN_SLP_POS))
AnnaBridge 167:84c0a372a020 167 #define MXC_F_PWRSEQ_REG0_PWR_OSC_SELECT_POS 31
AnnaBridge 167:84c0a372a020 168 #define MXC_F_PWRSEQ_REG0_PWR_OSC_SELECT ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG0_PWR_OSC_SELECT_POS))
AnnaBridge 167:84c0a372a020 169
AnnaBridge 167:84c0a372a020 170 #define MXC_F_PWRSEQ_REG1_PWR_CLR_IO_EVENT_LATCH_POS 0
AnnaBridge 167:84c0a372a020 171 #define MXC_F_PWRSEQ_REG1_PWR_CLR_IO_EVENT_LATCH ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_CLR_IO_EVENT_LATCH_POS))
AnnaBridge 167:84c0a372a020 172 #define MXC_F_PWRSEQ_REG1_PWR_CLR_IO_CFG_LATCH_POS 1
AnnaBridge 167:84c0a372a020 173 #define MXC_F_PWRSEQ_REG1_PWR_CLR_IO_CFG_LATCH ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_CLR_IO_CFG_LATCH_POS))
AnnaBridge 167:84c0a372a020 174 #define MXC_F_PWRSEQ_REG1_PWR_MBUS_GATE_POS 2
AnnaBridge 167:84c0a372a020 175 #define MXC_F_PWRSEQ_REG1_PWR_MBUS_GATE ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_MBUS_GATE_POS))
AnnaBridge 167:84c0a372a020 176 #define MXC_F_PWRSEQ_REG1_PWR_DISCHARGE_EN_POS 3
AnnaBridge 167:84c0a372a020 177 #define MXC_F_PWRSEQ_REG1_PWR_DISCHARGE_EN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_DISCHARGE_EN_POS))
AnnaBridge 167:84c0a372a020 178 #define MXC_F_PWRSEQ_REG1_PWR_TVDD12_WELL_POS 4
AnnaBridge 167:84c0a372a020 179 #define MXC_F_PWRSEQ_REG1_PWR_TVDD12_WELL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_TVDD12_WELL_POS))
AnnaBridge 167:84c0a372a020 180 #define MXC_F_PWRSEQ_REG1_PWR_SRAM_NWELL_SW_POS 5
AnnaBridge 167:84c0a372a020 181 #define MXC_F_PWRSEQ_REG1_PWR_SRAM_NWELL_SW ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_SRAM_NWELL_SW_POS))
AnnaBridge 167:84c0a372a020 182 #define MXC_F_PWRSEQ_REG1_PWR_AUTO_MBUS_GATE_POS 6
AnnaBridge 167:84c0a372a020 183 #define MXC_F_PWRSEQ_REG1_PWR_AUTO_MBUS_GATE ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_AUTO_MBUS_GATE_POS))
AnnaBridge 167:84c0a372a020 184 #define MXC_F_PWRSEQ_REG1_PWR_SVM_VDDIO_EN_RUN_POS 8
AnnaBridge 167:84c0a372a020 185 #define MXC_F_PWRSEQ_REG1_PWR_SVM_VDDIO_EN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_SVM_VDDIO_EN_RUN_POS))
AnnaBridge 167:84c0a372a020 186 #define MXC_F_PWRSEQ_REG1_PWR_SVM_VDDIOH_EN_RUN_POS 10
AnnaBridge 167:84c0a372a020 187 #define MXC_F_PWRSEQ_REG1_PWR_SVM_VDDIOH_EN_RUN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_SVM_VDDIOH_EN_RUN_POS))
AnnaBridge 167:84c0a372a020 188 #define MXC_F_PWRSEQ_REG1_PWR_RETREG_SRC_V12_POS 12
AnnaBridge 167:84c0a372a020 189 #define MXC_F_PWRSEQ_REG1_PWR_RETREG_SRC_V12 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_RETREG_SRC_V12_POS))
AnnaBridge 167:84c0a372a020 190 #define MXC_F_PWRSEQ_REG1_PWR_RETREG_SRC_VRTC_POS 13
AnnaBridge 167:84c0a372a020 191 #define MXC_F_PWRSEQ_REG1_PWR_RETREG_SRC_VRTC ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_RETREG_SRC_VRTC_POS))
AnnaBridge 167:84c0a372a020 192 #define MXC_F_PWRSEQ_REG1_PWR_RETREG_SRC_V18_POS 14
AnnaBridge 167:84c0a372a020 193 #define MXC_F_PWRSEQ_REG1_PWR_RETREG_SRC_V18 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_RETREG_SRC_V18_POS))
AnnaBridge 167:84c0a372a020 194 #define MXC_F_PWRSEQ_REG1_PWR_VDDIO_EN_ISO_POR_POS 16
AnnaBridge 167:84c0a372a020 195 #define MXC_F_PWRSEQ_REG1_PWR_VDDIO_EN_ISO_POR ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_VDDIO_EN_ISO_POR_POS))
AnnaBridge 167:84c0a372a020 196 #define MXC_F_PWRSEQ_REG1_PWR_VDDIOH_EN_ISO_POR_POS 17
AnnaBridge 167:84c0a372a020 197 #define MXC_F_PWRSEQ_REG1_PWR_VDDIOH_EN_ISO_POR ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_VDDIOH_EN_ISO_POR_POS))
AnnaBridge 167:84c0a372a020 198 #define MXC_F_PWRSEQ_REG1_PWR_LP0_CORE_RESUME_EN_POS 18
AnnaBridge 167:84c0a372a020 199 #define MXC_F_PWRSEQ_REG1_PWR_LP0_CORE_RESUME_EN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_LP0_CORE_RESUME_EN_POS))
AnnaBridge 167:84c0a372a020 200 #define MXC_F_PWRSEQ_REG1_PWR_LP1_CORE_RSTN_EN_POS 19
AnnaBridge 167:84c0a372a020 201 #define MXC_F_PWRSEQ_REG1_PWR_LP1_CORE_RSTN_EN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG1_PWR_LP1_CORE_RSTN_EN_POS))
AnnaBridge 167:84c0a372a020 202
AnnaBridge 167:84c0a372a020 203 #define MXC_F_PWRSEQ_REG2_PWR_VDD12_HYST_POS 0
AnnaBridge 167:84c0a372a020 204 #define MXC_F_PWRSEQ_REG2_PWR_VDD12_HYST ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG2_PWR_VDD12_HYST_POS))
AnnaBridge 167:84c0a372a020 205 #define MXC_F_PWRSEQ_REG2_PWR_VDD18_HYST_POS 2
AnnaBridge 167:84c0a372a020 206 #define MXC_F_PWRSEQ_REG2_PWR_VDD18_HYST ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG2_PWR_VDD18_HYST_POS))
AnnaBridge 167:84c0a372a020 207 #define MXC_F_PWRSEQ_REG2_PWR_VRTC_HYST_POS 4
AnnaBridge 167:84c0a372a020 208 #define MXC_F_PWRSEQ_REG2_PWR_VRTC_HYST ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG2_PWR_VRTC_HYST_POS))
AnnaBridge 167:84c0a372a020 209 #define MXC_F_PWRSEQ_REG2_PWR_VDDB_HYST_POS 6
AnnaBridge 167:84c0a372a020 210 #define MXC_F_PWRSEQ_REG2_PWR_VDDB_HYST ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG2_PWR_VDDB_HYST_POS))
AnnaBridge 167:84c0a372a020 211 #define MXC_F_PWRSEQ_REG2_PWR_TVDD12_HYST_POS 8
AnnaBridge 167:84c0a372a020 212 #define MXC_F_PWRSEQ_REG2_PWR_TVDD12_HYST ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG2_PWR_TVDD12_HYST_POS))
AnnaBridge 167:84c0a372a020 213 #define MXC_F_PWRSEQ_REG2_PWR_VDDIO_HYST_POS 10
AnnaBridge 167:84c0a372a020 214 #define MXC_F_PWRSEQ_REG2_PWR_VDDIO_HYST ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG2_PWR_VDDIO_HYST_POS))
AnnaBridge 167:84c0a372a020 215 #define MXC_F_PWRSEQ_REG2_PWR_VDDIOH_HYST_POS 12
AnnaBridge 167:84c0a372a020 216 #define MXC_F_PWRSEQ_REG2_PWR_VDDIOH_HYST ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG2_PWR_VDDIOH_HYST_POS))
AnnaBridge 167:84c0a372a020 217
AnnaBridge 167:84c0a372a020 218 #define MXC_F_PWRSEQ_REG3_PWR_ROSEL_POS 0
AnnaBridge 167:84c0a372a020 219 #define MXC_F_PWRSEQ_REG3_PWR_ROSEL ((uint32_t)(0x00000007UL << MXC_F_PWRSEQ_REG3_PWR_ROSEL_POS))
AnnaBridge 167:84c0a372a020 220 #define MXC_F_PWRSEQ_REG3_PWR_FLTRROSEL_POS 3
AnnaBridge 167:84c0a372a020 221 #define MXC_F_PWRSEQ_REG3_PWR_FLTRROSEL ((uint32_t)(0x00000007UL << MXC_F_PWRSEQ_REG3_PWR_FLTRROSEL_POS))
AnnaBridge 167:84c0a372a020 222 #define MXC_F_PWRSEQ_REG3_PWR_SVM_CLK_MUX_POS 6
AnnaBridge 167:84c0a372a020 223 #define MXC_F_PWRSEQ_REG3_PWR_SVM_CLK_MUX ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG3_PWR_SVM_CLK_MUX_POS))
AnnaBridge 167:84c0a372a020 224 #define MXC_F_PWRSEQ_REG3_PWR_RO_CLK_MUX_POS 8
AnnaBridge 167:84c0a372a020 225 #define MXC_F_PWRSEQ_REG3_PWR_RO_CLK_MUX ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG3_PWR_RO_CLK_MUX_POS))
AnnaBridge 167:84c0a372a020 226 #define MXC_F_PWRSEQ_REG3_PWR_FAILSEL_POS 10
AnnaBridge 167:84c0a372a020 227 #define MXC_F_PWRSEQ_REG3_PWR_FAILSEL ((uint32_t)(0x00000007UL << MXC_F_PWRSEQ_REG3_PWR_FAILSEL_POS))
AnnaBridge 167:84c0a372a020 228 #define MXC_F_PWRSEQ_REG3_PWR_RO_DIV_POS 16
AnnaBridge 167:84c0a372a020 229 #define MXC_F_PWRSEQ_REG3_PWR_RO_DIV ((uint32_t)(0x00000007UL << MXC_F_PWRSEQ_REG3_PWR_RO_DIV_POS))
AnnaBridge 167:84c0a372a020 230 #define MXC_F_PWRSEQ_REG3_PWR_RC_DIV_POS 20
AnnaBridge 167:84c0a372a020 231 #define MXC_F_PWRSEQ_REG3_PWR_RC_DIV ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG3_PWR_RC_DIV_POS))
AnnaBridge 167:84c0a372a020 232
AnnaBridge 167:84c0a372a020 233 #define MXC_F_PWRSEQ_REG4_PWR_TM_PS_2_GPIO_POS 0
AnnaBridge 167:84c0a372a020 234 #define MXC_F_PWRSEQ_REG4_PWR_TM_PS_2_GPIO ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_TM_PS_2_GPIO_POS))
AnnaBridge 167:84c0a372a020 235 #define MXC_F_PWRSEQ_REG4_PWR_TM_FAST_TIMERS_POS 1
AnnaBridge 167:84c0a372a020 236 #define MXC_F_PWRSEQ_REG4_PWR_TM_FAST_TIMERS ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_TM_FAST_TIMERS_POS))
AnnaBridge 167:84c0a372a020 237 #define MXC_F_PWRSEQ_REG4_PWR_USB_DIS_COMP_POS 3
AnnaBridge 167:84c0a372a020 238 #define MXC_F_PWRSEQ_REG4_PWR_USB_DIS_COMP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_USB_DIS_COMP_POS))
AnnaBridge 167:84c0a372a020 239 #define MXC_F_PWRSEQ_REG4_PWR_RO_TSTCLK_EN_POS 4
AnnaBridge 167:84c0a372a020 240 #define MXC_F_PWRSEQ_REG4_PWR_RO_TSTCLK_EN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_RO_TSTCLK_EN_POS))
AnnaBridge 167:84c0a372a020 241 #define MXC_F_PWRSEQ_REG4_PWR_NR_CLK_GATE_EN_POS 5
AnnaBridge 167:84c0a372a020 242 #define MXC_F_PWRSEQ_REG4_PWR_NR_CLK_GATE_EN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_NR_CLK_GATE_EN_POS))
AnnaBridge 167:84c0a372a020 243 #define MXC_F_PWRSEQ_REG4_PWR_EXT_CLK_IN_EN_POS 6
AnnaBridge 167:84c0a372a020 244 #define MXC_F_PWRSEQ_REG4_PWR_EXT_CLK_IN_EN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_EXT_CLK_IN_EN_POS))
AnnaBridge 167:84c0a372a020 245 #define MXC_F_PWRSEQ_REG4_PWR_PSEQ_32K_EN_POS 7
AnnaBridge 167:84c0a372a020 246 #define MXC_F_PWRSEQ_REG4_PWR_PSEQ_32K_EN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_PSEQ_32K_EN_POS))
AnnaBridge 167:84c0a372a020 247 #define MXC_F_PWRSEQ_REG4_PWR_RTC_MUX_POS 8
AnnaBridge 167:84c0a372a020 248 #define MXC_F_PWRSEQ_REG4_PWR_RTC_MUX ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_RTC_MUX_POS))
AnnaBridge 167:84c0a372a020 249 #define MXC_F_PWRSEQ_REG4_PWR_RETREG_TRIM_LP1_EN_POS 9
AnnaBridge 167:84c0a372a020 250 #define MXC_F_PWRSEQ_REG4_PWR_RETREG_TRIM_LP1_EN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_RETREG_TRIM_LP1_EN_POS))
AnnaBridge 167:84c0a372a020 251 #define MXC_F_PWRSEQ_REG4_PWR_USB_XVR_TST_EN_POS 10
AnnaBridge 167:84c0a372a020 252 #define MXC_F_PWRSEQ_REG4_PWR_USB_XVR_TST_EN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG4_PWR_USB_XVR_TST_EN_POS))
AnnaBridge 167:84c0a372a020 253
AnnaBridge 167:84c0a372a020 254 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_SVM_BG_POS 0
AnnaBridge 167:84c0a372a020 255 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_SVM_BG ((uint32_t)(0x000001FFUL << MXC_F_PWRSEQ_REG5_PWR_TRIM_SVM_BG_POS))
AnnaBridge 167:84c0a372a020 256 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_BIAS_POS 9
AnnaBridge 167:84c0a372a020 257 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_BIAS ((uint32_t)(0x0000003FUL << MXC_F_PWRSEQ_REG5_PWR_TRIM_BIAS_POS))
AnnaBridge 167:84c0a372a020 258 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_RETREG_5_0_POS 15
AnnaBridge 167:84c0a372a020 259 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_RETREG_5_0 ((uint32_t)(0x0000003FUL << MXC_F_PWRSEQ_REG5_PWR_TRIM_RETREG_5_0_POS))
AnnaBridge 167:84c0a372a020 260 #define MXC_F_PWRSEQ_REG5_PWR_RTC_TRIM_POS 21
AnnaBridge 167:84c0a372a020 261 #define MXC_F_PWRSEQ_REG5_PWR_RTC_TRIM ((uint32_t)(0x0000000FUL << MXC_F_PWRSEQ_REG5_PWR_RTC_TRIM_POS))
AnnaBridge 167:84c0a372a020 262 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_RETREG_7_6_POS 25
AnnaBridge 167:84c0a372a020 263 #define MXC_F_PWRSEQ_REG5_PWR_TRIM_RETREG_7_6 ((uint32_t)(0x00000003UL << MXC_F_PWRSEQ_REG5_PWR_TRIM_RETREG_7_6_POS))
AnnaBridge 167:84c0a372a020 264
AnnaBridge 167:84c0a372a020 265 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_BIAS_POS 0
AnnaBridge 167:84c0a372a020 266 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_BIAS ((uint32_t)(0x00000007UL << MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_BIAS_POS))
AnnaBridge 167:84c0a372a020 267 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_PM_RES_POS 3
AnnaBridge 167:84c0a372a020 268 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_PM_RES ((uint32_t)(0x0000000FUL << MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_PM_RES_POS))
AnnaBridge 167:84c0a372a020 269 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_DM_RES_POS 7
AnnaBridge 167:84c0a372a020 270 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_DM_RES ((uint32_t)(0x0000000FUL << MXC_F_PWRSEQ_REG6_PWR_TRIM_USB_DM_RES_POS))
AnnaBridge 167:84c0a372a020 271 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_OSC_VREF_POS 11
AnnaBridge 167:84c0a372a020 272 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_OSC_VREF ((uint32_t)(0x000001FFUL << MXC_F_PWRSEQ_REG6_PWR_TRIM_OSC_VREF_POS))
AnnaBridge 167:84c0a372a020 273 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_CRYPTO_OSC_POS 20
AnnaBridge 167:84c0a372a020 274 #define MXC_F_PWRSEQ_REG6_PWR_TRIM_CRYPTO_OSC ((uint32_t)(0x000001FFUL << MXC_F_PWRSEQ_REG6_PWR_TRIM_CRYPTO_OSC_POS))
AnnaBridge 167:84c0a372a020 275
AnnaBridge 167:84c0a372a020 276 #define MXC_F_PWRSEQ_REG7_PWR_FLASH_PD_LOOKAHEAD_POS 0
AnnaBridge 167:84c0a372a020 277 #define MXC_F_PWRSEQ_REG7_PWR_FLASH_PD_LOOKAHEAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_REG7_PWR_FLASH_PD_LOOKAHEAD_POS))
AnnaBridge 167:84c0a372a020 278 #define MXC_F_PWRSEQ_REG7_PWR_TRIM_RC_POS 16
AnnaBridge 167:84c0a372a020 279 #define MXC_F_PWRSEQ_REG7_PWR_TRIM_RC ((uint32_t)(0x0000FFFFUL << MXC_F_PWRSEQ_REG7_PWR_TRIM_RC_POS))
AnnaBridge 167:84c0a372a020 280
AnnaBridge 167:84c0a372a020 281 #define MXC_F_PWRSEQ_FLAGS_PWR_FIRST_BOOT_POS 0
AnnaBridge 167:84c0a372a020 282 #define MXC_F_PWRSEQ_FLAGS_PWR_FIRST_BOOT ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_FIRST_BOOT_POS))
AnnaBridge 167:84c0a372a020 283 #define MXC_F_PWRSEQ_FLAGS_PWR_SYS_REBOOT_POS 1
AnnaBridge 167:84c0a372a020 284 #define MXC_F_PWRSEQ_FLAGS_PWR_SYS_REBOOT ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_SYS_REBOOT_POS))
AnnaBridge 167:84c0a372a020 285 #define MXC_F_PWRSEQ_FLAGS_PWR_POWER_FAIL_POS 2
AnnaBridge 167:84c0a372a020 286 #define MXC_F_PWRSEQ_FLAGS_PWR_POWER_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_POWER_FAIL_POS))
AnnaBridge 167:84c0a372a020 287 #define MXC_F_PWRSEQ_FLAGS_PWR_BOOT_FAIL_POS 3
AnnaBridge 167:84c0a372a020 288 #define MXC_F_PWRSEQ_FLAGS_PWR_BOOT_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_BOOT_FAIL_POS))
AnnaBridge 167:84c0a372a020 289 #define MXC_F_PWRSEQ_FLAGS_PWR_FLASH_DISCHARGE_POS 4
AnnaBridge 167:84c0a372a020 290 #define MXC_F_PWRSEQ_FLAGS_PWR_FLASH_DISCHARGE ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_FLASH_DISCHARGE_POS))
AnnaBridge 167:84c0a372a020 291 #define MXC_F_PWRSEQ_FLAGS_PWR_IOWAKEUP_POS 5
AnnaBridge 167:84c0a372a020 292 #define MXC_F_PWRSEQ_FLAGS_PWR_IOWAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_IOWAKEUP_POS))
AnnaBridge 167:84c0a372a020 293 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD12_RST_BAD_POS 6
AnnaBridge 167:84c0a372a020 294 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD12_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VDD12_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 295 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD18_RST_BAD_POS 7
AnnaBridge 167:84c0a372a020 296 #define MXC_F_PWRSEQ_FLAGS_PWR_VDD18_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VDD18_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 297 #define MXC_F_PWRSEQ_FLAGS_PWR_VRTC_RST_BAD_POS 8
AnnaBridge 167:84c0a372a020 298 #define MXC_F_PWRSEQ_FLAGS_PWR_VRTC_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VRTC_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 299 #define MXC_F_PWRSEQ_FLAGS_PWR_VDDB_RST_BAD_POS 9
AnnaBridge 167:84c0a372a020 300 #define MXC_F_PWRSEQ_FLAGS_PWR_VDDB_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VDDB_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 301 #define MXC_F_PWRSEQ_FLAGS_PWR_TVDD12_RST_BAD_POS 10
AnnaBridge 167:84c0a372a020 302 #define MXC_F_PWRSEQ_FLAGS_PWR_TVDD12_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_TVDD12_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 303 #define MXC_F_PWRSEQ_FLAGS_PWR_POR18Z_FAIL_LATCH_POS 11
AnnaBridge 167:84c0a372a020 304 #define MXC_F_PWRSEQ_FLAGS_PWR_POR18Z_FAIL_LATCH ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_POR18Z_FAIL_LATCH_POS))
AnnaBridge 167:84c0a372a020 305 #define MXC_F_PWRSEQ_FLAGS_RTC_CMPR0_POS 12
AnnaBridge 167:84c0a372a020 306 #define MXC_F_PWRSEQ_FLAGS_RTC_CMPR0 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_RTC_CMPR0_POS))
AnnaBridge 167:84c0a372a020 307 #define MXC_F_PWRSEQ_FLAGS_RTC_CMPR1_POS 13
AnnaBridge 167:84c0a372a020 308 #define MXC_F_PWRSEQ_FLAGS_RTC_CMPR1 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_RTC_CMPR1_POS))
AnnaBridge 167:84c0a372a020 309 #define MXC_F_PWRSEQ_FLAGS_RTC_PRESCALE_CMP_POS 14
AnnaBridge 167:84c0a372a020 310 #define MXC_F_PWRSEQ_FLAGS_RTC_PRESCALE_CMP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_RTC_PRESCALE_CMP_POS))
AnnaBridge 167:84c0a372a020 311 #define MXC_F_PWRSEQ_FLAGS_RTC_ROLLOVER_POS 15
AnnaBridge 167:84c0a372a020 312 #define MXC_F_PWRSEQ_FLAGS_RTC_ROLLOVER ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_RTC_ROLLOVER_POS))
AnnaBridge 167:84c0a372a020 313 #define MXC_F_PWRSEQ_FLAGS_PWR_USB_PLUG_WAKEUP_POS 16
AnnaBridge 167:84c0a372a020 314 #define MXC_F_PWRSEQ_FLAGS_PWR_USB_PLUG_WAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_USB_PLUG_WAKEUP_POS))
AnnaBridge 167:84c0a372a020 315 #define MXC_F_PWRSEQ_FLAGS_PWR_USB_REMOVE_WAKEUP_POS 17
AnnaBridge 167:84c0a372a020 316 #define MXC_F_PWRSEQ_FLAGS_PWR_USB_REMOVE_WAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_USB_REMOVE_WAKEUP_POS))
AnnaBridge 167:84c0a372a020 317 #define MXC_F_PWRSEQ_FLAGS_PWR_TVDD12_BAD_POS 18
AnnaBridge 167:84c0a372a020 318 #define MXC_F_PWRSEQ_FLAGS_PWR_TVDD12_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_TVDD12_BAD_POS))
AnnaBridge 167:84c0a372a020 319 #define MXC_F_PWRSEQ_FLAGS_PWR_VDDIO_RST_BAD_POS 19
AnnaBridge 167:84c0a372a020 320 #define MXC_F_PWRSEQ_FLAGS_PWR_VDDIO_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VDDIO_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 321 #define MXC_F_PWRSEQ_FLAGS_PWR_VDDIOH_RST_BAD_POS 20
AnnaBridge 167:84c0a372a020 322 #define MXC_F_PWRSEQ_FLAGS_PWR_VDDIOH_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_VDDIOH_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 323 #define MXC_F_PWRSEQ_FLAGS_PWR_ISOZ_VDDIO_FAIL_POS 21
AnnaBridge 167:84c0a372a020 324 #define MXC_F_PWRSEQ_FLAGS_PWR_ISOZ_VDDIO_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_ISOZ_VDDIO_FAIL_POS))
AnnaBridge 167:84c0a372a020 325 #define MXC_F_PWRSEQ_FLAGS_PWR_ISOZ_VDDIOH_FAIL_POS 22
AnnaBridge 167:84c0a372a020 326 #define MXC_F_PWRSEQ_FLAGS_PWR_ISOZ_VDDIOH_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_ISOZ_VDDIOH_FAIL_POS))
AnnaBridge 167:84c0a372a020 327 #define MXC_F_PWRSEQ_FLAGS_PWR_NANORING_WAKEUP_FLAG_POS 23
AnnaBridge 167:84c0a372a020 328 #define MXC_F_PWRSEQ_FLAGS_PWR_NANORING_WAKEUP_FLAG ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_NANORING_WAKEUP_FLAG_POS))
AnnaBridge 167:84c0a372a020 329 #define MXC_F_PWRSEQ_FLAGS_PWR_WATCHDOG_RSTN_FLAG_POS 24
AnnaBridge 167:84c0a372a020 330 #define MXC_F_PWRSEQ_FLAGS_PWR_WATCHDOG_RSTN_FLAG ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_FLAGS_PWR_WATCHDOG_RSTN_FLAG_POS))
AnnaBridge 167:84c0a372a020 331
AnnaBridge 167:84c0a372a020 332 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_SYS_REBOOT_POS 1
AnnaBridge 167:84c0a372a020 333 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_SYS_REBOOT ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_SYS_REBOOT_POS))
AnnaBridge 167:84c0a372a020 334 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_POWER_FAIL_POS 2
AnnaBridge 167:84c0a372a020 335 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_POWER_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_POWER_FAIL_POS))
AnnaBridge 167:84c0a372a020 336 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_BOOT_FAIL_POS 3
AnnaBridge 167:84c0a372a020 337 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_BOOT_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_BOOT_FAIL_POS))
AnnaBridge 167:84c0a372a020 338 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_FLASH_DISCHARGE_POS 4
AnnaBridge 167:84c0a372a020 339 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_FLASH_DISCHARGE ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_FLASH_DISCHARGE_POS))
AnnaBridge 167:84c0a372a020 340 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_IOWAKEUP_POS 5
AnnaBridge 167:84c0a372a020 341 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_IOWAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_IOWAKEUP_POS))
AnnaBridge 167:84c0a372a020 342 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD12_RST_BAD_POS 6
AnnaBridge 167:84c0a372a020 343 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD12_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD12_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 344 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD18_RST_BAD_POS 7
AnnaBridge 167:84c0a372a020 345 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD18_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDD18_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 346 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VRTC_RST_BAD_POS 8
AnnaBridge 167:84c0a372a020 347 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VRTC_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VRTC_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 348 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDDB_RST_BAD_POS 9
AnnaBridge 167:84c0a372a020 349 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDDB_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDDB_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 350 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_TVDD12_RST_BAD_POS 10
AnnaBridge 167:84c0a372a020 351 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_TVDD12_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_TVDD12_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 352 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_POR18Z_FAIL_LATCH_POS 11
AnnaBridge 167:84c0a372a020 353 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_POR18Z_FAIL_LATCH ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_POR18Z_FAIL_LATCH_POS))
AnnaBridge 167:84c0a372a020 354 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_CMPR0_POS 12
AnnaBridge 167:84c0a372a020 355 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_CMPR0 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_RTC_CMPR0_POS))
AnnaBridge 167:84c0a372a020 356 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_CMPR1_POS 13
AnnaBridge 167:84c0a372a020 357 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_CMPR1 ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_RTC_CMPR1_POS))
AnnaBridge 167:84c0a372a020 358 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_PRESCALE_CMP_POS 14
AnnaBridge 167:84c0a372a020 359 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_PRESCALE_CMP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_RTC_PRESCALE_CMP_POS))
AnnaBridge 167:84c0a372a020 360 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_ROLLOVER_POS 15
AnnaBridge 167:84c0a372a020 361 #define MXC_F_PWRSEQ_MSK_FLAGS_RTC_ROLLOVER ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_RTC_ROLLOVER_POS))
AnnaBridge 167:84c0a372a020 362 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_USB_PLUG_WAKEUP_POS 16
AnnaBridge 167:84c0a372a020 363 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_USB_PLUG_WAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_USB_PLUG_WAKEUP_POS))
AnnaBridge 167:84c0a372a020 364 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_USB_REMOVE_WAKEUP_POS 17
AnnaBridge 167:84c0a372a020 365 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_USB_REMOVE_WAKEUP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_USB_REMOVE_WAKEUP_POS))
AnnaBridge 167:84c0a372a020 366 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_TVDD12_BAD_POS 18
AnnaBridge 167:84c0a372a020 367 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_TVDD12_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_TVDD12_BAD_POS))
AnnaBridge 167:84c0a372a020 368 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDDIO_RST_BAD_POS 19
AnnaBridge 167:84c0a372a020 369 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDDIO_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDDIO_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 370 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDDIOH_RST_BAD_POS 20
AnnaBridge 167:84c0a372a020 371 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDDIOH_RST_BAD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_VDDIOH_RST_BAD_POS))
AnnaBridge 167:84c0a372a020 372 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_ISOZ_VDDIO_FAIL_POS 21
AnnaBridge 167:84c0a372a020 373 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_ISOZ_VDDIO_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_ISOZ_VDDIO_FAIL_POS))
AnnaBridge 167:84c0a372a020 374 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_ISOZ_VDDIOH_FAIL_POS 22
AnnaBridge 167:84c0a372a020 375 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_ISOZ_VDDIOH_FAIL ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_ISOZ_VDDIOH_FAIL_POS))
AnnaBridge 167:84c0a372a020 376 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_NANORING_WAKEUP_FLAG_POS 23
AnnaBridge 167:84c0a372a020 377 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_NANORING_WAKEUP_FLAG ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_NANORING_WAKEUP_FLAG_POS))
AnnaBridge 167:84c0a372a020 378 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_WATCHDOG_RSTN_FLAG_POS 24
AnnaBridge 167:84c0a372a020 379 #define MXC_F_PWRSEQ_MSK_FLAGS_PWR_WATCHDOG_RSTN_FLAG ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_MSK_FLAGS_PWR_WATCHDOG_RSTN_FLAG_POS))
AnnaBridge 167:84c0a372a020 380
AnnaBridge 167:84c0a372a020 381 #define MXC_F_PWRSEQ_WR_PROTECT_BYPASS_SEQ_POS 0
AnnaBridge 167:84c0a372a020 382 #define MXC_F_PWRSEQ_WR_PROTECT_BYPASS_SEQ ((uint32_t)(0x000000FFUL << MXC_F_PWRSEQ_WR_PROTECT_BYPASS_SEQ_POS))
AnnaBridge 167:84c0a372a020 383 #define MXC_F_PWRSEQ_WR_PROTECT_RTC_SEQ_POS 8
AnnaBridge 167:84c0a372a020 384 #define MXC_F_PWRSEQ_WR_PROTECT_RTC_SEQ ((uint32_t)(0x000000FFUL << MXC_F_PWRSEQ_WR_PROTECT_RTC_SEQ_POS))
AnnaBridge 167:84c0a372a020 385 #define MXC_F_PWRSEQ_WR_PROTECT_RTC_POS 28
AnnaBridge 167:84c0a372a020 386 #define MXC_F_PWRSEQ_WR_PROTECT_RTC ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_WR_PROTECT_RTC_POS))
AnnaBridge 167:84c0a372a020 387 #define MXC_F_PWRSEQ_WR_PROTECT_INFO_POS 29
AnnaBridge 167:84c0a372a020 388 #define MXC_F_PWRSEQ_WR_PROTECT_INFO ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_WR_PROTECT_INFO_POS))
AnnaBridge 167:84c0a372a020 389 #define MXC_F_PWRSEQ_WR_PROTECT_BYPASS_POS 30
AnnaBridge 167:84c0a372a020 390 #define MXC_F_PWRSEQ_WR_PROTECT_BYPASS ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_WR_PROTECT_BYPASS_POS))
AnnaBridge 167:84c0a372a020 391 #define MXC_F_PWRSEQ_WR_PROTECT_WP_POS 31
AnnaBridge 167:84c0a372a020 392 #define MXC_F_PWRSEQ_WR_PROTECT_WP ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_WR_PROTECT_WP_POS))
AnnaBridge 167:84c0a372a020 393
AnnaBridge 167:84c0a372a020 394 #define MXC_F_PWRSEQ_RETN_CTRL0_RETN_CTRL_EN_POS 0
AnnaBridge 167:84c0a372a020 395 #define MXC_F_PWRSEQ_RETN_CTRL0_RETN_CTRL_EN ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_RETN_CTRL0_RETN_CTRL_EN_POS))
AnnaBridge 167:84c0a372a020 396 #define MXC_F_PWRSEQ_RETN_CTRL0_RC_REL_CCG_EARLY_POS 1
AnnaBridge 167:84c0a372a020 397 #define MXC_F_PWRSEQ_RETN_CTRL0_RC_REL_CCG_EARLY ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_RETN_CTRL0_RC_REL_CCG_EARLY_POS))
AnnaBridge 167:84c0a372a020 398 #define MXC_F_PWRSEQ_RETN_CTRL0_RC_USE_FLC_TWK_POS 2
AnnaBridge 167:84c0a372a020 399 #define MXC_F_PWRSEQ_RETN_CTRL0_RC_USE_FLC_TWK ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_RETN_CTRL0_RC_USE_FLC_TWK_POS))
AnnaBridge 167:84c0a372a020 400 #define MXC_F_PWRSEQ_RETN_CTRL0_RC_POLL_FLASH_POS 3
AnnaBridge 167:84c0a372a020 401 #define MXC_F_PWRSEQ_RETN_CTRL0_RC_POLL_FLASH ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_RETN_CTRL0_RC_POLL_FLASH_POS))
AnnaBridge 167:84c0a372a020 402 #define MXC_F_PWRSEQ_RETN_CTRL0_RESTORE_OVERRIDE_POS 4
AnnaBridge 167:84c0a372a020 403 #define MXC_F_PWRSEQ_RETN_CTRL0_RESTORE_OVERRIDE ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_RETN_CTRL0_RESTORE_OVERRIDE_POS))
AnnaBridge 167:84c0a372a020 404
AnnaBridge 167:84c0a372a020 405 #define MXC_F_PWRSEQ_RETN_CTRL1_RC_TWK_POS 0
AnnaBridge 167:84c0a372a020 406 #define MXC_F_PWRSEQ_RETN_CTRL1_RC_TWK ((uint32_t)(0x0000000FUL << MXC_F_PWRSEQ_RETN_CTRL1_RC_TWK_POS))
AnnaBridge 167:84c0a372a020 407 #define MXC_F_PWRSEQ_RETN_CTRL1_SRAM_FMS_POS 4
AnnaBridge 167:84c0a372a020 408 #define MXC_F_PWRSEQ_RETN_CTRL1_SRAM_FMS ((uint32_t)(0x0000000FUL << MXC_F_PWRSEQ_RETN_CTRL1_SRAM_FMS_POS))
AnnaBridge 167:84c0a372a020 409
AnnaBridge 167:84c0a372a020 410 #define MXC_F_PWRSEQ_PWR_MISC_INVERT_4_MASK_BITS_POS 0
AnnaBridge 167:84c0a372a020 411 #define MXC_F_PWRSEQ_PWR_MISC_INVERT_4_MASK_BITS ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_PWR_MISC_INVERT_4_MASK_BITS_POS))
AnnaBridge 167:84c0a372a020 412
AnnaBridge 167:84c0a372a020 413 #define MXC_F_PWRSEQ_RTC_CTRL2_TIMER_ASYNC_RD_POS 0
AnnaBridge 167:84c0a372a020 414 #define MXC_F_PWRSEQ_RTC_CTRL2_TIMER_ASYNC_RD ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_RTC_CTRL2_TIMER_ASYNC_RD_POS))
AnnaBridge 167:84c0a372a020 415 #define MXC_F_PWRSEQ_RTC_CTRL2_TIMER_ASYNC_WR_POS 1
AnnaBridge 167:84c0a372a020 416 #define MXC_F_PWRSEQ_RTC_CTRL2_TIMER_ASYNC_WR ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_RTC_CTRL2_TIMER_ASYNC_WR_POS))
AnnaBridge 167:84c0a372a020 417 #define MXC_F_PWRSEQ_RTC_CTRL2_TIMER_AUTO_UPDATE_POS 2
AnnaBridge 167:84c0a372a020 418 #define MXC_F_PWRSEQ_RTC_CTRL2_TIMER_AUTO_UPDATE ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_RTC_CTRL2_TIMER_AUTO_UPDATE_POS))
AnnaBridge 167:84c0a372a020 419 #define MXC_F_PWRSEQ_RTC_CTRL2_SSB_PERFORMANCE_POS 3
AnnaBridge 167:84c0a372a020 420 #define MXC_F_PWRSEQ_RTC_CTRL2_SSB_PERFORMANCE ((uint32_t)(0x00000001UL << MXC_F_PWRSEQ_RTC_CTRL2_SSB_PERFORMANCE_POS))
AnnaBridge 167:84c0a372a020 421 #define MXC_F_PWRSEQ_RTC_CTRL2_CFG_LOCK_POS 24
AnnaBridge 167:84c0a372a020 422 #define MXC_F_PWRSEQ_RTC_CTRL2_CFG_LOCK ((uint32_t)(0x000000FFUL << MXC_F_PWRSEQ_RTC_CTRL2_CFG_LOCK_POS))
AnnaBridge 167:84c0a372a020 423
AnnaBridge 167:84c0a372a020 424
AnnaBridge 167:84c0a372a020 425
AnnaBridge 167:84c0a372a020 426 #ifdef __cplusplus
AnnaBridge 167:84c0a372a020 427 }
AnnaBridge 167:84c0a372a020 428 #endif
AnnaBridge 167:84c0a372a020 429
AnnaBridge 167:84c0a372a020 430 #endif /* _MXC_PWRSEQ_REGS_H_ */
AnnaBridge 167:84c0a372a020 431