mbed official / mbed-dev

Dependents:   Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more

Committer:
AnnaBridge
Date:
Wed Feb 20 22:31:08 2019 +0000
Revision:
189:f392fc9709a3
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 189:f392fc9709a3 1 /**
AnnaBridge 189:f392fc9709a3 2 ******************************************************************************
AnnaBridge 189:f392fc9709a3 3 * @file stm32f4xx_hal_tim_ex.h
AnnaBridge 189:f392fc9709a3 4 * @author MCD Application Team
AnnaBridge 189:f392fc9709a3 5 * @brief Header file of TIM HAL Extension module.
AnnaBridge 189:f392fc9709a3 6 ******************************************************************************
AnnaBridge 189:f392fc9709a3 7 * @attention
AnnaBridge 189:f392fc9709a3 8 *
AnnaBridge 189:f392fc9709a3 9 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
AnnaBridge 189:f392fc9709a3 10 *
AnnaBridge 189:f392fc9709a3 11 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 189:f392fc9709a3 12 * are permitted provided that the following conditions are met:
AnnaBridge 189:f392fc9709a3 13 * 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge 189:f392fc9709a3 14 * this list of conditions and the following disclaimer.
AnnaBridge 189:f392fc9709a3 15 * 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge 189:f392fc9709a3 16 * this list of conditions and the following disclaimer in the documentation
AnnaBridge 189:f392fc9709a3 17 * and/or other materials provided with the distribution.
AnnaBridge 189:f392fc9709a3 18 * 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge 189:f392fc9709a3 19 * may be used to endorse or promote products derived from this software
AnnaBridge 189:f392fc9709a3 20 * without specific prior written permission.
AnnaBridge 189:f392fc9709a3 21 *
AnnaBridge 189:f392fc9709a3 22 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge 189:f392fc9709a3 23 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge 189:f392fc9709a3 24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 189:f392fc9709a3 25 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge 189:f392fc9709a3 26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge 189:f392fc9709a3 27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge 189:f392fc9709a3 28 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge 189:f392fc9709a3 29 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge 189:f392fc9709a3 30 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge 189:f392fc9709a3 31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 189:f392fc9709a3 32 *
AnnaBridge 189:f392fc9709a3 33 ******************************************************************************
AnnaBridge 189:f392fc9709a3 34 */
AnnaBridge 189:f392fc9709a3 35
AnnaBridge 189:f392fc9709a3 36 /* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge 189:f392fc9709a3 37 #ifndef __STM32F4xx_HAL_TIM_EX_H
AnnaBridge 189:f392fc9709a3 38 #define __STM32F4xx_HAL_TIM_EX_H
AnnaBridge 189:f392fc9709a3 39
AnnaBridge 189:f392fc9709a3 40 #ifdef __cplusplus
AnnaBridge 189:f392fc9709a3 41 extern "C" {
AnnaBridge 189:f392fc9709a3 42 #endif
AnnaBridge 189:f392fc9709a3 43
AnnaBridge 189:f392fc9709a3 44 /* Includes ------------------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 45 #include "stm32f4xx_hal_def.h"
AnnaBridge 189:f392fc9709a3 46
AnnaBridge 189:f392fc9709a3 47 /** @addtogroup STM32F4xx_HAL_Driver
AnnaBridge 189:f392fc9709a3 48 * @{
AnnaBridge 189:f392fc9709a3 49 */
AnnaBridge 189:f392fc9709a3 50
AnnaBridge 189:f392fc9709a3 51 /** @addtogroup TIMEx
AnnaBridge 189:f392fc9709a3 52 * @{
AnnaBridge 189:f392fc9709a3 53 */
AnnaBridge 189:f392fc9709a3 54
AnnaBridge 189:f392fc9709a3 55 /* Exported types ------------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 56 /** @defgroup TIMEx_Exported_Types TIM Exported Types
AnnaBridge 189:f392fc9709a3 57 * @{
AnnaBridge 189:f392fc9709a3 58 */
AnnaBridge 189:f392fc9709a3 59
AnnaBridge 189:f392fc9709a3 60 /**
AnnaBridge 189:f392fc9709a3 61 * @brief TIM Hall sensor Configuration Structure definition
AnnaBridge 189:f392fc9709a3 62 */
AnnaBridge 189:f392fc9709a3 63
AnnaBridge 189:f392fc9709a3 64 typedef struct
AnnaBridge 189:f392fc9709a3 65 {
AnnaBridge 189:f392fc9709a3 66
AnnaBridge 189:f392fc9709a3 67 uint32_t IC1Polarity; /*!< Specifies the active edge of the input signal.
AnnaBridge 189:f392fc9709a3 68 This parameter can be a value of @ref TIM_Input_Capture_Polarity */
AnnaBridge 189:f392fc9709a3 69
AnnaBridge 189:f392fc9709a3 70 uint32_t IC1Prescaler; /*!< Specifies the Input Capture Prescaler.
AnnaBridge 189:f392fc9709a3 71 This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
AnnaBridge 189:f392fc9709a3 72
AnnaBridge 189:f392fc9709a3 73 uint32_t IC1Filter; /*!< Specifies the input capture filter.
AnnaBridge 189:f392fc9709a3 74 This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
AnnaBridge 189:f392fc9709a3 75
AnnaBridge 189:f392fc9709a3 76 uint32_t Commutation_Delay; /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
AnnaBridge 189:f392fc9709a3 77 This parameter can be a number between Min_Data = 0x0000U and Max_Data = 0xFFFFU */
AnnaBridge 189:f392fc9709a3 78 } TIM_HallSensor_InitTypeDef;
AnnaBridge 189:f392fc9709a3 79
AnnaBridge 189:f392fc9709a3 80 /**
AnnaBridge 189:f392fc9709a3 81 * @brief TIM Master configuration Structure definition
AnnaBridge 189:f392fc9709a3 82 */
AnnaBridge 189:f392fc9709a3 83 typedef struct {
AnnaBridge 189:f392fc9709a3 84 uint32_t MasterOutputTrigger; /*!< Trigger output (TRGO) selection.
AnnaBridge 189:f392fc9709a3 85 This parameter can be a value of @ref TIM_Master_Mode_Selection */
AnnaBridge 189:f392fc9709a3 86
AnnaBridge 189:f392fc9709a3 87 uint32_t MasterSlaveMode; /*!< Master/slave mode selection.
AnnaBridge 189:f392fc9709a3 88 This parameter can be a value of @ref TIM_Master_Slave_Mode */
AnnaBridge 189:f392fc9709a3 89 }TIM_MasterConfigTypeDef;
AnnaBridge 189:f392fc9709a3 90
AnnaBridge 189:f392fc9709a3 91 /**
AnnaBridge 189:f392fc9709a3 92 * @brief TIM Break and Dead time configuration Structure definition
AnnaBridge 189:f392fc9709a3 93 */
AnnaBridge 189:f392fc9709a3 94 typedef struct
AnnaBridge 189:f392fc9709a3 95 {
AnnaBridge 189:f392fc9709a3 96 uint32_t OffStateRunMode; /*!< TIM off state in run mode.
AnnaBridge 189:f392fc9709a3 97 This parameter can be a value of @ref TIM_OSSR_Off_State_Selection_for_Run_mode_state */
AnnaBridge 189:f392fc9709a3 98 uint32_t OffStateIDLEMode; /*!< TIM off state in IDLE mode.
AnnaBridge 189:f392fc9709a3 99 This parameter can be a value of @ref TIM_OSSI_Off_State_Selection_for_Idle_mode_state */
AnnaBridge 189:f392fc9709a3 100 uint32_t LockLevel; /*!< TIM Lock level.
AnnaBridge 189:f392fc9709a3 101 This parameter can be a value of @ref TIM_Lock_level */
AnnaBridge 189:f392fc9709a3 102 uint32_t DeadTime; /*!< TIM dead Time.
AnnaBridge 189:f392fc9709a3 103 This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF */
AnnaBridge 189:f392fc9709a3 104 uint32_t BreakState; /*!< TIM Break State.
AnnaBridge 189:f392fc9709a3 105 This parameter can be a value of @ref TIM_Break_Input_enable_disable */
AnnaBridge 189:f392fc9709a3 106 uint32_t BreakPolarity; /*!< TIM Break input polarity.
AnnaBridge 189:f392fc9709a3 107 This parameter can be a value of @ref TIM_Break_Polarity */
AnnaBridge 189:f392fc9709a3 108 uint32_t AutomaticOutput; /*!< TIM Automatic Output Enable state.
AnnaBridge 189:f392fc9709a3 109 This parameter can be a value of @ref TIM_AOE_Bit_Set_Reset */
AnnaBridge 189:f392fc9709a3 110 }TIM_BreakDeadTimeConfigTypeDef;
AnnaBridge 189:f392fc9709a3 111 /**
AnnaBridge 189:f392fc9709a3 112 * @}
AnnaBridge 189:f392fc9709a3 113 */
AnnaBridge 189:f392fc9709a3 114
AnnaBridge 189:f392fc9709a3 115 /* Exported constants --------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 116 /** @defgroup TIMEx_Exported_Constants TIM Exported Constants
AnnaBridge 189:f392fc9709a3 117 * @{
AnnaBridge 189:f392fc9709a3 118 */
AnnaBridge 189:f392fc9709a3 119
AnnaBridge 189:f392fc9709a3 120 /** @defgroup TIMEx_Remap TIM Remap
AnnaBridge 189:f392fc9709a3 121 * @{
AnnaBridge 189:f392fc9709a3 122 */
AnnaBridge 189:f392fc9709a3 123 #define TIM_TIM2_TIM8_TRGO 0x00000000U
AnnaBridge 189:f392fc9709a3 124 #define TIM_TIM2_ETH_PTP 0x00000400U
AnnaBridge 189:f392fc9709a3 125 #define TIM_TIM2_USBFS_SOF 0x00000800U
AnnaBridge 189:f392fc9709a3 126 #define TIM_TIM2_USBHS_SOF 0x00000C00U
AnnaBridge 189:f392fc9709a3 127 #define TIM_TIM5_GPIO 0x00000000U
AnnaBridge 189:f392fc9709a3 128 #define TIM_TIM5_LSI 0x00000040U
AnnaBridge 189:f392fc9709a3 129 #define TIM_TIM5_LSE 0x00000080U
AnnaBridge 189:f392fc9709a3 130 #define TIM_TIM5_RTC 0x000000C0U
AnnaBridge 189:f392fc9709a3 131 #define TIM_TIM11_GPIO 0x00000000U
AnnaBridge 189:f392fc9709a3 132 #define TIM_TIM11_HSE 0x00000002U
AnnaBridge 189:f392fc9709a3 133
AnnaBridge 189:f392fc9709a3 134 #if defined(STM32F413xx) || defined(STM32F423xx)
AnnaBridge 189:f392fc9709a3 135 #define TIM_TIM9_TIM3_TRGO 0x10000000U
AnnaBridge 189:f392fc9709a3 136 #define TIM_TIM9_LPTIM 0x10000010U
AnnaBridge 189:f392fc9709a3 137 #define TIM_TIM5_TIM3_TRGO 0x10000000U
AnnaBridge 189:f392fc9709a3 138 #define TIM_TIM5_LPTIM 0x10000008U
AnnaBridge 189:f392fc9709a3 139 #define TIM_TIM1_TIM3_TRGO 0x10000000U
AnnaBridge 189:f392fc9709a3 140 #define TIM_TIM1_LPTIM 0x10000004U
AnnaBridge 189:f392fc9709a3 141 #endif /* STM32F413xx | STM32F423xx */
AnnaBridge 189:f392fc9709a3 142
AnnaBridge 189:f392fc9709a3 143 #if defined (STM32F446xx)
AnnaBridge 189:f392fc9709a3 144 #define TIM_TIM11_SPDIFRX 0x00000001U
AnnaBridge 189:f392fc9709a3 145 #endif /* STM32F446xx */
AnnaBridge 189:f392fc9709a3 146 /**
AnnaBridge 189:f392fc9709a3 147 * @}
AnnaBridge 189:f392fc9709a3 148 */
AnnaBridge 189:f392fc9709a3 149
AnnaBridge 189:f392fc9709a3 150 #if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F413xx) || defined(STM32F423xx)
AnnaBridge 189:f392fc9709a3 151 /** @defgroup TIMEx_SystemBreakInput TIM System Break Input
AnnaBridge 189:f392fc9709a3 152 * @{
AnnaBridge 189:f392fc9709a3 153 */
AnnaBridge 189:f392fc9709a3 154 #define TIM_SYSTEMBREAKINPUT_HARDFAULT 0x00000001U /* Core Lockup lock output(Hardfault) is connected to Break Input of TIM1 and TIM8 */
AnnaBridge 189:f392fc9709a3 155 #define TIM_SYSTEMBREAKINPUT_PVD 0x00000004U /* PVD Interrupt is connected to Break Input of TIM1 and TIM8 */
AnnaBridge 189:f392fc9709a3 156 #define TIM_SYSTEMBREAKINPUT_HARDFAULT_PVD 0x00000005U /* Core Lockup lock output(Hardfault) and PVD Interrupt are connected to Break Input of TIM1 and TIM8 */
AnnaBridge 189:f392fc9709a3 157 /**
AnnaBridge 189:f392fc9709a3 158 * @}
AnnaBridge 189:f392fc9709a3 159 */
AnnaBridge 189:f392fc9709a3 160 #endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx || STM32F413xx || STM32F423xx */
AnnaBridge 189:f392fc9709a3 161
AnnaBridge 189:f392fc9709a3 162 /**
AnnaBridge 189:f392fc9709a3 163 * @}
AnnaBridge 189:f392fc9709a3 164 */
AnnaBridge 189:f392fc9709a3 165 /* Exported macro ------------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 166 /* Exported functions --------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 167 /** @addtogroup TIMEx_Exported_Functions
AnnaBridge 189:f392fc9709a3 168 * @{
AnnaBridge 189:f392fc9709a3 169 */
AnnaBridge 189:f392fc9709a3 170
AnnaBridge 189:f392fc9709a3 171 /** @addtogroup TIMEx_Exported_Functions_Group1
AnnaBridge 189:f392fc9709a3 172 * @{
AnnaBridge 189:f392fc9709a3 173 */
AnnaBridge 189:f392fc9709a3 174 /* Timer Hall Sensor functions **********************************************/
AnnaBridge 189:f392fc9709a3 175 HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef* htim, TIM_HallSensor_InitTypeDef* sConfig);
AnnaBridge 189:f392fc9709a3 176 HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef* htim);
AnnaBridge 189:f392fc9709a3 177
AnnaBridge 189:f392fc9709a3 178 void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* htim);
AnnaBridge 189:f392fc9709a3 179 void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef* htim);
AnnaBridge 189:f392fc9709a3 180
AnnaBridge 189:f392fc9709a3 181 /* Blocking mode: Polling */
AnnaBridge 189:f392fc9709a3 182 HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef* htim);
AnnaBridge 189:f392fc9709a3 183 HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef* htim);
AnnaBridge 189:f392fc9709a3 184 /* Non-Blocking mode: Interrupt */
AnnaBridge 189:f392fc9709a3 185 HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef* htim);
AnnaBridge 189:f392fc9709a3 186 HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef* htim);
AnnaBridge 189:f392fc9709a3 187 /* Non-Blocking mode: DMA */
AnnaBridge 189:f392fc9709a3 188 HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef* htim, uint32_t *pData, uint16_t Length);
AnnaBridge 189:f392fc9709a3 189 HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef* htim);
AnnaBridge 189:f392fc9709a3 190 /**
AnnaBridge 189:f392fc9709a3 191 * @}
AnnaBridge 189:f392fc9709a3 192 */
AnnaBridge 189:f392fc9709a3 193
AnnaBridge 189:f392fc9709a3 194 /** @addtogroup TIMEx_Exported_Functions_Group2
AnnaBridge 189:f392fc9709a3 195 * @{
AnnaBridge 189:f392fc9709a3 196 */
AnnaBridge 189:f392fc9709a3 197 /* Timer Complementary Output Compare functions *****************************/
AnnaBridge 189:f392fc9709a3 198 /* Blocking mode: Polling */
AnnaBridge 189:f392fc9709a3 199 HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef* htim, uint32_t Channel);
AnnaBridge 189:f392fc9709a3 200 HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef* htim, uint32_t Channel);
AnnaBridge 189:f392fc9709a3 201
AnnaBridge 189:f392fc9709a3 202 /* Non-Blocking mode: Interrupt */
AnnaBridge 189:f392fc9709a3 203 HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef* htim, uint32_t Channel);
AnnaBridge 189:f392fc9709a3 204 HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef* htim, uint32_t Channel);
AnnaBridge 189:f392fc9709a3 205
AnnaBridge 189:f392fc9709a3 206 /* Non-Blocking mode: DMA */
AnnaBridge 189:f392fc9709a3 207 HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef* htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
AnnaBridge 189:f392fc9709a3 208 HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef* htim, uint32_t Channel);
AnnaBridge 189:f392fc9709a3 209 /**
AnnaBridge 189:f392fc9709a3 210 * @}
AnnaBridge 189:f392fc9709a3 211 */
AnnaBridge 189:f392fc9709a3 212
AnnaBridge 189:f392fc9709a3 213 /** @addtogroup TIMEx_Exported_Functions_Group3
AnnaBridge 189:f392fc9709a3 214 * @{
AnnaBridge 189:f392fc9709a3 215 */
AnnaBridge 189:f392fc9709a3 216 /* Timer Complementary PWM functions ****************************************/
AnnaBridge 189:f392fc9709a3 217 /* Blocking mode: Polling */
AnnaBridge 189:f392fc9709a3 218 HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef* htim, uint32_t Channel);
AnnaBridge 189:f392fc9709a3 219 HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef* htim, uint32_t Channel);
AnnaBridge 189:f392fc9709a3 220
AnnaBridge 189:f392fc9709a3 221 /* Non-Blocking mode: Interrupt */
AnnaBridge 189:f392fc9709a3 222 HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef* htim, uint32_t Channel);
AnnaBridge 189:f392fc9709a3 223 HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef* htim, uint32_t Channel);
AnnaBridge 189:f392fc9709a3 224 /* Non-Blocking mode: DMA */
AnnaBridge 189:f392fc9709a3 225 HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef* htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
AnnaBridge 189:f392fc9709a3 226 HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef* htim, uint32_t Channel);
AnnaBridge 189:f392fc9709a3 227 /**
AnnaBridge 189:f392fc9709a3 228 * @}
AnnaBridge 189:f392fc9709a3 229 */
AnnaBridge 189:f392fc9709a3 230
AnnaBridge 189:f392fc9709a3 231 /** @addtogroup TIMEx_Exported_Functions_Group4
AnnaBridge 189:f392fc9709a3 232 * @{
AnnaBridge 189:f392fc9709a3 233 */
AnnaBridge 189:f392fc9709a3 234 /* Timer Complementary One Pulse functions **********************************/
AnnaBridge 189:f392fc9709a3 235 /* Blocking mode: Polling */
AnnaBridge 189:f392fc9709a3 236 HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef* htim, uint32_t OutputChannel);
AnnaBridge 189:f392fc9709a3 237 HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef* htim, uint32_t OutputChannel);
AnnaBridge 189:f392fc9709a3 238
AnnaBridge 189:f392fc9709a3 239 /* Non-Blocking mode: Interrupt */
AnnaBridge 189:f392fc9709a3 240 HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef* htim, uint32_t OutputChannel);
AnnaBridge 189:f392fc9709a3 241 HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef* htim, uint32_t OutputChannel);
AnnaBridge 189:f392fc9709a3 242 /**
AnnaBridge 189:f392fc9709a3 243 * @}
AnnaBridge 189:f392fc9709a3 244 */
AnnaBridge 189:f392fc9709a3 245
AnnaBridge 189:f392fc9709a3 246 /** @addtogroup TIMEx_Exported_Functions_Group5
AnnaBridge 189:f392fc9709a3 247 * @{
AnnaBridge 189:f392fc9709a3 248 */
AnnaBridge 189:f392fc9709a3 249 /* Extension Control functions ************************************************/
AnnaBridge 189:f392fc9709a3 250 HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent(TIM_HandleTypeDef* htim, uint32_t InputTrigger, uint32_t CommutationSource);
AnnaBridge 189:f392fc9709a3 251 HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_IT(TIM_HandleTypeDef* htim, uint32_t InputTrigger, uint32_t CommutationSource);
AnnaBridge 189:f392fc9709a3 252 HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_DMA(TIM_HandleTypeDef* htim, uint32_t InputTrigger, uint32_t CommutationSource);
AnnaBridge 189:f392fc9709a3 253 HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef* htim, TIM_MasterConfigTypeDef * sMasterConfig);
AnnaBridge 189:f392fc9709a3 254 HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef* htim, TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig);
AnnaBridge 189:f392fc9709a3 255 HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef* htim, uint32_t Remap);
AnnaBridge 189:f392fc9709a3 256 /**
AnnaBridge 189:f392fc9709a3 257 * @}
AnnaBridge 189:f392fc9709a3 258 */
AnnaBridge 189:f392fc9709a3 259
AnnaBridge 189:f392fc9709a3 260 /** @addtogroup TIMEx_Exported_Functions_Group6
AnnaBridge 189:f392fc9709a3 261 * @{
AnnaBridge 189:f392fc9709a3 262 */
AnnaBridge 189:f392fc9709a3 263 /* Extension Callback *********************************************************/
AnnaBridge 189:f392fc9709a3 264 void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef* htim);
AnnaBridge 189:f392fc9709a3 265 void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef* htim);
AnnaBridge 189:f392fc9709a3 266 void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma);
AnnaBridge 189:f392fc9709a3 267 /**
AnnaBridge 189:f392fc9709a3 268 * @}
AnnaBridge 189:f392fc9709a3 269 */
AnnaBridge 189:f392fc9709a3 270
AnnaBridge 189:f392fc9709a3 271 /** @addtogroup TIMEx_Exported_Functions_Group7
AnnaBridge 189:f392fc9709a3 272 * @{
AnnaBridge 189:f392fc9709a3 273 */
AnnaBridge 189:f392fc9709a3 274 /* Extension Peripheral State functions **************************************/
AnnaBridge 189:f392fc9709a3 275 HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef* htim);
AnnaBridge 189:f392fc9709a3 276 /**
AnnaBridge 189:f392fc9709a3 277 * @}
AnnaBridge 189:f392fc9709a3 278 */
AnnaBridge 189:f392fc9709a3 279
AnnaBridge 189:f392fc9709a3 280 /**
AnnaBridge 189:f392fc9709a3 281 * @}
AnnaBridge 189:f392fc9709a3 282 */
AnnaBridge 189:f392fc9709a3 283
AnnaBridge 189:f392fc9709a3 284 /* Private types -------------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 285 /* Private variables ---------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 286 /* Private constants ---------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 287 /* Private macros ------------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 288 /** @defgroup TIMEx_Private_Macros TIM Private Macros
AnnaBridge 189:f392fc9709a3 289 * @{
AnnaBridge 189:f392fc9709a3 290 */
AnnaBridge 189:f392fc9709a3 291 #if defined (STM32F446xx)
AnnaBridge 189:f392fc9709a3 292 #define IS_TIM_REMAP(TIM_REMAP) (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)||\
AnnaBridge 189:f392fc9709a3 293 ((TIM_REMAP) == TIM_TIM2_ETH_PTP)||\
AnnaBridge 189:f392fc9709a3 294 ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)||\
AnnaBridge 189:f392fc9709a3 295 ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)||\
AnnaBridge 189:f392fc9709a3 296 ((TIM_REMAP) == TIM_TIM5_GPIO)||\
AnnaBridge 189:f392fc9709a3 297 ((TIM_REMAP) == TIM_TIM5_LSI)||\
AnnaBridge 189:f392fc9709a3 298 ((TIM_REMAP) == TIM_TIM5_LSE)||\
AnnaBridge 189:f392fc9709a3 299 ((TIM_REMAP) == TIM_TIM5_RTC)||\
AnnaBridge 189:f392fc9709a3 300 ((TIM_REMAP) == TIM_TIM11_GPIO)||\
AnnaBridge 189:f392fc9709a3 301 ((TIM_REMAP) == TIM_TIM11_SPDIFRX)||\
AnnaBridge 189:f392fc9709a3 302 ((TIM_REMAP) == TIM_TIM11_HSE))
AnnaBridge 189:f392fc9709a3 303 #elif defined(STM32F413xx) || defined(STM32F423xx)
AnnaBridge 189:f392fc9709a3 304 #define IS_TIM_REMAP(TIM_REMAP) (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)||\
AnnaBridge 189:f392fc9709a3 305 ((TIM_REMAP) == TIM_TIM2_ETH_PTP)||\
AnnaBridge 189:f392fc9709a3 306 ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)||\
AnnaBridge 189:f392fc9709a3 307 ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)||\
AnnaBridge 189:f392fc9709a3 308 ((TIM_REMAP) == TIM_TIM5_GPIO)||\
AnnaBridge 189:f392fc9709a3 309 ((TIM_REMAP) == TIM_TIM5_LSI)||\
AnnaBridge 189:f392fc9709a3 310 ((TIM_REMAP) == TIM_TIM5_LSE)||\
AnnaBridge 189:f392fc9709a3 311 ((TIM_REMAP) == TIM_TIM5_RTC)||\
AnnaBridge 189:f392fc9709a3 312 ((TIM_REMAP) == TIM_TIM11_GPIO)||\
AnnaBridge 189:f392fc9709a3 313 ((TIM_REMAP) == TIM_TIM11_HSE)||\
AnnaBridge 189:f392fc9709a3 314 ((TIM_REMAP) == TIM_TIM9_TIM3_TRGO)||\
AnnaBridge 189:f392fc9709a3 315 ((TIM_REMAP) == TIM_TIM9_LPTIM)||\
AnnaBridge 189:f392fc9709a3 316 ((TIM_REMAP) == TIM_TIM5_TIM3_TRGO)||\
AnnaBridge 189:f392fc9709a3 317 ((TIM_REMAP) == TIM_TIM5_LPTIM)||\
AnnaBridge 189:f392fc9709a3 318 ((TIM_REMAP) == TIM_TIM1_TIM3_TRGO)||\
AnnaBridge 189:f392fc9709a3 319 ((TIM_REMAP) == TIM_TIM1_LPTIM))
AnnaBridge 189:f392fc9709a3 320 #else
AnnaBridge 189:f392fc9709a3 321 #define IS_TIM_REMAP(TIM_REMAP) (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)||\
AnnaBridge 189:f392fc9709a3 322 ((TIM_REMAP) == TIM_TIM2_ETH_PTP)||\
AnnaBridge 189:f392fc9709a3 323 ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)||\
AnnaBridge 189:f392fc9709a3 324 ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)||\
AnnaBridge 189:f392fc9709a3 325 ((TIM_REMAP) == TIM_TIM5_GPIO)||\
AnnaBridge 189:f392fc9709a3 326 ((TIM_REMAP) == TIM_TIM5_LSI)||\
AnnaBridge 189:f392fc9709a3 327 ((TIM_REMAP) == TIM_TIM5_LSE)||\
AnnaBridge 189:f392fc9709a3 328 ((TIM_REMAP) == TIM_TIM5_RTC)||\
AnnaBridge 189:f392fc9709a3 329 ((TIM_REMAP) == TIM_TIM11_GPIO)||\
AnnaBridge 189:f392fc9709a3 330 ((TIM_REMAP) == TIM_TIM11_HSE))
AnnaBridge 189:f392fc9709a3 331 #endif /* STM32F446xx */
AnnaBridge 189:f392fc9709a3 332
AnnaBridge 189:f392fc9709a3 333 #if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F413xx) || defined(STM32F423xx)
AnnaBridge 189:f392fc9709a3 334 #define IS_TIM_SYSTEMBREAKINPUT(BREAKINPUT) (((BREAKINPUT) == TIM_SYSTEMBREAKINPUT_HARDFAULT)||\
AnnaBridge 189:f392fc9709a3 335 ((BREAKINPUT) == TIM_SYSTEMBREAKINPUT_PVD)||\
AnnaBridge 189:f392fc9709a3 336 ((BREAKINPUT) == TIM_SYSTEMBREAKINPUT_HARDFAULT_PVD))
AnnaBridge 189:f392fc9709a3 337
AnnaBridge 189:f392fc9709a3 338 #endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx || STM32F413xx || STM32F423xx */
AnnaBridge 189:f392fc9709a3 339
AnnaBridge 189:f392fc9709a3 340 #define IS_TIM_DEADTIME(DEADTIME) ((DEADTIME) <= 0xFFU)
AnnaBridge 189:f392fc9709a3 341 /**
AnnaBridge 189:f392fc9709a3 342 * @}
AnnaBridge 189:f392fc9709a3 343 */
AnnaBridge 189:f392fc9709a3 344
AnnaBridge 189:f392fc9709a3 345 /* Private functions ---------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 346 /** @defgroup TIMEx_Private_Functions TIM Private Functions
AnnaBridge 189:f392fc9709a3 347 * @{
AnnaBridge 189:f392fc9709a3 348 */
AnnaBridge 189:f392fc9709a3 349
AnnaBridge 189:f392fc9709a3 350 /**
AnnaBridge 189:f392fc9709a3 351 * @}
AnnaBridge 189:f392fc9709a3 352 */
AnnaBridge 189:f392fc9709a3 353
AnnaBridge 189:f392fc9709a3 354 /**
AnnaBridge 189:f392fc9709a3 355 * @}
AnnaBridge 189:f392fc9709a3 356 */
AnnaBridge 189:f392fc9709a3 357
AnnaBridge 189:f392fc9709a3 358 /**
AnnaBridge 189:f392fc9709a3 359 * @}
AnnaBridge 189:f392fc9709a3 360 */
AnnaBridge 189:f392fc9709a3 361
AnnaBridge 189:f392fc9709a3 362 #ifdef __cplusplus
AnnaBridge 189:f392fc9709a3 363 }
AnnaBridge 189:f392fc9709a3 364 #endif
AnnaBridge 189:f392fc9709a3 365
AnnaBridge 189:f392fc9709a3 366 #endif /* __STM32F4xx_HAL_TIM_EX_H */
AnnaBridge 189:f392fc9709a3 367
AnnaBridge 189:f392fc9709a3 368 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/