mbed official / mbed-dev

mbed library sources. Supersedes mbed-src.

Dependents:   Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more

targets/TARGET_STM/TARGET_STM32H7/device/stm32h7xx_ll_delayblock.c@189:f392fc9709a3, 2019-02-20 (annotated)

Committer:
AnnaBridge
Date:
Wed Feb 20 22:31:08 2019 +0000
Revision:
189:f392fc9709a3
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 189:f392fc9709a3 1 /**
AnnaBridge 189:f392fc9709a3 2 ******************************************************************************
AnnaBridge 189:f392fc9709a3 3 * @file stm32h7xx_ll_delayblock.c
AnnaBridge 189:f392fc9709a3 4 * @author MCD Application Team
AnnaBridge 189:f392fc9709a3 5 * @brief DelayBlock Low Layer HAL module driver.
AnnaBridge 189:f392fc9709a3 6 *
AnnaBridge 189:f392fc9709a3 7 * This file provides firmware functions to manage the following
AnnaBridge 189:f392fc9709a3 8 * functionalities of the Delay Block peripheral:
AnnaBridge 189:f392fc9709a3 9 * + input clock frequency range 25MHz to 208MHz
AnnaBridge 189:f392fc9709a3 10 * + up to 12 oversampling phases
AnnaBridge 189:f392fc9709a3 11 *
AnnaBridge 189:f392fc9709a3 12 @verbatim
AnnaBridge 189:f392fc9709a3 13 ==============================================================================
AnnaBridge 189:f392fc9709a3 14 ##### DelayBlock peripheral features #####
AnnaBridge 189:f392fc9709a3 15 ==============================================================================
AnnaBridge 189:f392fc9709a3 16 [..] The Delay block is used to generate an Output clock which is de-phased from the Input
AnnaBridge 189:f392fc9709a3 17 clock. The phase of the Output clock is programmed by FW. The Output clock is then used
AnnaBridge 189:f392fc9709a3 18 to clock the receive data in i.e. a SDMMC or QSPI interface.
AnnaBridge 189:f392fc9709a3 19 The delay is Voltage and Temperature dependent, which may require FW to do re-tuning
AnnaBridge 189:f392fc9709a3 20 and recenter the Output clock phase to the receive data.
AnnaBridge 189:f392fc9709a3 21
AnnaBridge 189:f392fc9709a3 22 [..] The Delay Block features include the following:
AnnaBridge 189:f392fc9709a3 23 (+) Input clock frequency range 25MHz to 208MHz.
AnnaBridge 189:f392fc9709a3 24 (+) Up to 12 oversampling phases.
AnnaBridge 189:f392fc9709a3 25
AnnaBridge 189:f392fc9709a3 26 ##### How to use this driver #####
AnnaBridge 189:f392fc9709a3 27 ==============================================================================
AnnaBridge 189:f392fc9709a3 28 [..]
AnnaBridge 189:f392fc9709a3 29 This driver is a considered as a driver of service for external devices drivers
AnnaBridge 189:f392fc9709a3 30 that interfaces with the DELAY peripheral.
AnnaBridge 189:f392fc9709a3 31 The DelayBlock_Enable() function, enables the DelayBlock instance, configure the delay line length
AnnaBridge 189:f392fc9709a3 32 and configure the Output clock phase.
AnnaBridge 189:f392fc9709a3 33 The DelayBlock_Disable() function, disables the DelayBlock instance by setting DEN flag to 0.
AnnaBridge 189:f392fc9709a3 34
AnnaBridge 189:f392fc9709a3 35
AnnaBridge 189:f392fc9709a3 36 @endverbatim
AnnaBridge 189:f392fc9709a3 37 ******************************************************************************
AnnaBridge 189:f392fc9709a3 38 * @attention
AnnaBridge 189:f392fc9709a3 39 *
AnnaBridge 189:f392fc9709a3 40 * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
AnnaBridge 189:f392fc9709a3 41 * All rights reserved.</center></h2>
AnnaBridge 189:f392fc9709a3 42 *
AnnaBridge 189:f392fc9709a3 43 * This software component is licensed by ST under BSD 3-Clause license,
AnnaBridge 189:f392fc9709a3 44 * the "License"; You may not use this file except in compliance with the
AnnaBridge 189:f392fc9709a3 45 * License. You may obtain a copy of the License at:
AnnaBridge 189:f392fc9709a3 46 * opensource.org/licenses/BSD-3-Clause
AnnaBridge 189:f392fc9709a3 47 *
AnnaBridge 189:f392fc9709a3 48 ******************************************************************************
AnnaBridge 189:f392fc9709a3 49 */
AnnaBridge 189:f392fc9709a3 50
AnnaBridge 189:f392fc9709a3 51 /* Includes ------------------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 52 #include "stm32h7xx_hal.h"
AnnaBridge 189:f392fc9709a3 53
AnnaBridge 189:f392fc9709a3 54 /** @addtogroup STM32H7xx_HAL_Driver
AnnaBridge 189:f392fc9709a3 55 * @{
AnnaBridge 189:f392fc9709a3 56 */
AnnaBridge 189:f392fc9709a3 57
AnnaBridge 189:f392fc9709a3 58 /** @defgroup DELAYBLOCK_LL DELAYBLOCK_LL
AnnaBridge 189:f392fc9709a3 59 * @brief Low layer module for Delay Block
AnnaBridge 189:f392fc9709a3 60 * @{
AnnaBridge 189:f392fc9709a3 61 */
AnnaBridge 189:f392fc9709a3 62
AnnaBridge 189:f392fc9709a3 63 #if defined(HAL_SD_MODULE_ENABLED) || defined(HAL_QSPI_MODULE_ENABLED)
AnnaBridge 189:f392fc9709a3 64
AnnaBridge 189:f392fc9709a3 65 /* Private typedef -----------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 66 /* Private define ------------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 67 /* Private macro -------------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 68 /* Private variables ---------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 69 /* Private function prototypes -----------------------------------------------*/
AnnaBridge 189:f392fc9709a3 70 /* Exported functions --------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 71
AnnaBridge 189:f392fc9709a3 72 /** @defgroup DelayBlock_LL_Exported_Functions Delay Block Low Layer Exported Functions
AnnaBridge 189:f392fc9709a3 73 * @{
AnnaBridge 189:f392fc9709a3 74 */
AnnaBridge 189:f392fc9709a3 75
AnnaBridge 189:f392fc9709a3 76 /** @defgroup HAL_DELAY_LL_Group1 Initialization de-initialization functions
AnnaBridge 189:f392fc9709a3 77 * @brief Initialization and Configuration functions
AnnaBridge 189:f392fc9709a3 78 *
AnnaBridge 189:f392fc9709a3 79 @verbatim
AnnaBridge 189:f392fc9709a3 80 ===============================================================================
AnnaBridge 189:f392fc9709a3 81 ##### Initialization and de-initialization functions #####
AnnaBridge 189:f392fc9709a3 82 ===============================================================================
AnnaBridge 189:f392fc9709a3 83 [..] This section provides functions allowing to:
AnnaBridge 189:f392fc9709a3 84
AnnaBridge 189:f392fc9709a3 85 @endverbatim
AnnaBridge 189:f392fc9709a3 86 * @{
AnnaBridge 189:f392fc9709a3 87 */
AnnaBridge 189:f392fc9709a3 88
AnnaBridge 189:f392fc9709a3 89
AnnaBridge 189:f392fc9709a3 90 /**
AnnaBridge 189:f392fc9709a3 91 * @brief Enable the Delay Block instance.
AnnaBridge 189:f392fc9709a3 92 * @param DLYBx: Pointer to DLYB instance.
AnnaBridge 189:f392fc9709a3 93 * @retval HAL status
AnnaBridge 189:f392fc9709a3 94 */
AnnaBridge 189:f392fc9709a3 95 HAL_StatusTypeDef DelayBlock_Enable(DLYB_TypeDef *DLYBx)
AnnaBridge 189:f392fc9709a3 96 {
AnnaBridge 189:f392fc9709a3 97 uint32_t i=0,N, lng, tuningOn = 1;
AnnaBridge 189:f392fc9709a3 98 uint32_t length_valid;
AnnaBridge 189:f392fc9709a3 99 uint32_t length_value;
AnnaBridge 189:f392fc9709a3 100 assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));
AnnaBridge 189:f392fc9709a3 101
AnnaBridge 189:f392fc9709a3 102 DLYBx->CR = DLYB_CR_DEN | DLYB_CR_SEN;
AnnaBridge 189:f392fc9709a3 103
AnnaBridge 189:f392fc9709a3 104 while((tuningOn != 0U) && (i < DLYB_MAX_UNIT))
AnnaBridge 189:f392fc9709a3 105 {
AnnaBridge 189:f392fc9709a3 106
AnnaBridge 189:f392fc9709a3 107 DLYBx->CFGR = 12U | (i << 8U);
AnnaBridge 189:f392fc9709a3 108 HAL_Delay(1);
AnnaBridge 189:f392fc9709a3 109
AnnaBridge 189:f392fc9709a3 110 length_valid = DLYBx->CFGR & DLYB_CFGR_LNGF;
AnnaBridge 189:f392fc9709a3 111 length_value = DLYBx->CFGR & DLYB_CFGR_LNG;
AnnaBridge 189:f392fc9709a3 112
AnnaBridge 189:f392fc9709a3 113 if((length_valid != 0U)
AnnaBridge 189:f392fc9709a3 114 && (length_value != 0U)
AnnaBridge 189:f392fc9709a3 115 && (length_value != (DLYB_CFGR_LNG_11 | DLYB_CFGR_LNG_10)))
AnnaBridge 189:f392fc9709a3 116 {
AnnaBridge 189:f392fc9709a3 117 tuningOn = 0;
AnnaBridge 189:f392fc9709a3 118 }
AnnaBridge 189:f392fc9709a3 119 i++;
AnnaBridge 189:f392fc9709a3 120
AnnaBridge 189:f392fc9709a3 121 }
AnnaBridge 189:f392fc9709a3 122
AnnaBridge 189:f392fc9709a3 123 if(DLYB_MAX_UNIT != i)
AnnaBridge 189:f392fc9709a3 124 {
AnnaBridge 189:f392fc9709a3 125
AnnaBridge 189:f392fc9709a3 126 lng = (DLYBx->CFGR & DLYB_CFGR_LNG) >> 16;
AnnaBridge 189:f392fc9709a3 127 N = 10;
AnnaBridge 189:f392fc9709a3 128 while((N>0U) && ((lng >> N) == 0U))
AnnaBridge 189:f392fc9709a3 129 {
AnnaBridge 189:f392fc9709a3 130 N--;
AnnaBridge 189:f392fc9709a3 131 }
AnnaBridge 189:f392fc9709a3 132 if(0U != N)
AnnaBridge 189:f392fc9709a3 133 {
AnnaBridge 189:f392fc9709a3 134 MODIFY_REG(DLYBx->CFGR, DLYB_CFGR_SEL, ((N/2U)+1U));
AnnaBridge 189:f392fc9709a3 135
AnnaBridge 189:f392fc9709a3 136 /* Disable Selection phase */
AnnaBridge 189:f392fc9709a3 137 DLYBx->CR = DLYB_CR_DEN;
AnnaBridge 189:f392fc9709a3 138 return HAL_OK;
AnnaBridge 189:f392fc9709a3 139 }
AnnaBridge 189:f392fc9709a3 140 }
AnnaBridge 189:f392fc9709a3 141
AnnaBridge 189:f392fc9709a3 142 /* Disable DLYB */
AnnaBridge 189:f392fc9709a3 143 (void) DelayBlock_Disable(DLYBx);
AnnaBridge 189:f392fc9709a3 144 return HAL_ERROR;
AnnaBridge 189:f392fc9709a3 145
AnnaBridge 189:f392fc9709a3 146 }
AnnaBridge 189:f392fc9709a3 147
AnnaBridge 189:f392fc9709a3 148 /**
AnnaBridge 189:f392fc9709a3 149 * @brief Disable the Delay Block instance.
AnnaBridge 189:f392fc9709a3 150 * @param DLYBx: Pointer to DLYB instance.
AnnaBridge 189:f392fc9709a3 151 * @retval HAL status
AnnaBridge 189:f392fc9709a3 152 */
AnnaBridge 189:f392fc9709a3 153 HAL_StatusTypeDef DelayBlock_Disable(DLYB_TypeDef *DLYBx)
AnnaBridge 189:f392fc9709a3 154 {
AnnaBridge 189:f392fc9709a3 155 /* Disable DLYB */
AnnaBridge 189:f392fc9709a3 156 DLYBx->CR = 0;
AnnaBridge 189:f392fc9709a3 157 return HAL_OK;
AnnaBridge 189:f392fc9709a3 158 }
AnnaBridge 189:f392fc9709a3 159
AnnaBridge 189:f392fc9709a3 160 /**
AnnaBridge 189:f392fc9709a3 161 * @}
AnnaBridge 189:f392fc9709a3 162 */
AnnaBridge 189:f392fc9709a3 163
AnnaBridge 189:f392fc9709a3 164 /**
AnnaBridge 189:f392fc9709a3 165 * @}
AnnaBridge 189:f392fc9709a3 166 */
AnnaBridge 189:f392fc9709a3 167
AnnaBridge 189:f392fc9709a3 168 #endif /* (HAL_SD_MODULE_ENABLED) & (HAL_QSPI_MODULE_ENABLED)*/
AnnaBridge 189:f392fc9709a3 169 /**
AnnaBridge 189:f392fc9709a3 170 * @}
AnnaBridge 189:f392fc9709a3 171 */
AnnaBridge 189:f392fc9709a3 172
AnnaBridge 189:f392fc9709a3 173 /**
AnnaBridge 189:f392fc9709a3 174 * @}
AnnaBridge 189:f392fc9709a3 175 */
AnnaBridge 189:f392fc9709a3 176
AnnaBridge 189:f392fc9709a3 177 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/