mbed official / mbed-dev

mbed library sources. Supersedes mbed-src.

Dependents:   Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more

targets/TARGET_Maxim/TARGET_MAX32620C/device/spix_regs.h@189:f392fc9709a3, 2019-02-20 (annotated)

Committer:
AnnaBridge
Date:
Wed Feb 20 22:31:08 2019 +0000
Revision:
189:f392fc9709a3
Parent:
186:707f6e361f3e 
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
Anna Bridge 186:707f6e361f3e 1 /*******************************************************************************
Anna Bridge 186:707f6e361f3e 2 * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.
Anna Bridge 186:707f6e361f3e 3 *
Anna Bridge 186:707f6e361f3e 4 * Permission is hereby granted, free of charge, to any person obtaining a
Anna Bridge 186:707f6e361f3e 5 * copy of this software and associated documentation files (the "Software"),
Anna Bridge 186:707f6e361f3e 6 * to deal in the Software without restriction, including without limitation
Anna Bridge 186:707f6e361f3e 7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
Anna Bridge 186:707f6e361f3e 8 * and/or sell copies of the Software, and to permit persons to whom the
Anna Bridge 186:707f6e361f3e 9 * Software is furnished to do so, subject to the following conditions:
Anna Bridge 186:707f6e361f3e 10 *
Anna Bridge 186:707f6e361f3e 11 * The above copyright notice and this permission notice shall be included
Anna Bridge 186:707f6e361f3e 12 * in all copies or substantial portions of the Software.
Anna Bridge 186:707f6e361f3e 13 *
Anna Bridge 186:707f6e361f3e 14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
Anna Bridge 186:707f6e361f3e 15 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
Anna Bridge 186:707f6e361f3e 16 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
Anna Bridge 186:707f6e361f3e 17 * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES
Anna Bridge 186:707f6e361f3e 18 * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
Anna Bridge 186:707f6e361f3e 19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
Anna Bridge 186:707f6e361f3e 20 * OTHER DEALINGS IN THE SOFTWARE.
Anna Bridge 186:707f6e361f3e 21 *
Anna Bridge 186:707f6e361f3e 22 * Except as contained in this notice, the name of Maxim Integrated
Anna Bridge 186:707f6e361f3e 23 * Products, Inc. shall not be used except as stated in the Maxim Integrated
Anna Bridge 186:707f6e361f3e 24 * Products, Inc. Branding Policy.
Anna Bridge 186:707f6e361f3e 25 *
Anna Bridge 186:707f6e361f3e 26 * The mere transfer of this software does not imply any licenses
Anna Bridge 186:707f6e361f3e 27 * of trade secrets, proprietary technology, copyrights, patents,
Anna Bridge 186:707f6e361f3e 28 * trademarks, maskwork rights, or any other form of intellectual
Anna Bridge 186:707f6e361f3e 29 * property whatsoever. Maxim Integrated Products, Inc. retains all
Anna Bridge 186:707f6e361f3e 30 * ownership rights.
Anna Bridge 186:707f6e361f3e 31 *
Anna Bridge 186:707f6e361f3e 32 * $Date: 2016-03-11 11:46:37 -0600 (Fri, 11 Mar 2016) $
Anna Bridge 186:707f6e361f3e 33 * $Revision: 21839 $
Anna Bridge 186:707f6e361f3e 34 *
Anna Bridge 186:707f6e361f3e 35 ******************************************************************************/
Anna Bridge 186:707f6e361f3e 36
Anna Bridge 186:707f6e361f3e 37 #ifndef _MXC_SPIX_REGS_H_
Anna Bridge 186:707f6e361f3e 38 #define _MXC_SPIX_REGS_H_
Anna Bridge 186:707f6e361f3e 39
Anna Bridge 186:707f6e361f3e 40 #ifdef __cplusplus
Anna Bridge 186:707f6e361f3e 41 extern "C" {
Anna Bridge 186:707f6e361f3e 42 #endif
Anna Bridge 186:707f6e361f3e 43
Anna Bridge 186:707f6e361f3e 44 #include <stdint.h>
Anna Bridge 186:707f6e361f3e 45
Anna Bridge 186:707f6e361f3e 46 /*
Anna Bridge 186:707f6e361f3e 47 If types are not defined elsewhere (CMSIS) define them here
Anna Bridge 186:707f6e361f3e 48 */
Anna Bridge 186:707f6e361f3e 49 #ifndef __IO
Anna Bridge 186:707f6e361f3e 50 #define __IO volatile
Anna Bridge 186:707f6e361f3e 51 #endif
Anna Bridge 186:707f6e361f3e 52 #ifndef __I
Anna Bridge 186:707f6e361f3e 53 #define __I volatile const
Anna Bridge 186:707f6e361f3e 54 #endif
Anna Bridge 186:707f6e361f3e 55 #ifndef __O
Anna Bridge 186:707f6e361f3e 56 #define __O volatile
Anna Bridge 186:707f6e361f3e 57 #endif
Anna Bridge 186:707f6e361f3e 58 #ifndef __RO
Anna Bridge 186:707f6e361f3e 59 #define __RO volatile const
Anna Bridge 186:707f6e361f3e 60 #endif
Anna Bridge 186:707f6e361f3e 61
Anna Bridge 186:707f6e361f3e 62
Anna Bridge 186:707f6e361f3e 63 /*
Anna Bridge 186:707f6e361f3e 64 Typedefed structure(s) for module registers (per instance or section) with direct 32-bit
Anna Bridge 186:707f6e361f3e 65 access to each register in module.
Anna Bridge 186:707f6e361f3e 66 */
Anna Bridge 186:707f6e361f3e 67
Anna Bridge 186:707f6e361f3e 68 /* Offset Register Description
Anna Bridge 186:707f6e361f3e 69 ============= ============================================================================ */
Anna Bridge 186:707f6e361f3e 70 typedef struct {
Anna Bridge 186:707f6e361f3e 71 __IO uint32_t master_cfg; /* 0x0000 SPIX Master Configuration */
Anna Bridge 186:707f6e361f3e 72 __IO uint32_t fetch_ctrl; /* 0x0004 SPIX Fetch Control */
Anna Bridge 186:707f6e361f3e 73 __IO uint32_t mode_ctrl; /* 0x0008 SPIX Mode Control */
Anna Bridge 186:707f6e361f3e 74 __IO uint32_t mode_data; /* 0x000C SPIX Mode Data */
Anna Bridge 186:707f6e361f3e 75 __IO uint32_t sck_fb_ctrl; /* 0x0010 SPIX SCK_FB Control Register */
Anna Bridge 186:707f6e361f3e 76 } mxc_spix_regs_t;
Anna Bridge 186:707f6e361f3e 77
Anna Bridge 186:707f6e361f3e 78
Anna Bridge 186:707f6e361f3e 79 /*
Anna Bridge 186:707f6e361f3e 80 Register offsets for module SPIX.
Anna Bridge 186:707f6e361f3e 81 */
Anna Bridge 186:707f6e361f3e 82
Anna Bridge 186:707f6e361f3e 83 #define MXC_R_SPIX_OFFS_MASTER_CFG ((uint32_t)0x00000000UL)
Anna Bridge 186:707f6e361f3e 84 #define MXC_R_SPIX_OFFS_FETCH_CTRL ((uint32_t)0x00000004UL)
Anna Bridge 186:707f6e361f3e 85 #define MXC_R_SPIX_OFFS_MODE_CTRL ((uint32_t)0x00000008UL)
Anna Bridge 186:707f6e361f3e 86 #define MXC_R_SPIX_OFFS_MODE_DATA ((uint32_t)0x0000000CUL)
Anna Bridge 186:707f6e361f3e 87 #define MXC_R_SPIX_OFFS_SCK_FB_CTRL ((uint32_t)0x00000010UL)
Anna Bridge 186:707f6e361f3e 88
Anna Bridge 186:707f6e361f3e 89
Anna Bridge 186:707f6e361f3e 90 /*
Anna Bridge 186:707f6e361f3e 91 Field positions and masks for module SPIX.
Anna Bridge 186:707f6e361f3e 92 */
Anna Bridge 186:707f6e361f3e 93
Anna Bridge 186:707f6e361f3e 94 #define MXC_F_SPIX_MASTER_CFG_SPI_MODE_POS 0
Anna Bridge 186:707f6e361f3e 95 #define MXC_F_SPIX_MASTER_CFG_SPI_MODE ((uint32_t)(0x00000003UL << MXC_F_SPIX_MASTER_CFG_SPI_MODE_POS))
Anna Bridge 186:707f6e361f3e 96 #define MXC_F_SPIX_MASTER_CFG_SS_ACT_LO_POS 2
Anna Bridge 186:707f6e361f3e 97 #define MXC_F_SPIX_MASTER_CFG_SS_ACT_LO ((uint32_t)(0x00000001UL << MXC_F_SPIX_MASTER_CFG_SS_ACT_LO_POS))
Anna Bridge 186:707f6e361f3e 98 #define MXC_F_SPIX_MASTER_CFG_ALT_TIMING_EN_POS 3
Anna Bridge 186:707f6e361f3e 99 #define MXC_F_SPIX_MASTER_CFG_ALT_TIMING_EN ((uint32_t)(0x00000001UL << MXC_F_SPIX_MASTER_CFG_ALT_TIMING_EN_POS))
Anna Bridge 186:707f6e361f3e 100 #define MXC_F_SPIX_MASTER_CFG_SLAVE_SEL_POS 4
Anna Bridge 186:707f6e361f3e 101 #define MXC_F_SPIX_MASTER_CFG_SLAVE_SEL ((uint32_t)(0x00000007UL << MXC_F_SPIX_MASTER_CFG_SLAVE_SEL_POS))
Anna Bridge 186:707f6e361f3e 102 #define MXC_F_SPIX_MASTER_CFG_SCK_LO_CLK_POS 8
Anna Bridge 186:707f6e361f3e 103 #define MXC_F_SPIX_MASTER_CFG_SCK_LO_CLK ((uint32_t)(0x0000000FUL << MXC_F_SPIX_MASTER_CFG_SCK_LO_CLK_POS))
Anna Bridge 186:707f6e361f3e 104 #define MXC_F_SPIX_MASTER_CFG_SCK_HI_CLK_POS 12
Anna Bridge 186:707f6e361f3e 105 #define MXC_F_SPIX_MASTER_CFG_SCK_HI_CLK ((uint32_t)(0x0000000FUL << MXC_F_SPIX_MASTER_CFG_SCK_HI_CLK_POS))
Anna Bridge 186:707f6e361f3e 106 #define MXC_F_SPIX_MASTER_CFG_ACT_DELAY_POS 16
Anna Bridge 186:707f6e361f3e 107 #define MXC_F_SPIX_MASTER_CFG_ACT_DELAY ((uint32_t)(0x00000003UL << MXC_F_SPIX_MASTER_CFG_ACT_DELAY_POS))
Anna Bridge 186:707f6e361f3e 108 #define MXC_F_SPIX_MASTER_CFG_INACT_DELAY_POS 18
Anna Bridge 186:707f6e361f3e 109 #define MXC_F_SPIX_MASTER_CFG_INACT_DELAY ((uint32_t)(0x00000003UL << MXC_F_SPIX_MASTER_CFG_INACT_DELAY_POS))
Anna Bridge 186:707f6e361f3e 110 #define MXC_F_SPIX_MASTER_CFG_ALT_SCK_LO_CLK_POS 20
Anna Bridge 186:707f6e361f3e 111 #define MXC_F_SPIX_MASTER_CFG_ALT_SCK_LO_CLK ((uint32_t)(0x0000000FUL << MXC_F_SPIX_MASTER_CFG_ALT_SCK_LO_CLK_POS))
Anna Bridge 186:707f6e361f3e 112 #define MXC_F_SPIX_MASTER_CFG_ALT_SCK_HI_CLK_POS 24
Anna Bridge 186:707f6e361f3e 113 #define MXC_F_SPIX_MASTER_CFG_ALT_SCK_HI_CLK ((uint32_t)(0x0000000FUL << MXC_F_SPIX_MASTER_CFG_ALT_SCK_HI_CLK_POS))
Anna Bridge 186:707f6e361f3e 114 #define MXC_F_SPIX_MASTER_CFG_SDIO_SAMPLE_POINT_POS 28
Anna Bridge 186:707f6e361f3e 115 #define MXC_F_SPIX_MASTER_CFG_SDIO_SAMPLE_POINT ((uint32_t)(0x0000000FUL << MXC_F_SPIX_MASTER_CFG_SDIO_SAMPLE_POINT_POS))
Anna Bridge 186:707f6e361f3e 116
Anna Bridge 186:707f6e361f3e 117 #define MXC_F_SPIX_FETCH_CTRL_CMD_VALUE_POS 0
Anna Bridge 186:707f6e361f3e 118 #define MXC_F_SPIX_FETCH_CTRL_CMD_VALUE ((uint32_t)(0x000000FFUL << MXC_F_SPIX_FETCH_CTRL_CMD_VALUE_POS))
Anna Bridge 186:707f6e361f3e 119 #define MXC_F_SPIX_FETCH_CTRL_CMD_WIDTH_POS 8
Anna Bridge 186:707f6e361f3e 120 #define MXC_F_SPIX_FETCH_CTRL_CMD_WIDTH ((uint32_t)(0x00000003UL << MXC_F_SPIX_FETCH_CTRL_CMD_WIDTH_POS))
Anna Bridge 186:707f6e361f3e 121 #define MXC_F_SPIX_FETCH_CTRL_ADDR_WIDTH_POS 10
Anna Bridge 186:707f6e361f3e 122 #define MXC_F_SPIX_FETCH_CTRL_ADDR_WIDTH ((uint32_t)(0x00000003UL << MXC_F_SPIX_FETCH_CTRL_ADDR_WIDTH_POS))
Anna Bridge 186:707f6e361f3e 123 #define MXC_F_SPIX_FETCH_CTRL_DATA_WIDTH_POS 12
Anna Bridge 186:707f6e361f3e 124 #define MXC_F_SPIX_FETCH_CTRL_DATA_WIDTH ((uint32_t)(0x00000003UL << MXC_F_SPIX_FETCH_CTRL_DATA_WIDTH_POS))
Anna Bridge 186:707f6e361f3e 125 #define MXC_F_SPIX_FETCH_CTRL_FOUR_BYTE_ADDR_POS 16
Anna Bridge 186:707f6e361f3e 126 #define MXC_F_SPIX_FETCH_CTRL_FOUR_BYTE_ADDR ((uint32_t)(0x00000001UL << MXC_F_SPIX_FETCH_CTRL_FOUR_BYTE_ADDR_POS))
Anna Bridge 186:707f6e361f3e 127
Anna Bridge 186:707f6e361f3e 128 #define MXC_F_SPIX_MODE_CTRL_MODE_CLOCKS_POS 0
Anna Bridge 186:707f6e361f3e 129 #define MXC_F_SPIX_MODE_CTRL_MODE_CLOCKS ((uint32_t)(0x0000000FUL << MXC_F_SPIX_MODE_CTRL_MODE_CLOCKS_POS))
Anna Bridge 186:707f6e361f3e 130 #define MXC_F_SPIX_MODE_CTRL_NO_CMD_MODE_POS 8
Anna Bridge 186:707f6e361f3e 131 #define MXC_F_SPIX_MODE_CTRL_NO_CMD_MODE ((uint32_t)(0x00000001UL << MXC_F_SPIX_MODE_CTRL_NO_CMD_MODE_POS))
Anna Bridge 186:707f6e361f3e 132
Anna Bridge 186:707f6e361f3e 133 #define MXC_F_SPIX_MODE_DATA_MODE_DATA_BITS_POS 0
Anna Bridge 186:707f6e361f3e 134 #define MXC_F_SPIX_MODE_DATA_MODE_DATA_BITS ((uint32_t)(0x0000FFFFUL << MXC_F_SPIX_MODE_DATA_MODE_DATA_BITS_POS))
Anna Bridge 186:707f6e361f3e 135 #define MXC_F_SPIX_MODE_DATA_MODE_DATA_OE_POS 16
Anna Bridge 186:707f6e361f3e 136 #define MXC_F_SPIX_MODE_DATA_MODE_DATA_OE ((uint32_t)(0x0000FFFFUL << MXC_F_SPIX_MODE_DATA_MODE_DATA_OE_POS))
Anna Bridge 186:707f6e361f3e 137
Anna Bridge 186:707f6e361f3e 138 #define MXC_F_SPIX_SCK_FB_CTRL_ENABLE_SCK_FB_MODE_POS 0
Anna Bridge 186:707f6e361f3e 139 #define MXC_F_SPIX_SCK_FB_CTRL_ENABLE_SCK_FB_MODE ((uint32_t)(0x00000001UL << MXC_F_SPIX_SCK_FB_CTRL_ENABLE_SCK_FB_MODE_POS))
Anna Bridge 186:707f6e361f3e 140 #define MXC_F_SPIX_SCK_FB_CTRL_INVERT_SCK_FB_CLK_POS 1
Anna Bridge 186:707f6e361f3e 141 #define MXC_F_SPIX_SCK_FB_CTRL_INVERT_SCK_FB_CLK ((uint32_t)(0x00000001UL << MXC_F_SPIX_SCK_FB_CTRL_INVERT_SCK_FB_CLK_POS))
Anna Bridge 186:707f6e361f3e 142
Anna Bridge 186:707f6e361f3e 143 #if(MXC_SPIX_REV == 0)
Anna Bridge 186:707f6e361f3e 144 #define MXC_F_SPIX_SCK_FB_CTRL_IGNORE_CLKS_POS 4
Anna Bridge 186:707f6e361f3e 145 #define MXC_F_SPIX_SCK_FB_CTRL_IGNORE_CLKS ((uint32_t)(0x0000003FUL << MXC_F_SPIX_SCK_FB_CTRL_IGNORE_CLKS_POS))
Anna Bridge 186:707f6e361f3e 146 #define MXC_F_SPIX_SCK_FB_CTRL_IGNORE_CLKS_NO_CMD_POS 12
Anna Bridge 186:707f6e361f3e 147 #define MXC_F_SPIX_SCK_FB_CTRL_IGNORE_CLKS_NO_CMD ((uint32_t)(0x0000003FUL << MXC_F_SPIX_SCK_FB_CTRL_IGNORE_CLKS_NO_CMD_POS))
Anna Bridge 186:707f6e361f3e 148 #endif
Anna Bridge 186:707f6e361f3e 149
Anna Bridge 186:707f6e361f3e 150
Anna Bridge 186:707f6e361f3e 151 /*
Anna Bridge 186:707f6e361f3e 152 Field values and shifted values for module SPIX.
Anna Bridge 186:707f6e361f3e 153 */
Anna Bridge 186:707f6e361f3e 154
Anna Bridge 186:707f6e361f3e 155 #define MXC_V_SPIX_MASTER_CFG_SPI_MODE_SCK_HI_SAMPLE_RISING ((uint32_t)(0x00000000UL))
Anna Bridge 186:707f6e361f3e 156 #define MXC_V_SPIX_MASTER_CFG_SPI_MODE_SCK_LO_SAMPLE_FALLING ((uint32_t)(0x00000003UL))
Anna Bridge 186:707f6e361f3e 157
Anna Bridge 186:707f6e361f3e 158 #define MXC_S_SPIX_MASTER_CFG_SPI_MODE_SCK_HI_SAMPLE_RISING ((uint32_t)(MXC_V_SPIX_MASTER_CFG_SPI_MODE_SCK_HI_SAMPLE_RISING << MXC_F_SPIX_MASTER_CFG_SPI_MODE_POS))
Anna Bridge 186:707f6e361f3e 159 #define MXC_S_SPIX_MASTER_CFG_SPI_MODE_SCK_LO_SAMPLE_FALLING ((uint32_t)(MXC_V_SPIX_MASTER_CFG_SPI_MODE_SCK_LO_SAMPLE_FALLING << MXC_F_SPIX_MASTER_CFG_SPI_MODE_POS))
Anna Bridge 186:707f6e361f3e 160
Anna Bridge 186:707f6e361f3e 161 #define MXC_V_SPIX_MASTER_CFG_SS_ACT_LO_ACTIVE_HIGH ((uint32_t)(0x00000000UL))
Anna Bridge 186:707f6e361f3e 162 #define MXC_V_SPIX_MASTER_CFG_SS_ACT_LO_ACTIVE_LOW ((uint32_t)(0x00000001UL))
Anna Bridge 186:707f6e361f3e 163
Anna Bridge 186:707f6e361f3e 164 #define MXC_S_SPIX_MASTER_CFG_SS_ACT_LO_ACTIVE_HIGH ((uint32_t)(MXC_V_SPIX_MASTER_CFG_SS_ACT_LO_ACTIVE_HIGH << MXC_F_SPIX_MASTER_CFG_SS_ACT_LO_POS))
Anna Bridge 186:707f6e361f3e 165 #define MXC_S_SPIX_MASTER_CFG_SS_ACT_LO_ACTIVE_LOW ((uint32_t)(MXC_V_SPIX_MASTER_CFG_SS_ACT_LO_ACTIVE_LOW << MXC_F_SPIX_MASTER_CFG_SS_ACT_LO_POS))
Anna Bridge 186:707f6e361f3e 166
Anna Bridge 186:707f6e361f3e 167 #define MXC_V_SPIX_MASTER_CFG_ALT_TIMING_EN_DISABLED ((uint32_t)(0x00000000UL))
Anna Bridge 186:707f6e361f3e 168 #define MXC_V_SPIX_MASTER_CFG_ALT_TIMING_EN_ENABLED_AS_NEEDED ((uint32_t)(0x00000001UL))
Anna Bridge 186:707f6e361f3e 169
Anna Bridge 186:707f6e361f3e 170 #define MXC_S_SPIX_MASTER_CFG_ALT_TIMING_EN_DISABLED ((uint32_t)(MXC_V_SPIX_MASTER_CFG_ALT_TIMING_EN_DISABLED << MXC_F_SPIX_MASTER_CFG_ALT_TIMING_EN_POS))
Anna Bridge 186:707f6e361f3e 171 #define MXC_S_SPIX_MASTER_CFG_ALT_TIMING_EN_ENABLED_AS_NEEDED ((uint32_t)(MXC_V_SPIX_MASTER_CFG_ALT_TIMING_EN_ENABLED_AS_NEEDED << MXC_F_SPIX_MASTER_CFG_ALT_TIMING_EN_POS))
Anna Bridge 186:707f6e361f3e 172
Anna Bridge 186:707f6e361f3e 173 #define MXC_V_SPIX_MASTER_CFG_ACT_DELAY_OFF ((uint32_t)(0x00000000UL))
Anna Bridge 186:707f6e361f3e 174 #define MXC_V_SPIX_MASTER_CFG_ACT_DELAY_FOR_2_MOD_CLK ((uint32_t)(0x00000001UL))
Anna Bridge 186:707f6e361f3e 175 #define MXC_V_SPIX_MASTER_CFG_ACT_DELAY_FOR_4_MOD_CLK ((uint32_t)(0x00000002UL))
Anna Bridge 186:707f6e361f3e 176 #define MXC_V_SPIX_MASTER_CFG_ACT_DELAY_FOR_8_MOD_CLK ((uint32_t)(0x00000003UL))
Anna Bridge 186:707f6e361f3e 177
Anna Bridge 186:707f6e361f3e 178 #define MXC_S_SPIX_MASTER_CFG_ACT_DELAY_OFF ((uint32_t)(MXC_V_SPIX_MASTER_CFG_ACT_DELAY_OFF << MXC_F_SPIX_MASTER_CFG_ACT_DELAY_POS))
Anna Bridge 186:707f6e361f3e 179 #define MXC_S_SPIX_MASTER_CFG_ACT_DELAY_FOR_2_MOD_CLK ((uint32_t)(MXC_V_SPIX_MASTER_CFG_ACT_DELAY_FOR_2_MOD_CLK << MXC_F_SPIX_MASTER_CFG_ACT_DELAY_POS))
Anna Bridge 186:707f6e361f3e 180 #define MXC_S_SPIX_MASTER_CFG_ACT_DELAY_FOR_4_MOD_CLK ((uint32_t)(MXC_V_SPIX_MASTER_CFG_ACT_DELAY_FOR_4_MOD_CLK << MXC_F_SPIX_MASTER_CFG_ACT_DELAY_POS))
Anna Bridge 186:707f6e361f3e 181 #define MXC_S_SPIX_MASTER_CFG_ACT_DELAY_FOR_8_MOD_CLK ((uint32_t)(MXC_V_SPIX_MASTER_CFG_ACT_DELAY_FOR_8_MOD_CLK << MXC_F_SPIX_MASTER_CFG_ACT_DELAY_POS))
Anna Bridge 186:707f6e361f3e 182
Anna Bridge 186:707f6e361f3e 183 #define MXC_V_SPIX_MASTER_CFG_INACT_DELAY_OFF ((uint32_t)(0x00000000UL))
Anna Bridge 186:707f6e361f3e 184 #define MXC_V_SPIX_MASTER_CFG_INACT_DELAY_FOR_2_MOD_CLK ((uint32_t)(0x00000001UL))
Anna Bridge 186:707f6e361f3e 185 #define MXC_V_SPIX_MASTER_CFG_INACT_DELAY_FOR_4_MOD_CLK ((uint32_t)(0x00000002UL))
Anna Bridge 186:707f6e361f3e 186 #define MXC_V_SPIX_MASTER_CFG_INACT_DELAY_FOR_8_MOD_CLK ((uint32_t)(0x00000003UL))
Anna Bridge 186:707f6e361f3e 187
Anna Bridge 186:707f6e361f3e 188 #define MXC_S_SPIX_MASTER_CFG_INACT_DELAY_OFF ((uint32_t)(MXC_V_SPIX_MASTER_CFG_INACT_DELAY_OFF << MXC_F_SPIX_MASTER_CFG_INACT_DELAY_POS))
Anna Bridge 186:707f6e361f3e 189 #define MXC_S_SPIX_MASTER_CFG_INACT_DELAY_FOR_2_MOD_CLK ((uint32_t)(MXC_V_SPIX_MASTER_CFG_INACT_DELAY_FOR_2_MOD_CLK << MXC_F_SPIX_MASTER_CFG_INACT_DELAY_POS))
Anna Bridge 186:707f6e361f3e 190 #define MXC_S_SPIX_MASTER_CFG_INACT_DELAY_FOR_4_MOD_CLK ((uint32_t)(MXC_V_SPIX_MASTER_CFG_INACT_DELAY_FOR_4_MOD_CLK << MXC_F_SPIX_MASTER_CFG_INACT_DELAY_POS))
Anna Bridge 186:707f6e361f3e 191 #define MXC_S_SPIX_MASTER_CFG_INACT_DELAY_FOR_8_MOD_CLK ((uint32_t)(MXC_V_SPIX_MASTER_CFG_INACT_DELAY_FOR_8_MOD_CLK << MXC_F_SPIX_MASTER_CFG_INACT_DELAY_POS))
Anna Bridge 186:707f6e361f3e 192
Anna Bridge 186:707f6e361f3e 193 #define MXC_V_SPIX_FETCH_CTRL_CMD_WIDTH_SINGLE ((uint32_t)(0x00000000UL))
Anna Bridge 186:707f6e361f3e 194 #define MXC_V_SPIX_FETCH_CTRL_CMD_WIDTH_DUAL_IO ((uint32_t)(0x00000001UL))
Anna Bridge 186:707f6e361f3e 195 #define MXC_V_SPIX_FETCH_CTRL_CMD_WIDTH_QUAD_IO ((uint32_t)(0x00000002UL))
Anna Bridge 186:707f6e361f3e 196
Anna Bridge 186:707f6e361f3e 197 #define MXC_S_SPIX_FETCH_CTRL_CMD_WIDTH_SINGLE ((uint32_t)(MXC_V_SPIX_FETCH_CTRL_CMD_WIDTH_SINGLE << MXC_F_SPIX_FETCH_CTRL_CMD_WIDTH_POS))
Anna Bridge 186:707f6e361f3e 198 #define MXC_S_SPIX_FETCH_CTRL_CMD_WIDTH_DUAL_IO ((uint32_t)(MXC_V_SPIX_FETCH_CTRL_CMD_WIDTH_DUAL_IO << MXC_F_SPIX_FETCH_CTRL_CMD_WIDTH_POS))
Anna Bridge 186:707f6e361f3e 199 #define MXC_S_SPIX_FETCH_CTRL_CMD_WIDTH_QUAD_IO ((uint32_t)(MXC_V_SPIX_FETCH_CTRL_CMD_WIDTH_QUAD_IO << MXC_F_SPIX_FETCH_CTRL_CMD_WIDTH_POS))
Anna Bridge 186:707f6e361f3e 200
Anna Bridge 186:707f6e361f3e 201 #define MXC_V_SPIX_FETCH_CTRL_ADDR_WIDTH_SINGLE ((uint32_t)(0x00000000UL))
Anna Bridge 186:707f6e361f3e 202 #define MXC_V_SPIX_FETCH_CTRL_ADDR_WIDTH_DUAL_IO ((uint32_t)(0x00000001UL))
Anna Bridge 186:707f6e361f3e 203 #define MXC_V_SPIX_FETCH_CTRL_ADDR_WIDTH_QUAD_IO ((uint32_t)(0x00000002UL))
Anna Bridge 186:707f6e361f3e 204
Anna Bridge 186:707f6e361f3e 205 #define MXC_S_SPIX_FETCH_CTRL_ADDR_WIDTH_SINGLE ((uint32_t)(MXC_V_SPIX_FETCH_CTRL_ADDR_WIDTH_SINGLE << MXC_F_SPIX_FETCH_CTRL_ADDR_WIDTH_POS))
Anna Bridge 186:707f6e361f3e 206 #define MXC_S_SPIX_FETCH_CTRL_ADDR_WIDTH_DUAL_IO ((uint32_t)(MXC_V_SPIX_FETCH_CTRL_ADDR_WIDTH_DUAL_IO << MXC_F_SPIX_FETCH_CTRL_ADDR_WIDTH_POS))
Anna Bridge 186:707f6e361f3e 207 #define MXC_S_SPIX_FETCH_CTRL_ADDR_WIDTH_QUAD_IO ((uint32_t)(MXC_V_SPIX_FETCH_CTRL_ADDR_WIDTH_QUAD_IO << MXC_F_SPIX_FETCH_CTRL_ADDR_WIDTH_POS))
Anna Bridge 186:707f6e361f3e 208
Anna Bridge 186:707f6e361f3e 209 #define MXC_V_SPIX_FETCH_CTRL_DATA_WIDTH_SINGLE ((uint32_t)(0x00000000UL))
Anna Bridge 186:707f6e361f3e 210 #define MXC_V_SPIX_FETCH_CTRL_DATA_WIDTH_DUAL_IO ((uint32_t)(0x00000001UL))
Anna Bridge 186:707f6e361f3e 211 #define MXC_V_SPIX_FETCH_CTRL_DATA_WIDTH_QUAD_IO ((uint32_t)(0x00000002UL))
Anna Bridge 186:707f6e361f3e 212
Anna Bridge 186:707f6e361f3e 213 #define MXC_S_SPIX_FETCH_CTRL_DATA_WIDTH_SINGLE ((uint32_t)(MXC_V_SPIX_FETCH_CTRL_DATA_WIDTH_SINGLE << MXC_F_SPIX_FETCH_CTRL_DATA_WIDTH_POS))
Anna Bridge 186:707f6e361f3e 214 #define MXC_S_SPIX_FETCH_CTRL_DATA_WIDTH_DUAL_IO ((uint32_t)(MXC_V_SPIX_FETCH_CTRL_DATA_WIDTH_DUAL_IO << MXC_F_SPIX_FETCH_CTRL_DATA_WIDTH_POS))
Anna Bridge 186:707f6e361f3e 215 #define MXC_S_SPIX_FETCH_CTRL_DATA_WIDTH_QUAD_IO ((uint32_t)(MXC_V_SPIX_FETCH_CTRL_DATA_WIDTH_QUAD_IO << MXC_F_SPIX_FETCH_CTRL_DATA_WIDTH_POS))
Anna Bridge 186:707f6e361f3e 216
Anna Bridge 186:707f6e361f3e 217
Anna Bridge 186:707f6e361f3e 218
Anna Bridge 186:707f6e361f3e 219 #ifdef __cplusplus
Anna Bridge 186:707f6e361f3e 220 }
Anna Bridge 186:707f6e361f3e 221 #endif
Anna Bridge 186:707f6e361f3e 222
Anna Bridge 186:707f6e361f3e 223 #endif /* _MXC_SPIX_REGS_H_ */
Anna Bridge 186:707f6e361f3e 224