mbed official
mbed library sources. Supersedes mbed-src.
Dependents: Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more
targets/TARGET_Maxim/TARGET_MAX32620C/device/adc_regs.h@189:f392fc9709a3, 2019-02-20 (annotated)
- Committer:
- AnnaBridge
- Date:
- Wed Feb 20 22:31:08 2019 +0000
- Revision:
- 189:f392fc9709a3
- Parent:
- 186:707f6e361f3e
mbed library release version 165
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| Anna Bridge |
186:707f6e361f3e | 1 | /******************************************************************************* |
| Anna Bridge |
186:707f6e361f3e | 2 | * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved. |
| Anna Bridge |
186:707f6e361f3e | 3 | * |
| Anna Bridge |
186:707f6e361f3e | 4 | * Permission is hereby granted, free of charge, to any person obtaining a |
| Anna Bridge |
186:707f6e361f3e | 5 | * copy of this software and associated documentation files (the "Software"), |
| Anna Bridge |
186:707f6e361f3e | 6 | * to deal in the Software without restriction, including without limitation |
| Anna Bridge |
186:707f6e361f3e | 7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| Anna Bridge |
186:707f6e361f3e | 8 | * and/or sell copies of the Software, and to permit persons to whom the |
| Anna Bridge |
186:707f6e361f3e | 9 | * Software is furnished to do so, subject to the following conditions: |
| Anna Bridge |
186:707f6e361f3e | 10 | * |
| Anna Bridge |
186:707f6e361f3e | 11 | * The above copyright notice and this permission notice shall be included |
| Anna Bridge |
186:707f6e361f3e | 12 | * in all copies or substantial portions of the Software. |
| Anna Bridge |
186:707f6e361f3e | 13 | * |
| Anna Bridge |
186:707f6e361f3e | 14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS |
| Anna Bridge |
186:707f6e361f3e | 15 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF |
| Anna Bridge |
186:707f6e361f3e | 16 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. |
| Anna Bridge |
186:707f6e361f3e | 17 | * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES |
| Anna Bridge |
186:707f6e361f3e | 18 | * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| Anna Bridge |
186:707f6e361f3e | 19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| Anna Bridge |
186:707f6e361f3e | 20 | * OTHER DEALINGS IN THE SOFTWARE. |
| Anna Bridge |
186:707f6e361f3e | 21 | * |
| Anna Bridge |
186:707f6e361f3e | 22 | * Except as contained in this notice, the name of Maxim Integrated |
| Anna Bridge |
186:707f6e361f3e | 23 | * Products, Inc. shall not be used except as stated in the Maxim Integrated |
| Anna Bridge |
186:707f6e361f3e | 24 | * Products, Inc. Branding Policy. |
| Anna Bridge |
186:707f6e361f3e | 25 | * |
| Anna Bridge |
186:707f6e361f3e | 26 | * The mere transfer of this software does not imply any licenses |
| Anna Bridge |
186:707f6e361f3e | 27 | * of trade secrets, proprietary technology, copyrights, patents, |
| Anna Bridge |
186:707f6e361f3e | 28 | * trademarks, maskwork rights, or any other form of intellectual |
| Anna Bridge |
186:707f6e361f3e | 29 | * property whatsoever. Maxim Integrated Products, Inc. retains all |
| Anna Bridge |
186:707f6e361f3e | 30 | * ownership rights. |
| Anna Bridge |
186:707f6e361f3e | 31 | * |
| Anna Bridge |
186:707f6e361f3e | 32 | * $Date: 2016-03-18 09:21:00 -0500 (Fri, 18 Mar 2016) $ |
| Anna Bridge |
186:707f6e361f3e | 33 | * $Revision: 21976 $ |
| Anna Bridge |
186:707f6e361f3e | 34 | * |
| Anna Bridge |
186:707f6e361f3e | 35 | ******************************************************************************/ |
| Anna Bridge |
186:707f6e361f3e | 36 | |
| Anna Bridge |
186:707f6e361f3e | 37 | #ifndef _MXC_ADC_REGS_H_ |
| Anna Bridge |
186:707f6e361f3e | 38 | #define _MXC_ADC_REGS_H_ |
| Anna Bridge |
186:707f6e361f3e | 39 | |
| Anna Bridge |
186:707f6e361f3e | 40 | #ifdef __cplusplus |
| Anna Bridge |
186:707f6e361f3e | 41 | extern "C" { |
| Anna Bridge |
186:707f6e361f3e | 42 | #endif |
| Anna Bridge |
186:707f6e361f3e | 43 | |
| Anna Bridge |
186:707f6e361f3e | 44 | #include <stdint.h> |
| Anna Bridge |
186:707f6e361f3e | 45 | |
| Anna Bridge |
186:707f6e361f3e | 46 | /* |
| Anna Bridge |
186:707f6e361f3e | 47 | If types are not defined elsewhere (CMSIS) define them here |
| Anna Bridge |
186:707f6e361f3e | 48 | */ |
| Anna Bridge |
186:707f6e361f3e | 49 | #ifndef __IO |
| Anna Bridge |
186:707f6e361f3e | 50 | #define __IO volatile |
| Anna Bridge |
186:707f6e361f3e | 51 | #endif |
| Anna Bridge |
186:707f6e361f3e | 52 | #ifndef __I |
| Anna Bridge |
186:707f6e361f3e | 53 | #define __I volatile const |
| Anna Bridge |
186:707f6e361f3e | 54 | #endif |
| Anna Bridge |
186:707f6e361f3e | 55 | #ifndef __O |
| Anna Bridge |
186:707f6e361f3e | 56 | #define __O volatile |
| Anna Bridge |
186:707f6e361f3e | 57 | #endif |
| Anna Bridge |
186:707f6e361f3e | 58 | #ifndef __RO |
| Anna Bridge |
186:707f6e361f3e | 59 | #define __RO volatile const |
| Anna Bridge |
186:707f6e361f3e | 60 | #endif |
| Anna Bridge |
186:707f6e361f3e | 61 | |
| Anna Bridge |
186:707f6e361f3e | 62 | |
| Anna Bridge |
186:707f6e361f3e | 63 | /* |
| Anna Bridge |
186:707f6e361f3e | 64 | Typedefed structure(s) for module registers (per instance or section) with direct 32-bit |
| Anna Bridge |
186:707f6e361f3e | 65 | access to each register in module. |
| Anna Bridge |
186:707f6e361f3e | 66 | */ |
| Anna Bridge |
186:707f6e361f3e | 67 | |
| Anna Bridge |
186:707f6e361f3e | 68 | /* Offset Register Description |
| Anna Bridge |
186:707f6e361f3e | 69 | ============= ============================================================================ */ |
| Anna Bridge |
186:707f6e361f3e | 70 | typedef struct { |
| Anna Bridge |
186:707f6e361f3e | 71 | __IO uint32_t ctrl; /* 0x0000 ADC Control */ |
| Anna Bridge |
186:707f6e361f3e | 72 | __IO uint32_t status; /* 0x0004 ADC Status */ |
| Anna Bridge |
186:707f6e361f3e | 73 | __IO uint32_t data; /* 0x0008 ADC Output Data */ |
| Anna Bridge |
186:707f6e361f3e | 74 | __IO uint32_t intr; /* 0x000C ADC Interrupt Control Register */ |
| Anna Bridge |
186:707f6e361f3e | 75 | __IO uint32_t limit[4]; /* 0x0010-0x001C ADC Limit 0..3 */ |
| Anna Bridge |
186:707f6e361f3e | 76 | __IO uint32_t afe_ctrl; /* 0x0020 AFE Control Register */ |
| Anna Bridge |
186:707f6e361f3e | 77 | __IO uint32_t ro_cal0; /* 0x0024 RO Trim Calibration Register 0 */ |
| Anna Bridge |
186:707f6e361f3e | 78 | __IO uint32_t ro_cal1; /* 0x0028 RO Trim Calibration Register 1 */ |
| Anna Bridge |
186:707f6e361f3e | 79 | __IO uint32_t ro_cal2; /* 0x002C RO Trim Calibration Register 2 */ |
| Anna Bridge |
186:707f6e361f3e | 80 | } mxc_adc_regs_t; |
| Anna Bridge |
186:707f6e361f3e | 81 | |
| Anna Bridge |
186:707f6e361f3e | 82 | |
| Anna Bridge |
186:707f6e361f3e | 83 | /* |
| Anna Bridge |
186:707f6e361f3e | 84 | Register offsets for module ADC. |
| Anna Bridge |
186:707f6e361f3e | 85 | */ |
| Anna Bridge |
186:707f6e361f3e | 86 | |
| Anna Bridge |
186:707f6e361f3e | 87 | #define MXC_R_ADC_OFFS_CTRL ((uint32_t)0x00000000UL) |
| Anna Bridge |
186:707f6e361f3e | 88 | #define MXC_R_ADC_OFFS_STATUS ((uint32_t)0x00000004UL) |
| Anna Bridge |
186:707f6e361f3e | 89 | #define MXC_R_ADC_OFFS_DATA ((uint32_t)0x00000008UL) |
| Anna Bridge |
186:707f6e361f3e | 90 | #define MXC_R_ADC_OFFS_INTR ((uint32_t)0x0000000CUL) |
| Anna Bridge |
186:707f6e361f3e | 91 | #define MXC_R_ADC_OFFS_LIMIT0 ((uint32_t)0x00000010UL) |
| Anna Bridge |
186:707f6e361f3e | 92 | #define MXC_R_ADC_OFFS_LIMIT1 ((uint32_t)0x00000014UL) |
| Anna Bridge |
186:707f6e361f3e | 93 | #define MXC_R_ADC_OFFS_LIMIT2 ((uint32_t)0x00000018UL) |
| Anna Bridge |
186:707f6e361f3e | 94 | #define MXC_R_ADC_OFFS_LIMIT3 ((uint32_t)0x0000001CUL) |
| Anna Bridge |
186:707f6e361f3e | 95 | #define MXC_R_ADC_OFFS_AFE_CTRL ((uint32_t)0x00000020UL) |
| Anna Bridge |
186:707f6e361f3e | 96 | #define MXC_R_ADC_OFFS_RO_CAL0 ((uint32_t)0x00000024UL) |
| Anna Bridge |
186:707f6e361f3e | 97 | #define MXC_R_ADC_OFFS_RO_CAL1 ((uint32_t)0x00000028UL) |
| Anna Bridge |
186:707f6e361f3e | 98 | #define MXC_R_ADC_OFFS_RO_CAL2 ((uint32_t)0x0000002CUL) |
| Anna Bridge |
186:707f6e361f3e | 99 | |
| Anna Bridge |
186:707f6e361f3e | 100 | |
| Anna Bridge |
186:707f6e361f3e | 101 | /* |
| Anna Bridge |
186:707f6e361f3e | 102 | Field positions and masks for module ADC. |
| Anna Bridge |
186:707f6e361f3e | 103 | */ |
| Anna Bridge |
186:707f6e361f3e | 104 | |
| Anna Bridge |
186:707f6e361f3e | 105 | #define MXC_F_ADC_CTRL_CPU_ADC_START_POS 0 |
| Anna Bridge |
186:707f6e361f3e | 106 | #define MXC_F_ADC_CTRL_CPU_ADC_START ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_CPU_ADC_START_POS)) |
| Anna Bridge |
186:707f6e361f3e | 107 | #define MXC_F_ADC_CTRL_ADC_PU_POS 1 |
| Anna Bridge |
186:707f6e361f3e | 108 | #define MXC_F_ADC_CTRL_ADC_PU ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_ADC_PU_POS)) |
| Anna Bridge |
186:707f6e361f3e | 109 | #define MXC_F_ADC_CTRL_BUF_PU_POS 2 |
| Anna Bridge |
186:707f6e361f3e | 110 | #define MXC_F_ADC_CTRL_BUF_PU ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_BUF_PU_POS)) |
| Anna Bridge |
186:707f6e361f3e | 111 | #define MXC_F_ADC_CTRL_ADC_REFBUF_PU_POS 3 |
| Anna Bridge |
186:707f6e361f3e | 112 | #define MXC_F_ADC_CTRL_ADC_REFBUF_PU ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_ADC_REFBUF_PU_POS)) |
| Anna Bridge |
186:707f6e361f3e | 113 | #define MXC_F_ADC_CTRL_ADC_CHGPUMP_PU_POS 4 |
| Anna Bridge |
186:707f6e361f3e | 114 | #define MXC_F_ADC_CTRL_ADC_CHGPUMP_PU ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_ADC_CHGPUMP_PU_POS)) |
| Anna Bridge |
186:707f6e361f3e | 115 | #define MXC_F_ADC_CTRL_BUF_CHOP_DIS_POS 5 |
| Anna Bridge |
186:707f6e361f3e | 116 | #define MXC_F_ADC_CTRL_BUF_CHOP_DIS ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_BUF_CHOP_DIS_POS)) |
| Anna Bridge |
186:707f6e361f3e | 117 | #define MXC_F_ADC_CTRL_BUF_PUMP_DIS_POS 6 |
| Anna Bridge |
186:707f6e361f3e | 118 | #define MXC_F_ADC_CTRL_BUF_PUMP_DIS ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_BUF_PUMP_DIS_POS)) |
| Anna Bridge |
186:707f6e361f3e | 119 | #define MXC_F_ADC_CTRL_BUF_BYPASS_POS 7 |
| Anna Bridge |
186:707f6e361f3e | 120 | #define MXC_F_ADC_CTRL_BUF_BYPASS ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_BUF_BYPASS_POS)) |
| Anna Bridge |
186:707f6e361f3e | 121 | #define MXC_F_ADC_CTRL_ADC_REFSCL_POS 8 |
| Anna Bridge |
186:707f6e361f3e | 122 | #define MXC_F_ADC_CTRL_ADC_REFSCL ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_ADC_REFSCL_POS)) |
| Anna Bridge |
186:707f6e361f3e | 123 | #define MXC_F_ADC_CTRL_ADC_SCALE_POS 9 |
| Anna Bridge |
186:707f6e361f3e | 124 | #define MXC_F_ADC_CTRL_ADC_SCALE ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_ADC_SCALE_POS)) |
| Anna Bridge |
186:707f6e361f3e | 125 | #define MXC_F_ADC_CTRL_ADC_REFSEL_POS 10 |
| Anna Bridge |
186:707f6e361f3e | 126 | #define MXC_F_ADC_CTRL_ADC_REFSEL ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_ADC_REFSEL_POS)) |
| Anna Bridge |
186:707f6e361f3e | 127 | #define MXC_F_ADC_CTRL_ADC_CLK_EN_POS 11 |
| Anna Bridge |
186:707f6e361f3e | 128 | #define MXC_F_ADC_CTRL_ADC_CLK_EN ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_ADC_CLK_EN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 129 | #define MXC_F_ADC_CTRL_ADC_CHSEL_POS 12 |
| Anna Bridge |
186:707f6e361f3e | 130 | #define MXC_F_ADC_CTRL_ADC_CHSEL ((uint32_t)(0x0000000FUL << MXC_F_ADC_CTRL_ADC_CHSEL_POS)) |
| Anna Bridge |
186:707f6e361f3e | 131 | |
| Anna Bridge |
186:707f6e361f3e | 132 | #if (MXC_ADC_REV == 0) |
| Anna Bridge |
186:707f6e361f3e | 133 | #define MXC_F_ADC_CTRL_ADC_XREF_POS 16 |
| Anna Bridge |
186:707f6e361f3e | 134 | #define MXC_F_ADC_CTRL_ADC_XREF ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_ADC_XREF_POS)) |
| Anna Bridge |
186:707f6e361f3e | 135 | #endif |
| Anna Bridge |
186:707f6e361f3e | 136 | |
| Anna Bridge |
186:707f6e361f3e | 137 | #define MXC_F_ADC_CTRL_ADC_DATAALIGN_POS 17 |
| Anna Bridge |
186:707f6e361f3e | 138 | #define MXC_F_ADC_CTRL_ADC_DATAALIGN ((uint32_t)(0x00000001UL << MXC_F_ADC_CTRL_ADC_DATAALIGN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 139 | #define MXC_F_ADC_CTRL_AFE_PWR_UP_DLY_POS 24 |
| Anna Bridge |
186:707f6e361f3e | 140 | #define MXC_F_ADC_CTRL_AFE_PWR_UP_DLY ((uint32_t)(0x000000FFUL << MXC_F_ADC_CTRL_AFE_PWR_UP_DLY_POS)) |
| Anna Bridge |
186:707f6e361f3e | 141 | |
| Anna Bridge |
186:707f6e361f3e | 142 | #define MXC_F_ADC_STATUS_ADC_ACTIVE_POS 0 |
| Anna Bridge |
186:707f6e361f3e | 143 | #define MXC_F_ADC_STATUS_ADC_ACTIVE ((uint32_t)(0x00000001UL << MXC_F_ADC_STATUS_ADC_ACTIVE_POS)) |
| Anna Bridge |
186:707f6e361f3e | 144 | #define MXC_F_ADC_STATUS_RO_CAL_ATOMIC_ACTIVE_POS 1 |
| Anna Bridge |
186:707f6e361f3e | 145 | #define MXC_F_ADC_STATUS_RO_CAL_ATOMIC_ACTIVE ((uint32_t)(0x00000001UL << MXC_F_ADC_STATUS_RO_CAL_ATOMIC_ACTIVE_POS)) |
| Anna Bridge |
186:707f6e361f3e | 146 | #define MXC_F_ADC_STATUS_AFE_PWR_UP_ACTIVE_POS 2 |
| Anna Bridge |
186:707f6e361f3e | 147 | #define MXC_F_ADC_STATUS_AFE_PWR_UP_ACTIVE ((uint32_t)(0x00000001UL << MXC_F_ADC_STATUS_AFE_PWR_UP_ACTIVE_POS)) |
| Anna Bridge |
186:707f6e361f3e | 148 | #define MXC_F_ADC_STATUS_ADC_OVERFLOW_POS 3 |
| Anna Bridge |
186:707f6e361f3e | 149 | #define MXC_F_ADC_STATUS_ADC_OVERFLOW ((uint32_t)(0x00000001UL << MXC_F_ADC_STATUS_ADC_OVERFLOW_POS)) |
| Anna Bridge |
186:707f6e361f3e | 150 | |
| Anna Bridge |
186:707f6e361f3e | 151 | #define MXC_F_ADC_DATA_ADC_DATA_POS 0 |
| Anna Bridge |
186:707f6e361f3e | 152 | #define MXC_F_ADC_DATA_ADC_DATA ((uint32_t)(0x0000FFFFUL << MXC_F_ADC_DATA_ADC_DATA_POS)) |
| Anna Bridge |
186:707f6e361f3e | 153 | |
| Anna Bridge |
186:707f6e361f3e | 154 | #define MXC_F_ADC_INTR_ADC_DONE_IE_POS 0 |
| Anna Bridge |
186:707f6e361f3e | 155 | #define MXC_F_ADC_INTR_ADC_DONE_IE ((uint32_t)(0x00000001UL << MXC_F_ADC_INTR_ADC_DONE_IE_POS)) |
| Anna Bridge |
186:707f6e361f3e | 156 | #define MXC_F_ADC_INTR_ADC_REF_READY_IE_POS 1 |
| Anna Bridge |
186:707f6e361f3e | 157 | #define MXC_F_ADC_INTR_ADC_REF_READY_IE ((uint32_t)(0x00000001UL << MXC_F_ADC_INTR_ADC_REF_READY_IE_POS)) |
| Anna Bridge |
186:707f6e361f3e | 158 | #define MXC_F_ADC_INTR_ADC_HI_LIMIT_IE_POS 2 |
| Anna Bridge |
186:707f6e361f3e | 159 | #define MXC_F_ADC_INTR_ADC_HI_LIMIT_IE ((uint32_t)(0x00000001UL << MXC_F_ADC_INTR_ADC_HI_LIMIT_IE_POS)) |
| Anna Bridge |
186:707f6e361f3e | 160 | #define MXC_F_ADC_INTR_ADC_LO_LIMIT_IE_POS 3 |
| Anna Bridge |
186:707f6e361f3e | 161 | #define MXC_F_ADC_INTR_ADC_LO_LIMIT_IE ((uint32_t)(0x00000001UL << MXC_F_ADC_INTR_ADC_LO_LIMIT_IE_POS)) |
| Anna Bridge |
186:707f6e361f3e | 162 | #define MXC_F_ADC_INTR_ADC_OVERFLOW_IE_POS 4 |
| Anna Bridge |
186:707f6e361f3e | 163 | #define MXC_F_ADC_INTR_ADC_OVERFLOW_IE ((uint32_t)(0x00000001UL << MXC_F_ADC_INTR_ADC_OVERFLOW_IE_POS)) |
| Anna Bridge |
186:707f6e361f3e | 164 | #define MXC_F_ADC_INTR_RO_CAL_DONE_IE_POS 5 |
| Anna Bridge |
186:707f6e361f3e | 165 | #define MXC_F_ADC_INTR_RO_CAL_DONE_IE ((uint32_t)(0x00000001UL << MXC_F_ADC_INTR_RO_CAL_DONE_IE_POS)) |
| Anna Bridge |
186:707f6e361f3e | 166 | #define MXC_F_ADC_INTR_ADC_DONE_IF_POS 16 |
| Anna Bridge |
186:707f6e361f3e | 167 | #define MXC_F_ADC_INTR_ADC_DONE_IF ((uint32_t)(0x00000001UL << MXC_F_ADC_INTR_ADC_DONE_IF_POS)) |
| Anna Bridge |
186:707f6e361f3e | 168 | #define MXC_F_ADC_INTR_ADC_REF_READY_IF_POS 17 |
| Anna Bridge |
186:707f6e361f3e | 169 | #define MXC_F_ADC_INTR_ADC_REF_READY_IF ((uint32_t)(0x00000001UL << MXC_F_ADC_INTR_ADC_REF_READY_IF_POS)) |
| Anna Bridge |
186:707f6e361f3e | 170 | #define MXC_F_ADC_INTR_ADC_HI_LIMIT_IF_POS 18 |
| Anna Bridge |
186:707f6e361f3e | 171 | #define MXC_F_ADC_INTR_ADC_HI_LIMIT_IF ((uint32_t)(0x00000001UL << MXC_F_ADC_INTR_ADC_HI_LIMIT_IF_POS)) |
| Anna Bridge |
186:707f6e361f3e | 172 | #define MXC_F_ADC_INTR_ADC_LO_LIMIT_IF_POS 19 |
| Anna Bridge |
186:707f6e361f3e | 173 | #define MXC_F_ADC_INTR_ADC_LO_LIMIT_IF ((uint32_t)(0x00000001UL << MXC_F_ADC_INTR_ADC_LO_LIMIT_IF_POS)) |
| Anna Bridge |
186:707f6e361f3e | 174 | #define MXC_F_ADC_INTR_ADC_OVERFLOW_IF_POS 20 |
| Anna Bridge |
186:707f6e361f3e | 175 | #define MXC_F_ADC_INTR_ADC_OVERFLOW_IF ((uint32_t)(0x00000001UL << MXC_F_ADC_INTR_ADC_OVERFLOW_IF_POS)) |
| Anna Bridge |
186:707f6e361f3e | 176 | #define MXC_F_ADC_INTR_RO_CAL_DONE_IF_POS 21 |
| Anna Bridge |
186:707f6e361f3e | 177 | #define MXC_F_ADC_INTR_RO_CAL_DONE_IF ((uint32_t)(0x00000001UL << MXC_F_ADC_INTR_RO_CAL_DONE_IF_POS)) |
| Anna Bridge |
186:707f6e361f3e | 178 | #define MXC_F_ADC_INTR_ADC_INT_PENDING_POS 22 |
| Anna Bridge |
186:707f6e361f3e | 179 | #define MXC_F_ADC_INTR_ADC_INT_PENDING ((uint32_t)(0x00000001UL << MXC_F_ADC_INTR_ADC_INT_PENDING_POS)) |
| Anna Bridge |
186:707f6e361f3e | 180 | |
| Anna Bridge |
186:707f6e361f3e | 181 | #define MXC_F_ADC_LIMIT0_CH_LO_LIMIT_POS 0 |
| Anna Bridge |
186:707f6e361f3e | 182 | #define MXC_F_ADC_LIMIT0_CH_LO_LIMIT ((uint32_t)(0x000003FFUL << MXC_F_ADC_LIMIT0_CH_LO_LIMIT_POS)) |
| Anna Bridge |
186:707f6e361f3e | 183 | #define MXC_F_ADC_LIMIT0_CH_HI_LIMIT_POS 12 |
| Anna Bridge |
186:707f6e361f3e | 184 | #define MXC_F_ADC_LIMIT0_CH_HI_LIMIT ((uint32_t)(0x000003FFUL << MXC_F_ADC_LIMIT0_CH_HI_LIMIT_POS)) |
| Anna Bridge |
186:707f6e361f3e | 185 | #define MXC_F_ADC_LIMIT0_CH_SEL_POS 24 |
| Anna Bridge |
186:707f6e361f3e | 186 | #define MXC_F_ADC_LIMIT0_CH_SEL ((uint32_t)(0x0000000FUL << MXC_F_ADC_LIMIT0_CH_SEL_POS)) |
| Anna Bridge |
186:707f6e361f3e | 187 | #define MXC_F_ADC_LIMIT0_CH_LO_LIMIT_EN_POS 28 |
| Anna Bridge |
186:707f6e361f3e | 188 | #define MXC_F_ADC_LIMIT0_CH_LO_LIMIT_EN ((uint32_t)(0x00000001UL << MXC_F_ADC_LIMIT0_CH_LO_LIMIT_EN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 189 | #define MXC_F_ADC_LIMIT0_CH_HI_LIMIT_EN_POS 29 |
| Anna Bridge |
186:707f6e361f3e | 190 | #define MXC_F_ADC_LIMIT0_CH_HI_LIMIT_EN ((uint32_t)(0x00000001UL << MXC_F_ADC_LIMIT0_CH_HI_LIMIT_EN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 191 | |
| Anna Bridge |
186:707f6e361f3e | 192 | #define MXC_F_ADC_LIMIT1_CH_LO_LIMIT_POS 0 |
| Anna Bridge |
186:707f6e361f3e | 193 | #define MXC_F_ADC_LIMIT1_CH_LO_LIMIT ((uint32_t)(0x000003FFUL << MXC_F_ADC_LIMIT1_CH_LO_LIMIT_POS)) |
| Anna Bridge |
186:707f6e361f3e | 194 | #define MXC_F_ADC_LIMIT1_CH_HI_LIMIT_POS 12 |
| Anna Bridge |
186:707f6e361f3e | 195 | #define MXC_F_ADC_LIMIT1_CH_HI_LIMIT ((uint32_t)(0x000003FFUL << MXC_F_ADC_LIMIT1_CH_HI_LIMIT_POS)) |
| Anna Bridge |
186:707f6e361f3e | 196 | #define MXC_F_ADC_LIMIT1_CH_SEL_POS 24 |
| Anna Bridge |
186:707f6e361f3e | 197 | #define MXC_F_ADC_LIMIT1_CH_SEL ((uint32_t)(0x0000000FUL << MXC_F_ADC_LIMIT1_CH_SEL_POS)) |
| Anna Bridge |
186:707f6e361f3e | 198 | #define MXC_F_ADC_LIMIT1_CH_LO_LIMIT_EN_POS 28 |
| Anna Bridge |
186:707f6e361f3e | 199 | #define MXC_F_ADC_LIMIT1_CH_LO_LIMIT_EN ((uint32_t)(0x00000001UL << MXC_F_ADC_LIMIT1_CH_LO_LIMIT_EN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 200 | #define MXC_F_ADC_LIMIT1_CH_HI_LIMIT_EN_POS 29 |
| Anna Bridge |
186:707f6e361f3e | 201 | #define MXC_F_ADC_LIMIT1_CH_HI_LIMIT_EN ((uint32_t)(0x00000001UL << MXC_F_ADC_LIMIT1_CH_HI_LIMIT_EN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 202 | |
| Anna Bridge |
186:707f6e361f3e | 203 | #define MXC_F_ADC_LIMIT2_CH_LO_LIMIT_POS 0 |
| Anna Bridge |
186:707f6e361f3e | 204 | #define MXC_F_ADC_LIMIT2_CH_LO_LIMIT ((uint32_t)(0x000003FFUL << MXC_F_ADC_LIMIT2_CH_LO_LIMIT_POS)) |
| Anna Bridge |
186:707f6e361f3e | 205 | #define MXC_F_ADC_LIMIT2_CH_HI_LIMIT_POS 12 |
| Anna Bridge |
186:707f6e361f3e | 206 | #define MXC_F_ADC_LIMIT2_CH_HI_LIMIT ((uint32_t)(0x000003FFUL << MXC_F_ADC_LIMIT2_CH_HI_LIMIT_POS)) |
| Anna Bridge |
186:707f6e361f3e | 207 | #define MXC_F_ADC_LIMIT2_CH_SEL_POS 24 |
| Anna Bridge |
186:707f6e361f3e | 208 | #define MXC_F_ADC_LIMIT2_CH_SEL ((uint32_t)(0x0000000FUL << MXC_F_ADC_LIMIT2_CH_SEL_POS)) |
| Anna Bridge |
186:707f6e361f3e | 209 | #define MXC_F_ADC_LIMIT2_CH_LO_LIMIT_EN_POS 28 |
| Anna Bridge |
186:707f6e361f3e | 210 | #define MXC_F_ADC_LIMIT2_CH_LO_LIMIT_EN ((uint32_t)(0x00000001UL << MXC_F_ADC_LIMIT2_CH_LO_LIMIT_EN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 211 | #define MXC_F_ADC_LIMIT2_CH_HI_LIMIT_EN_POS 29 |
| Anna Bridge |
186:707f6e361f3e | 212 | #define MXC_F_ADC_LIMIT2_CH_HI_LIMIT_EN ((uint32_t)(0x00000001UL << MXC_F_ADC_LIMIT2_CH_HI_LIMIT_EN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 213 | |
| Anna Bridge |
186:707f6e361f3e | 214 | #define MXC_F_ADC_LIMIT3_CH_LO_LIMIT_POS 0 |
| Anna Bridge |
186:707f6e361f3e | 215 | #define MXC_F_ADC_LIMIT3_CH_LO_LIMIT ((uint32_t)(0x000003FFUL << MXC_F_ADC_LIMIT3_CH_LO_LIMIT_POS)) |
| Anna Bridge |
186:707f6e361f3e | 216 | #define MXC_F_ADC_LIMIT3_CH_HI_LIMIT_POS 12 |
| Anna Bridge |
186:707f6e361f3e | 217 | #define MXC_F_ADC_LIMIT3_CH_HI_LIMIT ((uint32_t)(0x000003FFUL << MXC_F_ADC_LIMIT3_CH_HI_LIMIT_POS)) |
| Anna Bridge |
186:707f6e361f3e | 218 | #define MXC_F_ADC_LIMIT3_CH_SEL_POS 24 |
| Anna Bridge |
186:707f6e361f3e | 219 | #define MXC_F_ADC_LIMIT3_CH_SEL ((uint32_t)(0x0000000FUL << MXC_F_ADC_LIMIT3_CH_SEL_POS)) |
| Anna Bridge |
186:707f6e361f3e | 220 | #define MXC_F_ADC_LIMIT3_CH_LO_LIMIT_EN_POS 28 |
| Anna Bridge |
186:707f6e361f3e | 221 | #define MXC_F_ADC_LIMIT3_CH_LO_LIMIT_EN ((uint32_t)(0x00000001UL << MXC_F_ADC_LIMIT3_CH_LO_LIMIT_EN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 222 | #define MXC_F_ADC_LIMIT3_CH_HI_LIMIT_EN_POS 29 |
| Anna Bridge |
186:707f6e361f3e | 223 | #define MXC_F_ADC_LIMIT3_CH_HI_LIMIT_EN ((uint32_t)(0x00000001UL << MXC_F_ADC_LIMIT3_CH_HI_LIMIT_EN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 224 | |
| Anna Bridge |
186:707f6e361f3e | 225 | #define MXC_F_ADC_AFE_CTRL_TMON_INTBIAS_EN_POS 8 |
| Anna Bridge |
186:707f6e361f3e | 226 | #define MXC_F_ADC_AFE_CTRL_TMON_INTBIAS_EN ((uint32_t)(0x00000001UL << MXC_F_ADC_AFE_CTRL_TMON_INTBIAS_EN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 227 | #define MXC_F_ADC_AFE_CTRL_TMON_EXTBIAS_EN_POS 9 |
| Anna Bridge |
186:707f6e361f3e | 228 | #define MXC_F_ADC_AFE_CTRL_TMON_EXTBIAS_EN ((uint32_t)(0x00000001UL << MXC_F_ADC_AFE_CTRL_TMON_EXTBIAS_EN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 229 | |
| Anna Bridge |
186:707f6e361f3e | 230 | #define MXC_F_ADC_RO_CAL0_RO_CAL_EN_POS 0 |
| Anna Bridge |
186:707f6e361f3e | 231 | #define MXC_F_ADC_RO_CAL0_RO_CAL_EN ((uint32_t)(0x00000001UL << MXC_F_ADC_RO_CAL0_RO_CAL_EN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 232 | #define MXC_F_ADC_RO_CAL0_RO_CAL_RUN_POS 1 |
| Anna Bridge |
186:707f6e361f3e | 233 | #define MXC_F_ADC_RO_CAL0_RO_CAL_RUN ((uint32_t)(0x00000001UL << MXC_F_ADC_RO_CAL0_RO_CAL_RUN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 234 | #define MXC_F_ADC_RO_CAL0_RO_CAL_LOAD_POS 2 |
| Anna Bridge |
186:707f6e361f3e | 235 | #define MXC_F_ADC_RO_CAL0_RO_CAL_LOAD ((uint32_t)(0x00000001UL << MXC_F_ADC_RO_CAL0_RO_CAL_LOAD_POS)) |
| Anna Bridge |
186:707f6e361f3e | 236 | #define MXC_F_ADC_RO_CAL0_RO_CAL_ATOMIC_POS 4 |
| Anna Bridge |
186:707f6e361f3e | 237 | #define MXC_F_ADC_RO_CAL0_RO_CAL_ATOMIC ((uint32_t)(0x00000001UL << MXC_F_ADC_RO_CAL0_RO_CAL_ATOMIC_POS)) |
| Anna Bridge |
186:707f6e361f3e | 238 | #define MXC_F_ADC_RO_CAL0_DUMMY_POS 5 |
| Anna Bridge |
186:707f6e361f3e | 239 | #define MXC_F_ADC_RO_CAL0_DUMMY ((uint32_t)(0x00000007UL << MXC_F_ADC_RO_CAL0_DUMMY_POS)) |
| Anna Bridge |
186:707f6e361f3e | 240 | #define MXC_F_ADC_RO_CAL0_TRM_MU_POS 8 |
| Anna Bridge |
186:707f6e361f3e | 241 | #define MXC_F_ADC_RO_CAL0_TRM_MU ((uint32_t)(0x00000FFFUL << MXC_F_ADC_RO_CAL0_TRM_MU_POS)) |
| Anna Bridge |
186:707f6e361f3e | 242 | #define MXC_F_ADC_RO_CAL0_RO_TRM_POS 23 |
| Anna Bridge |
186:707f6e361f3e | 243 | #define MXC_F_ADC_RO_CAL0_RO_TRM ((uint32_t)(0x000001FFUL << MXC_F_ADC_RO_CAL0_RO_TRM_POS)) |
| Anna Bridge |
186:707f6e361f3e | 244 | |
| Anna Bridge |
186:707f6e361f3e | 245 | #define MXC_F_ADC_RO_CAL1_TRM_INIT_POS 0 |
| Anna Bridge |
186:707f6e361f3e | 246 | #define MXC_F_ADC_RO_CAL1_TRM_INIT ((uint32_t)(0x000001FFUL << MXC_F_ADC_RO_CAL1_TRM_INIT_POS)) |
| Anna Bridge |
186:707f6e361f3e | 247 | #define MXC_F_ADC_RO_CAL1_TRM_MIN_POS 10 |
| Anna Bridge |
186:707f6e361f3e | 248 | #define MXC_F_ADC_RO_CAL1_TRM_MIN ((uint32_t)(0x000001FFUL << MXC_F_ADC_RO_CAL1_TRM_MIN_POS)) |
| Anna Bridge |
186:707f6e361f3e | 249 | #define MXC_F_ADC_RO_CAL1_TRM_MAX_POS 20 |
| Anna Bridge |
186:707f6e361f3e | 250 | #define MXC_F_ADC_RO_CAL1_TRM_MAX ((uint32_t)(0x000001FFUL << MXC_F_ADC_RO_CAL1_TRM_MAX_POS)) |
| Anna Bridge |
186:707f6e361f3e | 251 | |
| Anna Bridge |
186:707f6e361f3e | 252 | #define MXC_F_ADC_RO_CAL2_AUTO_CAL_DONE_CNT_POS 0 |
| Anna Bridge |
186:707f6e361f3e | 253 | #define MXC_F_ADC_RO_CAL2_AUTO_CAL_DONE_CNT ((uint32_t)(0x000000FFUL << MXC_F_ADC_RO_CAL2_AUTO_CAL_DONE_CNT_POS)) |
| Anna Bridge |
186:707f6e361f3e | 254 | |
| Anna Bridge |
186:707f6e361f3e | 255 | #define MXC_V_ADC_CTRL_ADC_CHSEL_AIN0 ((uint32_t)(0x00000000UL)) |
| Anna Bridge |
186:707f6e361f3e | 256 | #define MXC_V_ADC_CTRL_ADC_CHSEL_AIN1 ((uint32_t)(0x00000001UL)) |
| Anna Bridge |
186:707f6e361f3e | 257 | #define MXC_V_ADC_CTRL_ADC_CHSEL_AIN2 ((uint32_t)(0x00000002UL)) |
| Anna Bridge |
186:707f6e361f3e | 258 | #define MXC_V_ADC_CTRL_ADC_CHSEL_AIN3 ((uint32_t)(0x00000003UL)) |
| Anna Bridge |
186:707f6e361f3e | 259 | #define MXC_V_ADC_CTRL_ADC_CHSEL_AIN0_DIV_5 ((uint32_t)(0x00000004UL)) |
| Anna Bridge |
186:707f6e361f3e | 260 | #define MXC_V_ADC_CTRL_ADC_CHSEL_AIN1_DIV_5 ((uint32_t)(0x00000005UL)) |
| Anna Bridge |
186:707f6e361f3e | 261 | #define MXC_V_ADC_CTRL_ADC_CHSEL_VDDB_DIV_4 ((uint32_t)(0x00000006UL)) |
| Anna Bridge |
186:707f6e361f3e | 262 | #define MXC_V_ADC_CTRL_ADC_CHSEL_VDD18 ((uint32_t)(0x00000007UL)) |
| Anna Bridge |
186:707f6e361f3e | 263 | #define MXC_V_ADC_CTRL_ADC_CHSEL_VDD12 ((uint32_t)(0x00000008UL)) |
| Anna Bridge |
186:707f6e361f3e | 264 | #define MXC_V_ADC_CTRL_ADC_CHSEL_VRTC_DIV_2 ((uint32_t)(0x00000009UL)) |
| Anna Bridge |
186:707f6e361f3e | 265 | #define MXC_V_ADC_CTRL_ADC_CHSEL_TMON ((uint32_t)(0x0000000AUL)) |
| Anna Bridge |
186:707f6e361f3e | 266 | |
| Anna Bridge |
186:707f6e361f3e | 267 | #if(MXC_ADC_REV > 0) |
| Anna Bridge |
186:707f6e361f3e | 268 | #define MXC_V_ADC_CTRL_ADC_CHSEL_VDDIO_DIV_4 ((uint32_t)(0x0000000BUL)) |
| Anna Bridge |
186:707f6e361f3e | 269 | #define MXC_V_ADC_CTRL_ADC_CHSEL_VDDIOH_DIV_4 ((uint32_t)(0x0000000CUL)) |
| Anna Bridge |
186:707f6e361f3e | 270 | #endif |
| Anna Bridge |
186:707f6e361f3e | 271 | |
| Anna Bridge |
186:707f6e361f3e | 272 | #ifdef __cplusplus |
| Anna Bridge |
186:707f6e361f3e | 273 | } |
| Anna Bridge |
186:707f6e361f3e | 274 | #endif |
| Anna Bridge |
186:707f6e361f3e | 275 | |
| Anna Bridge |
186:707f6e361f3e | 276 | #endif /* _MXC_ADC_REGS_H_ */ |
| Anna Bridge |
186:707f6e361f3e | 277 |
