mbed official / mbed-dev

mbed library sources. Supersedes mbed-src.

Dependents:   Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more

targets/TARGET_Freescale/TARGET_K20XX/TARGET_K20D50M/device/system_MK20D5.c@189:f392fc9709a3, 2019-02-20 (annotated)

Committer:
AnnaBridge
Date:
Wed Feb 20 22:31:08 2019 +0000
Revision:
189:f392fc9709a3
Parent:
149:156823d33999 
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 144:ef7eb2e8f9f7 1 /*
<> 144:ef7eb2e8f9f7 2 ** ###################################################################
<> 144:ef7eb2e8f9f7 3 ** Compilers: ARM Compiler
<> 144:ef7eb2e8f9f7 4 ** Freescale C/C++ for Embedded ARM
<> 144:ef7eb2e8f9f7 5 ** GNU C Compiler
<> 144:ef7eb2e8f9f7 6 ** IAR ANSI C/C++ Compiler for ARM
<> 144:ef7eb2e8f9f7 7 **
<> 144:ef7eb2e8f9f7 8 ** Reference manuals: K20P64M50SF0RM Rev. 1, Oct 2011
<> 144:ef7eb2e8f9f7 9 ** K20P32M50SF0RM Rev. 1, Oct 2011
<> 144:ef7eb2e8f9f7 10 ** K20P48M50SF0RM Rev. 1, Oct 2011
<> 144:ef7eb2e8f9f7 11 **
<> 144:ef7eb2e8f9f7 12 ** Version: rev. 1.0, 2011-12-15
<> 144:ef7eb2e8f9f7 13 **
<> 144:ef7eb2e8f9f7 14 ** Abstract:
<> 144:ef7eb2e8f9f7 15 ** Provides a system configuration function and a global variable that
<> 144:ef7eb2e8f9f7 16 ** contains the system frequency. It configures the device and initializes
<> 144:ef7eb2e8f9f7 17 ** the oscillator (PLL) that is part of the microcontroller device.
<> 144:ef7eb2e8f9f7 18 **
<> 144:ef7eb2e8f9f7 19 ** Copyright: 2015 Freescale Semiconductor, Inc. All Rights Reserved.
<> 144:ef7eb2e8f9f7 20 **
<> 144:ef7eb2e8f9f7 21 ** http: www.freescale.com
<> 144:ef7eb2e8f9f7 22 ** mail: support@freescale.com
<> 144:ef7eb2e8f9f7 23 **
<> 144:ef7eb2e8f9f7 24 ** Revisions:
<> 144:ef7eb2e8f9f7 25 ** - rev. 1.0 (2011-12-15)
<> 144:ef7eb2e8f9f7 26 ** Initial version
<> 144:ef7eb2e8f9f7 27 **
<> 144:ef7eb2e8f9f7 28 ** ###################################################################
<> 144:ef7eb2e8f9f7 29 */
<> 144:ef7eb2e8f9f7 30
<> 144:ef7eb2e8f9f7 31 /**
<> 144:ef7eb2e8f9f7 32 * @file MK20D5
<> 144:ef7eb2e8f9f7 33 * @version 1.0
<> 144:ef7eb2e8f9f7 34 * @date 2011-12-15
<> 144:ef7eb2e8f9f7 35 * @brief Device specific configuration file for MK20D5 (implementation file)
<> 144:ef7eb2e8f9f7 36 *
<> 144:ef7eb2e8f9f7 37 * Provides a system configuration function and a global variable that contains
<> 144:ef7eb2e8f9f7 38 * the system frequency. It configures the device and initializes the oscillator
<> 144:ef7eb2e8f9f7 39 * (PLL) that is part of the microcontroller device.
<> 144:ef7eb2e8f9f7 40 */
<> 144:ef7eb2e8f9f7 41
<> 144:ef7eb2e8f9f7 42 #include <stdint.h>
<> 144:ef7eb2e8f9f7 43 #include "MK20D5.h"
<> 144:ef7eb2e8f9f7 44
<> 144:ef7eb2e8f9f7 45 #define DISABLE_WDOG 1
<> 144:ef7eb2e8f9f7 46
<> 144:ef7eb2e8f9f7 47 #define CLOCK_SETUP 1
<> 144:ef7eb2e8f9f7 48 /* Predefined clock setups
<> 144:ef7eb2e8f9f7 49 0 ... Multipurpose Clock Generator (MCG) in FLL Engaged Internal (FEI) mode
<> 144:ef7eb2e8f9f7 50 Reference clock source for MCG module is the slow internal clock source 32.768kHz
<> 144:ef7eb2e8f9f7 51 Core clock = 41.94MHz, BusClock = 41.94MHz
<> 144:ef7eb2e8f9f7 52 1 ... Multipurpose Clock Generator (MCG) in PLL Engaged External (PEE) mode
<> 144:ef7eb2e8f9f7 53 Reference clock source for MCG module is an external crystal 8MHz
<> 144:ef7eb2e8f9f7 54 Core clock = 48MHz, BusClock = 48MHz
<> 144:ef7eb2e8f9f7 55 2 ... Multipurpose Clock Generator (MCG) in Bypassed Low Power External (BLPE) mode
<> 144:ef7eb2e8f9f7 56 Core clock/Bus clock derived directly from an external crystal 8MHz with no multiplication
<> 144:ef7eb2e8f9f7 57 Core clock = 8MHz, BusClock = 8MHz
<> 144:ef7eb2e8f9f7 58 */
<> 144:ef7eb2e8f9f7 59
<> 144:ef7eb2e8f9f7 60 /*----------------------------------------------------------------------------
<> 144:ef7eb2e8f9f7 61 Define clock source values
<> 144:ef7eb2e8f9f7 62 *----------------------------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 63 #if (CLOCK_SETUP == 0)
<> 144:ef7eb2e8f9f7 64 #define CPU_XTAL_CLK_HZ 8000000u /* Value of the external crystal or oscillator clock frequency in Hz */
<> 144:ef7eb2e8f9f7 65 #define CPU_XTAL32k_CLK_HZ 32768u /* Value of the external 32k crystal or oscillator clock frequency in Hz */
<> 144:ef7eb2e8f9f7 66 #define CPU_INT_SLOW_CLK_HZ 32768u /* Value of the slow internal oscillator clock frequency in Hz */
<> 144:ef7eb2e8f9f7 67 #define CPU_INT_FAST_CLK_HZ 4000000u /* Value of the fast internal oscillator clock frequency in Hz */
<> 144:ef7eb2e8f9f7 68 #define DEFAULT_SYSTEM_CLOCK 41943040u /* Default System clock value */
<> 144:ef7eb2e8f9f7 69 #elif (CLOCK_SETUP == 1)
<> 144:ef7eb2e8f9f7 70 #define CPU_XTAL_CLK_HZ 8000000u /* Value of the external crystal or oscillator clock frequency in Hz */
<> 144:ef7eb2e8f9f7 71 #define CPU_XTAL32k_CLK_HZ 32768u /* Value of the external 32k crystal or oscillator clock frequency in Hz */
<> 144:ef7eb2e8f9f7 72 #define CPU_INT_SLOW_CLK_HZ 32768u /* Value of the slow internal oscillator clock frequency in Hz */
<> 144:ef7eb2e8f9f7 73 #define CPU_INT_FAST_CLK_HZ 4000000u /* Value of the fast internal oscillator clock frequency in Hz */
<> 144:ef7eb2e8f9f7 74 #define DEFAULT_SYSTEM_CLOCK 48000000u /* Default System clock value */
<> 144:ef7eb2e8f9f7 75 #elif (CLOCK_SETUP == 2)
<> 144:ef7eb2e8f9f7 76 #define CPU_XTAL_CLK_HZ 8000000u /* Value of the external crystal or oscillator clock frequency in Hz */
<> 144:ef7eb2e8f9f7 77 #define CPU_XTAL32k_CLK_HZ 32768u /* Value of the external 32k crystal or oscillator clock frequency in Hz */
<> 144:ef7eb2e8f9f7 78 #define CPU_INT_SLOW_CLK_HZ 32768u /* Value of the slow internal oscillator clock frequency in Hz */
<> 144:ef7eb2e8f9f7 79 #define CPU_INT_FAST_CLK_HZ 4000000u /* Value of the fast internal oscillator clock frequency in Hz */
<> 144:ef7eb2e8f9f7 80 #define DEFAULT_SYSTEM_CLOCK 8000000u /* Default System clock value */
<> 144:ef7eb2e8f9f7 81 #endif /* (CLOCK_SETUP == 2) */
<> 144:ef7eb2e8f9f7 82
<> 144:ef7eb2e8f9f7 83
<> 144:ef7eb2e8f9f7 84 /* ----------------------------------------------------------------------------
<> 144:ef7eb2e8f9f7 85 -- Core clock
<> 144:ef7eb2e8f9f7 86 ---------------------------------------------------------------------------- */
<> 144:ef7eb2e8f9f7 87
<> 144:ef7eb2e8f9f7 88 uint32_t SystemCoreClock = DEFAULT_SYSTEM_CLOCK;
<> 144:ef7eb2e8f9f7 89
<> 144:ef7eb2e8f9f7 90 /* ----------------------------------------------------------------------------
<> 144:ef7eb2e8f9f7 91 -- SystemInit()
<> 144:ef7eb2e8f9f7 92 ---------------------------------------------------------------------------- */
<> 144:ef7eb2e8f9f7 93
<> 144:ef7eb2e8f9f7 94 void SystemInit (void) {
<> 144:ef7eb2e8f9f7 95 #if (DISABLE_WDOG)
<> 144:ef7eb2e8f9f7 96 /* Disable the WDOG module */
<> 144:ef7eb2e8f9f7 97 /* WDOG_UNLOCK: WDOGUNLOCK=0xC520 */
<> 144:ef7eb2e8f9f7 98 WDOG->UNLOCK = (uint16_t)0xC520u; /* Key 1 */
<> 144:ef7eb2e8f9f7 99 /* WDOG_UNLOCK : WDOGUNLOCK=0xD928 */
<> 144:ef7eb2e8f9f7 100 WDOG->UNLOCK = (uint16_t)0xD928u; /* Key 2 */
<> 144:ef7eb2e8f9f7 101 /* WDOG_STCTRLH: ??=0,DISTESTWDOG=0,BYTESEL=0,TESTSEL=0,TESTWDOG=0,??=0,STNDBYEN=1,WAITEN=1,STOPEN=1,DBGEN=0,ALLOWUPDATE=1,WINEN=0,IRQRSTEN=0,CLKSRC=1,WDOGEN=0 */
<> 144:ef7eb2e8f9f7 102 WDOG->STCTRLH = (uint16_t)0x01D2u;
<> 144:ef7eb2e8f9f7 103 #endif /* (DISABLE_WDOG) */
<> 144:ef7eb2e8f9f7 104 #if (CLOCK_SETUP == 0)
<> 144:ef7eb2e8f9f7 105 /* SIM->CLKDIV1: OUTDIV1=0,OUTDIV2=0,OUTDIV3=1,OUTDIV4=1,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0 */
<> 144:ef7eb2e8f9f7 106 SIM->CLKDIV1 = (uint32_t)0x00110000u; /* Update system prescalers */
<> 144:ef7eb2e8f9f7 107 /* Switch to FEI Mode */
<> 144:ef7eb2e8f9f7 108 /* MCG->C1: CLKS=0,FRDIV=0,IREFS=1,IRCLKEN=1,IREFSTEN=0 */
<> 144:ef7eb2e8f9f7 109 MCG->C1 = (uint8_t)0x06u;
<> 144:ef7eb2e8f9f7 110 /* MCG->C2: ??=0,??=0,RANGE0=0,HGO=0,EREFS=0,LP=0,IRCS=0 */
<> 144:ef7eb2e8f9f7 111 MCG->C2 = (uint8_t)0x00u;
<> 144:ef7eb2e8f9f7 112 /* MCG_C4: DMX32=0,DRST_DRS=1 */
<> 144:ef7eb2e8f9f7 113 MCG->C4 = (uint8_t)((MCG->C4 & (uint8_t)~(uint8_t)0xC0u) | (uint8_t)0x20u);
<> 144:ef7eb2e8f9f7 114 /* MCG->C5: ??=0,PLLCLKEN=0,PLLSTEN=0,PRDIV0=0 */
<> 144:ef7eb2e8f9f7 115 MCG->C5 = (uint8_t)0x00u;
<> 144:ef7eb2e8f9f7 116 /* MCG->C6: LOLIE=0,PLLS=0,CME=0,VDIV0=0 */
<> 144:ef7eb2e8f9f7 117 MCG->C6 = (uint8_t)0x00u;
<> 144:ef7eb2e8f9f7 118 while((MCG->S & MCG_S_IREFST_MASK) == 0u) { /* Check that the source of the FLL reference clock is the internal reference clock. */
<> 144:ef7eb2e8f9f7 119 }
<> 144:ef7eb2e8f9f7 120 while((MCG->S & 0x0Cu) != 0x00u) { /* Wait until output of the FLL is selected */
<> 144:ef7eb2e8f9f7 121 }
<> 144:ef7eb2e8f9f7 122 #elif (CLOCK_SETUP == 1)
<> 144:ef7eb2e8f9f7 123 /* SIM->CLKDIV1: OUTDIV1=0,OUTDIV2=0,OUTDIV3=1,OUTDIV4=1,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0 */
<> 144:ef7eb2e8f9f7 124 SIM->CLKDIV1 = (uint32_t)0x00110000u; /* Update system prescalers */
<> 144:ef7eb2e8f9f7 125 /* Switch to FBE Mode */
<> 144:ef7eb2e8f9f7 126 /* OSC0->CR: ERCLKEN=0,??=0,EREFSTEN=0,??=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
<> 144:ef7eb2e8f9f7 127 OSC0->CR = (uint8_t)0x00u;
<> 144:ef7eb2e8f9f7 128 /* MCG->C7: OSCSEL=0 */
<> 144:ef7eb2e8f9f7 129 MCG->C7 = (uint8_t)0x00u;
<> 144:ef7eb2e8f9f7 130 /* MCG->C2: ??=0,??=0,RANGE0=2,HGO=0,EREFS=1,LP=0,IRCS=0 */
<> 144:ef7eb2e8f9f7 131 MCG->C2 = (uint8_t)0x24u;
<> 144:ef7eb2e8f9f7 132 /* MCG->C1: CLKS=2,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0 */
<> 144:ef7eb2e8f9f7 133 MCG->C1 = (uint8_t)0x9Au;
<> 144:ef7eb2e8f9f7 134 /* MCG->C4: DMX32=0,DRST_DRS=0 */
<> 144:ef7eb2e8f9f7 135 MCG->C4 &= (uint8_t)~(uint8_t)0xE0u;
<> 144:ef7eb2e8f9f7 136 /* MCG->C5: ??=0,PLLCLKEN=0,PLLSTEN=0,PRDIV0=3 */
<> 144:ef7eb2e8f9f7 137 MCG->C5 = (uint8_t)0x03u;
<> 144:ef7eb2e8f9f7 138 /* MCG->C6: LOLIE=0,PLLS=0,CME=0,VDIV0=0 */
<> 144:ef7eb2e8f9f7 139 MCG->C6 = (uint8_t)0x00u;
<> 144:ef7eb2e8f9f7 140 while((MCG->S & MCG_S_OSCINIT0_MASK) == 0u) { /* Check that the oscillator is running */
<> 144:ef7eb2e8f9f7 141 }
<> 144:ef7eb2e8f9f7 142 #if 0 /* ARM: THIS CHECK IS REMOVED DUE TO BUG WITH SLOW IRC IN REV. 1.0 */
<> 144:ef7eb2e8f9f7 143 while((MCG->S & MCG_S_IREFST_MASK) != 0u) { /* Check that the source of the FLL reference clock is the external reference clock. */
<> 144:ef7eb2e8f9f7 144 }
<> 144:ef7eb2e8f9f7 145 #endif
<> 144:ef7eb2e8f9f7 146 while((MCG->S & 0x0Cu) != 0x08u) { /* Wait until external reference clock is selected as MCG output */
<> 144:ef7eb2e8f9f7 147 }
<> 144:ef7eb2e8f9f7 148 /* Switch to PBE Mode */
<> 144:ef7eb2e8f9f7 149 /* MCG_C5: ??=0,PLLCLKEN=0,PLLSTEN=0,PRDIV0=3 */
<> 144:ef7eb2e8f9f7 150 MCG->C5 = (uint8_t)0x03u;
<> 144:ef7eb2e8f9f7 151 /* MCG->C6: LOLIE=0,PLLS=1,CME=0,VDIV0=0 */
<> 144:ef7eb2e8f9f7 152 MCG->C6 = (uint8_t)0x40u;
<> 144:ef7eb2e8f9f7 153 while((MCG->S & MCG_S_PLLST_MASK) == 0u) { /* Wait until the source of the PLLS clock has switched to the PLL */
<> 144:ef7eb2e8f9f7 154 }
<> 144:ef7eb2e8f9f7 155 while((MCG->S & MCG_S_LOCK0_MASK) == 0u) { /* Wait until locked */
<> 144:ef7eb2e8f9f7 156 }
<> 144:ef7eb2e8f9f7 157 /* Switch to PEE Mode */
<> 144:ef7eb2e8f9f7 158 /* MCG->C1: CLKS=0,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0 */
<> 144:ef7eb2e8f9f7 159 MCG->C1 = (uint8_t)0x1Au;
<> 144:ef7eb2e8f9f7 160 while((MCG->S & 0x0Cu) != 0x0Cu) { /* Wait until output of the PLL is selected */
<> 144:ef7eb2e8f9f7 161 }
<> 144:ef7eb2e8f9f7 162 while((MCG->S & MCG_S_LOCK0_MASK) == 0u) { /* Wait until locked */
<> 144:ef7eb2e8f9f7 163 }
<> 144:ef7eb2e8f9f7 164 #elif (CLOCK_SETUP == 2)
<> 144:ef7eb2e8f9f7 165 /* SIM_CLKDIV1: OUTDIV1=0,OUTDIV2=0,OUTDIV3=1,OUTDIV4=1,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0 */
<> 144:ef7eb2e8f9f7 166 SIM->CLKDIV1 = (uint32_t)0x00110000u; /* Update system prescalers */
<> 144:ef7eb2e8f9f7 167 /* Switch to FBE Mode */
<> 144:ef7eb2e8f9f7 168 /* OSC0->CR: ERCLKEN=0,??=0,EREFSTEN=0,??=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
<> 144:ef7eb2e8f9f7 169 OSC0->CR = (uint8_t)0x00u;
<> 144:ef7eb2e8f9f7 170 /* MCG->C7: OSCSEL=0 */
<> 144:ef7eb2e8f9f7 171 MCG->C7 = (uint8_t)0x00u;
<> 144:ef7eb2e8f9f7 172 /* MCG->C2: ??=0,??=0,RANGE0=2,HGO=0,EREFS=1,LP=0,IRCS=0 */
<> 144:ef7eb2e8f9f7 173 MCG->C2 = (uint8_t)0x24u;
<> 144:ef7eb2e8f9f7 174 /* MCG->C1: CLKS=2,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0 */
<> 144:ef7eb2e8f9f7 175 MCG->C1 = (uint8_t)0x9Au;
<> 144:ef7eb2e8f9f7 176 /* MCG->C4: DMX32=0,DRST_DRS=0 */
<> 144:ef7eb2e8f9f7 177 MCG->C4 &= (uint8_t)~(uint8_t)0xE0u;
<> 144:ef7eb2e8f9f7 178 /* MCG->C5: ??=0,PLLCLKEN=0,PLLSTEN=0,PRDIV0=0 */
<> 144:ef7eb2e8f9f7 179 MCG->C5 = (uint8_t)0x00u;
<> 144:ef7eb2e8f9f7 180 /* MCG->C6: LOLIE=0,PLLS=0,CME=0,VDIV0=0 */
<> 144:ef7eb2e8f9f7 181 MCG->C6 = (uint8_t)0x00u;
<> 144:ef7eb2e8f9f7 182 while((MCG->S & MCG_S_OSCINIT0_MASK) == 0u) { /* Check that the oscillator is running */
<> 144:ef7eb2e8f9f7 183 }
<> 144:ef7eb2e8f9f7 184 #if 0 /* ARM: THIS CHECK IS REMOVED DUE TO BUG WITH SLOW IRC IN REV. 1.0 */
<> 144:ef7eb2e8f9f7 185 while((MCG->S & MCG_S_IREFST_MASK) != 0u) { /* Check that the source of the FLL reference clock is the external reference clock. */
<> 144:ef7eb2e8f9f7 186 }
<> 144:ef7eb2e8f9f7 187 #endif
<> 144:ef7eb2e8f9f7 188 while((MCG->S & 0x0CU) != 0x08u) { /* Wait until external reference clock is selected as MCG output */
<> 144:ef7eb2e8f9f7 189 }
<> 144:ef7eb2e8f9f7 190 /* Switch to BLPE Mode */
<> 144:ef7eb2e8f9f7 191 /* MCG->C2: ??=0,??=0,RANGE0=2,HGO=0,EREFS=1,LP=0,IRCS=0 */
<> 144:ef7eb2e8f9f7 192 MCG->C2 = (uint8_t)0x24u;
<> 144:ef7eb2e8f9f7 193 #endif /* (CLOCK_SETUP == 2) */
<> 144:ef7eb2e8f9f7 194 }
<> 144:ef7eb2e8f9f7 195
<> 144:ef7eb2e8f9f7 196 /* ----------------------------------------------------------------------------
<> 144:ef7eb2e8f9f7 197 -- SystemCoreClockUpdate()
<> 144:ef7eb2e8f9f7 198 ---------------------------------------------------------------------------- */
<> 144:ef7eb2e8f9f7 199
<> 144:ef7eb2e8f9f7 200 void SystemCoreClockUpdate (void) {
<> 144:ef7eb2e8f9f7 201 uint32_t MCGOUTClock; /* Variable to store output clock frequency of the MCG module */
<> 144:ef7eb2e8f9f7 202 uint8_t Divider;
<> 144:ef7eb2e8f9f7 203
<> 144:ef7eb2e8f9f7 204 if ((MCG->C1 & MCG_C1_CLKS_MASK) == 0x0u) {
<> 144:ef7eb2e8f9f7 205 /* Output of FLL or PLL is selected */
<> 144:ef7eb2e8f9f7 206 if ((MCG->C6 & MCG_C6_PLLS_MASK) == 0x0u) {
<> 144:ef7eb2e8f9f7 207 /* FLL is selected */
<> 144:ef7eb2e8f9f7 208 if ((MCG->C1 & MCG_C1_IREFS_MASK) == 0x0u) {
<> 144:ef7eb2e8f9f7 209 /* External reference clock is selected */
<> 144:ef7eb2e8f9f7 210 if ((MCG->C7 & MCG_C7_OSCSEL_MASK) == 0x0u) {
<> 144:ef7eb2e8f9f7 211 MCGOUTClock = CPU_XTAL_CLK_HZ; /* System oscillator drives MCG clock */
<> 144:ef7eb2e8f9f7 212 } else { /* (!((MCG->C7 & MCG_C7_OSCSEL_MASK) == 0x0u)) */
<> 144:ef7eb2e8f9f7 213 MCGOUTClock = CPU_XTAL32k_CLK_HZ; /* RTC 32 kHz oscillator drives MCG clock */
<> 144:ef7eb2e8f9f7 214 } /* (!((MCG->C7 & MCG_C7_OSCSEL_MASK) == 0x0u)) */
<> 144:ef7eb2e8f9f7 215 Divider = (uint8_t)(1u << ((MCG->C1 & MCG_C1_FRDIV_MASK) >> MCG_C1_FRDIV_SHIFT));
<> 144:ef7eb2e8f9f7 216 MCGOUTClock = (MCGOUTClock / Divider); /* Calculate the divided FLL reference clock */
<> 144:ef7eb2e8f9f7 217 if ((MCG->C2 & MCG_C2_RANGE0_MASK) != 0x0u) {
<> 144:ef7eb2e8f9f7 218 MCGOUTClock /= 32u; /* If high range is enabled, additional 32 divider is active */
<> 144:ef7eb2e8f9f7 219 } /* ((MCG->C2 & MCG_C2_RANGE0_MASK) != 0x0u) */
<> 144:ef7eb2e8f9f7 220 } else { /* (!((MCG->C1 & MCG_C1_IREFS_MASK) == 0x0u)) */
<> 144:ef7eb2e8f9f7 221 MCGOUTClock = CPU_INT_SLOW_CLK_HZ; /* The slow internal reference clock is selected */
<> 144:ef7eb2e8f9f7 222 } /* (!((MCG->C1 & MCG_C1_IREFS_MASK) == 0x0u)) */
<> 144:ef7eb2e8f9f7 223 /* Select correct multiplier to calculate the MCG output clock */
<> 144:ef7eb2e8f9f7 224 switch (MCG->C4 & (MCG_C4_DMX32_MASK | MCG_C4_DRST_DRS_MASK)) {
<> 144:ef7eb2e8f9f7 225 case 0x0u:
<> 144:ef7eb2e8f9f7 226 MCGOUTClock *= 640u;
<> 144:ef7eb2e8f9f7 227 break;
<> 144:ef7eb2e8f9f7 228 case 0x20u:
<> 144:ef7eb2e8f9f7 229 MCGOUTClock *= 1280u;
<> 144:ef7eb2e8f9f7 230 break;
<> 144:ef7eb2e8f9f7 231 case 0x40u:
<> 144:ef7eb2e8f9f7 232 MCGOUTClock *= 1920u;
<> 144:ef7eb2e8f9f7 233 break;
<> 144:ef7eb2e8f9f7 234 case 0x60u:
<> 144:ef7eb2e8f9f7 235 MCGOUTClock *= 2560u;
<> 144:ef7eb2e8f9f7 236 break;
<> 144:ef7eb2e8f9f7 237 case 0x80u:
<> 144:ef7eb2e8f9f7 238 MCGOUTClock *= 732u;
<> 144:ef7eb2e8f9f7 239 break;
<> 144:ef7eb2e8f9f7 240 case 0xA0u:
<> 144:ef7eb2e8f9f7 241 MCGOUTClock *= 1464u;
<> 144:ef7eb2e8f9f7 242 break;
<> 144:ef7eb2e8f9f7 243 case 0xC0u:
<> 144:ef7eb2e8f9f7 244 MCGOUTClock *= 2197u;
<> 144:ef7eb2e8f9f7 245 break;
<> 144:ef7eb2e8f9f7 246 case 0xE0u:
<> 144:ef7eb2e8f9f7 247 MCGOUTClock *= 2929u;
<> 144:ef7eb2e8f9f7 248 break;
<> 144:ef7eb2e8f9f7 249 default:
<> 144:ef7eb2e8f9f7 250 break;
<> 144:ef7eb2e8f9f7 251 }
<> 144:ef7eb2e8f9f7 252 } else { /* (!((MCG->C6 & MCG_C6_PLLS_MASK) == 0x0u)) */
<> 144:ef7eb2e8f9f7 253 /* PLL is selected */
<> 144:ef7eb2e8f9f7 254 Divider = (1u + (MCG->C5 & MCG_C5_PRDIV0_MASK));
<> 144:ef7eb2e8f9f7 255 MCGOUTClock = (uint32_t)(CPU_XTAL_CLK_HZ / Divider); /* Calculate the PLL reference clock */
<> 144:ef7eb2e8f9f7 256 Divider = ((MCG->C6 & MCG_C6_VDIV0_MASK) + 24u);
<> 144:ef7eb2e8f9f7 257 MCGOUTClock *= Divider; /* Calculate the MCG output clock */
<> 144:ef7eb2e8f9f7 258 } /* (!((MCG->C6 & MCG_C6_PLLS_MASK) == 0x0u)) */
<> 144:ef7eb2e8f9f7 259 } else if ((MCG->C1 & MCG_C1_CLKS_MASK) == 0x40u) {
<> 144:ef7eb2e8f9f7 260 /* Internal reference clock is selected */
<> 144:ef7eb2e8f9f7 261 if ((MCG->C2 & MCG_C2_IRCS_MASK) == 0x0u) {
<> 144:ef7eb2e8f9f7 262 MCGOUTClock = CPU_INT_SLOW_CLK_HZ; /* Slow internal reference clock selected */
<> 144:ef7eb2e8f9f7 263 } else { /* (!((MCG->C2 & MCG_C2_IRCS_MASK) == 0x0u)) */
<> 144:ef7eb2e8f9f7 264 MCGOUTClock = CPU_INT_FAST_CLK_HZ / (1 << ((MCG->SC & MCG_SC_FCRDIV_MASK) >> MCG_SC_FCRDIV_SHIFT)); /* Fast internal reference clock selected */
<> 144:ef7eb2e8f9f7 265 } /* (!((MCG->C2 & MCG_C2_IRCS_MASK) == 0x0u)) */
<> 144:ef7eb2e8f9f7 266 } else if ((MCG->C1 & MCG_C1_CLKS_MASK) == 0x80u) {
<> 144:ef7eb2e8f9f7 267 /* External reference clock is selected */
<> 144:ef7eb2e8f9f7 268 if ((MCG->C7 & MCG_C7_OSCSEL_MASK) == 0x0u) {
<> 144:ef7eb2e8f9f7 269 MCGOUTClock = CPU_XTAL_CLK_HZ; /* System oscillator drives MCG clock */
<> 144:ef7eb2e8f9f7 270 } else { /* (!((MCG->C7 & MCG_C7_OSCSEL_MASK) == 0x0u)) */
<> 144:ef7eb2e8f9f7 271 MCGOUTClock = CPU_XTAL32k_CLK_HZ; /* RTC 32 kHz oscillator drives MCG clock */
<> 144:ef7eb2e8f9f7 272 } /* (!((MCG->C7 & MCG_C7_OSCSEL_MASK) == 0x0u)) */
<> 144:ef7eb2e8f9f7 273 } else { /* (!((MCG->C1 & MCG_C1_CLKS_MASK) == 0x80u)) */
<> 144:ef7eb2e8f9f7 274 /* Reserved value */
<> 144:ef7eb2e8f9f7 275 return;
<> 144:ef7eb2e8f9f7 276 } /* (!((MCG->C1 & MCG_C1_CLKS_MASK) == 0x80u)) */
<> 144:ef7eb2e8f9f7 277 SystemCoreClock = (MCGOUTClock / (1u + ((SIM->CLKDIV1 & SIM_CLKDIV1_OUTDIV1_MASK) >> SIM_CLKDIV1_OUTDIV1_SHIFT)));
<> 144:ef7eb2e8f9f7 278 }