mbed library sources. Supersedes mbed-src.

Dependents:   Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more

Committer:
AnnaBridge
Date:
Wed Feb 20 22:31:08 2019 +0000
Revision:
189:f392fc9709a3
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 189:f392fc9709a3 1 /*
AnnaBridge 189:f392fc9709a3 2 * Copyright (c) 2015-2016, Freescale Semiconductor, Inc.
AnnaBridge 189:f392fc9709a3 3 * All rights reserved.
AnnaBridge 189:f392fc9709a3 4 *
AnnaBridge 189:f392fc9709a3 5 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 189:f392fc9709a3 6 * are permitted provided that the following conditions are met:
AnnaBridge 189:f392fc9709a3 7 *
AnnaBridge 189:f392fc9709a3 8 * o Redistributions of source code must retain the above copyright notice, this list
AnnaBridge 189:f392fc9709a3 9 * of conditions and the following disclaimer.
AnnaBridge 189:f392fc9709a3 10 *
AnnaBridge 189:f392fc9709a3 11 * o Redistributions in binary form must reproduce the above copyright notice, this
AnnaBridge 189:f392fc9709a3 12 * list of conditions and the following disclaimer in the documentation and/or
AnnaBridge 189:f392fc9709a3 13 * other materials provided with the distribution.
AnnaBridge 189:f392fc9709a3 14 *
AnnaBridge 189:f392fc9709a3 15 * o Neither the name of Freescale Semiconductor, Inc. nor the names of its
AnnaBridge 189:f392fc9709a3 16 * contributors may be used to endorse or promote products derived from this
AnnaBridge 189:f392fc9709a3 17 * software without specific prior written permission.
AnnaBridge 189:f392fc9709a3 18 *
AnnaBridge 189:f392fc9709a3 19 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
AnnaBridge 189:f392fc9709a3 20 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
AnnaBridge 189:f392fc9709a3 21 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 189:f392fc9709a3 22 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
AnnaBridge 189:f392fc9709a3 23 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
AnnaBridge 189:f392fc9709a3 24 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
AnnaBridge 189:f392fc9709a3 25 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
AnnaBridge 189:f392fc9709a3 26 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
AnnaBridge 189:f392fc9709a3 27 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
AnnaBridge 189:f392fc9709a3 28 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 189:f392fc9709a3 29 */
AnnaBridge 189:f392fc9709a3 30 #ifndef _FSL_LPUART_H_
AnnaBridge 189:f392fc9709a3 31 #define _FSL_LPUART_H_
AnnaBridge 189:f392fc9709a3 32
AnnaBridge 189:f392fc9709a3 33 #include "fsl_common.h"
AnnaBridge 189:f392fc9709a3 34
AnnaBridge 189:f392fc9709a3 35 /*!
AnnaBridge 189:f392fc9709a3 36 * @addtogroup lpuart_driver
AnnaBridge 189:f392fc9709a3 37 * @{
AnnaBridge 189:f392fc9709a3 38 */
AnnaBridge 189:f392fc9709a3 39
AnnaBridge 189:f392fc9709a3 40 /*******************************************************************************
AnnaBridge 189:f392fc9709a3 41 * Definitions
AnnaBridge 189:f392fc9709a3 42 ******************************************************************************/
AnnaBridge 189:f392fc9709a3 43
AnnaBridge 189:f392fc9709a3 44 /*! @name Driver version */
AnnaBridge 189:f392fc9709a3 45 /*@{*/
AnnaBridge 189:f392fc9709a3 46 /*! @brief LPUART driver version 2.2.1. */
AnnaBridge 189:f392fc9709a3 47 #define FSL_LPUART_DRIVER_VERSION (MAKE_VERSION(2, 2, 3))
AnnaBridge 189:f392fc9709a3 48 /*@}*/
AnnaBridge 189:f392fc9709a3 49
AnnaBridge 189:f392fc9709a3 50 /*! @brief Error codes for the LPUART driver. */
AnnaBridge 189:f392fc9709a3 51 enum _lpuart_status
AnnaBridge 189:f392fc9709a3 52 {
AnnaBridge 189:f392fc9709a3 53 kStatus_LPUART_TxBusy = MAKE_STATUS(kStatusGroup_LPUART, 0), /*!< TX busy */
AnnaBridge 189:f392fc9709a3 54 kStatus_LPUART_RxBusy = MAKE_STATUS(kStatusGroup_LPUART, 1), /*!< RX busy */
AnnaBridge 189:f392fc9709a3 55 kStatus_LPUART_TxIdle = MAKE_STATUS(kStatusGroup_LPUART, 2), /*!< LPUART transmitter is idle. */
AnnaBridge 189:f392fc9709a3 56 kStatus_LPUART_RxIdle = MAKE_STATUS(kStatusGroup_LPUART, 3), /*!< LPUART receiver is idle. */
AnnaBridge 189:f392fc9709a3 57 kStatus_LPUART_TxWatermarkTooLarge = MAKE_STATUS(kStatusGroup_LPUART, 4), /*!< TX FIFO watermark too large */
AnnaBridge 189:f392fc9709a3 58 kStatus_LPUART_RxWatermarkTooLarge = MAKE_STATUS(kStatusGroup_LPUART, 5), /*!< RX FIFO watermark too large */
AnnaBridge 189:f392fc9709a3 59 kStatus_LPUART_FlagCannotClearManually = MAKE_STATUS(kStatusGroup_LPUART, 6), /*!< Some flag can't manually clear */
AnnaBridge 189:f392fc9709a3 60 kStatus_LPUART_Error = MAKE_STATUS(kStatusGroup_LPUART, 7), /*!< Error happens on LPUART. */
AnnaBridge 189:f392fc9709a3 61 kStatus_LPUART_RxRingBufferOverrun =
AnnaBridge 189:f392fc9709a3 62 MAKE_STATUS(kStatusGroup_LPUART, 8), /*!< LPUART RX software ring buffer overrun. */
AnnaBridge 189:f392fc9709a3 63 kStatus_LPUART_RxHardwareOverrun = MAKE_STATUS(kStatusGroup_LPUART, 9), /*!< LPUART RX receiver overrun. */
AnnaBridge 189:f392fc9709a3 64 kStatus_LPUART_NoiseError = MAKE_STATUS(kStatusGroup_LPUART, 10), /*!< LPUART noise error. */
AnnaBridge 189:f392fc9709a3 65 kStatus_LPUART_FramingError = MAKE_STATUS(kStatusGroup_LPUART, 11), /*!< LPUART framing error. */
AnnaBridge 189:f392fc9709a3 66 kStatus_LPUART_ParityError = MAKE_STATUS(kStatusGroup_LPUART, 12), /*!< LPUART parity error. */
AnnaBridge 189:f392fc9709a3 67 kStatus_LPUART_BaudrateNotSupport =
AnnaBridge 189:f392fc9709a3 68 MAKE_STATUS(kStatusGroup_LPUART, 13), /*!< Baudrate is not support in current clock source */
AnnaBridge 189:f392fc9709a3 69 };
AnnaBridge 189:f392fc9709a3 70
AnnaBridge 189:f392fc9709a3 71 /*! @brief LPUART parity mode. */
AnnaBridge 189:f392fc9709a3 72 typedef enum _lpuart_parity_mode
AnnaBridge 189:f392fc9709a3 73 {
AnnaBridge 189:f392fc9709a3 74 kLPUART_ParityDisabled = 0x0U, /*!< Parity disabled */
AnnaBridge 189:f392fc9709a3 75 kLPUART_ParityEven = 0x2U, /*!< Parity enabled, type even, bit setting: PE|PT = 10 */
AnnaBridge 189:f392fc9709a3 76 kLPUART_ParityOdd = 0x3U, /*!< Parity enabled, type odd, bit setting: PE|PT = 11 */
AnnaBridge 189:f392fc9709a3 77 } lpuart_parity_mode_t;
AnnaBridge 189:f392fc9709a3 78
AnnaBridge 189:f392fc9709a3 79 /*! @brief LPUART data bits count. */
AnnaBridge 189:f392fc9709a3 80 typedef enum _lpuart_data_bits
AnnaBridge 189:f392fc9709a3 81 {
AnnaBridge 189:f392fc9709a3 82 kLPUART_EightDataBits = 0x0U, /*!< Eight data bit */
AnnaBridge 189:f392fc9709a3 83 #if defined(FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT) && FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT
AnnaBridge 189:f392fc9709a3 84 kLPUART_SevenDataBits = 0x1U, /*!< Seven data bit */
AnnaBridge 189:f392fc9709a3 85 #endif
AnnaBridge 189:f392fc9709a3 86 } lpuart_data_bits_t;
AnnaBridge 189:f392fc9709a3 87
AnnaBridge 189:f392fc9709a3 88 /*! @brief LPUART stop bit count. */
AnnaBridge 189:f392fc9709a3 89 typedef enum _lpuart_stop_bit_count
AnnaBridge 189:f392fc9709a3 90 {
AnnaBridge 189:f392fc9709a3 91 kLPUART_OneStopBit = 0U, /*!< One stop bit */
AnnaBridge 189:f392fc9709a3 92 kLPUART_TwoStopBit = 1U, /*!< Two stop bits */
AnnaBridge 189:f392fc9709a3 93 } lpuart_stop_bit_count_t;
AnnaBridge 189:f392fc9709a3 94
AnnaBridge 189:f392fc9709a3 95 /*!
AnnaBridge 189:f392fc9709a3 96 * @brief LPUART interrupt configuration structure, default settings all disabled.
AnnaBridge 189:f392fc9709a3 97 *
AnnaBridge 189:f392fc9709a3 98 * This structure contains the settings for all LPUART interrupt configurations.
AnnaBridge 189:f392fc9709a3 99 */
AnnaBridge 189:f392fc9709a3 100 enum _lpuart_interrupt_enable
AnnaBridge 189:f392fc9709a3 101 {
AnnaBridge 189:f392fc9709a3 102 #if defined(FSL_FEATURE_LPUART_HAS_LIN_BREAK_DETECT) && FSL_FEATURE_LPUART_HAS_LIN_BREAK_DETECT
AnnaBridge 189:f392fc9709a3 103 kLPUART_LinBreakInterruptEnable = (LPUART_BAUD_LBKDIE_MASK >> 8), /*!< LIN break detect. */
AnnaBridge 189:f392fc9709a3 104 #endif
AnnaBridge 189:f392fc9709a3 105 kLPUART_RxActiveEdgeInterruptEnable = (LPUART_BAUD_RXEDGIE_MASK >> 8), /*!< Receive Active Edge. */
AnnaBridge 189:f392fc9709a3 106 kLPUART_TxDataRegEmptyInterruptEnable = (LPUART_CTRL_TIE_MASK), /*!< Transmit data register empty. */
AnnaBridge 189:f392fc9709a3 107 kLPUART_TransmissionCompleteInterruptEnable = (LPUART_CTRL_TCIE_MASK), /*!< Transmission complete. */
AnnaBridge 189:f392fc9709a3 108 kLPUART_RxDataRegFullInterruptEnable = (LPUART_CTRL_RIE_MASK), /*!< Receiver data register full. */
AnnaBridge 189:f392fc9709a3 109 kLPUART_IdleLineInterruptEnable = (LPUART_CTRL_ILIE_MASK), /*!< Idle line. */
AnnaBridge 189:f392fc9709a3 110 kLPUART_RxOverrunInterruptEnable = (LPUART_CTRL_ORIE_MASK), /*!< Receiver Overrun. */
AnnaBridge 189:f392fc9709a3 111 kLPUART_NoiseErrorInterruptEnable = (LPUART_CTRL_NEIE_MASK), /*!< Noise error flag. */
AnnaBridge 189:f392fc9709a3 112 kLPUART_FramingErrorInterruptEnable = (LPUART_CTRL_FEIE_MASK), /*!< Framing error flag. */
AnnaBridge 189:f392fc9709a3 113 kLPUART_ParityErrorInterruptEnable = (LPUART_CTRL_PEIE_MASK), /*!< Parity error flag. */
AnnaBridge 189:f392fc9709a3 114 #if defined(FSL_FEATURE_LPUART_HAS_FIFO) && FSL_FEATURE_LPUART_HAS_FIFO
AnnaBridge 189:f392fc9709a3 115 kLPUART_TxFifoOverflowInterruptEnable = (LPUART_FIFO_TXOFE_MASK >> 8), /*!< Transmit FIFO Overflow. */
AnnaBridge 189:f392fc9709a3 116 kLPUART_RxFifoUnderflowInterruptEnable = (LPUART_FIFO_RXUFE_MASK >> 8), /*!< Receive FIFO Underflow. */
AnnaBridge 189:f392fc9709a3 117 #endif
AnnaBridge 189:f392fc9709a3 118 };
AnnaBridge 189:f392fc9709a3 119
AnnaBridge 189:f392fc9709a3 120 /*!
AnnaBridge 189:f392fc9709a3 121 * @brief LPUART status flags.
AnnaBridge 189:f392fc9709a3 122 *
AnnaBridge 189:f392fc9709a3 123 * This provides constants for the LPUART status flags for use in the LPUART functions.
AnnaBridge 189:f392fc9709a3 124 */
AnnaBridge 189:f392fc9709a3 125 enum _lpuart_flags
AnnaBridge 189:f392fc9709a3 126 {
AnnaBridge 189:f392fc9709a3 127 kLPUART_TxDataRegEmptyFlag =
AnnaBridge 189:f392fc9709a3 128 (LPUART_STAT_TDRE_MASK), /*!< Transmit data register empty flag, sets when transmit buffer is empty */
AnnaBridge 189:f392fc9709a3 129 kLPUART_TransmissionCompleteFlag =
AnnaBridge 189:f392fc9709a3 130 (LPUART_STAT_TC_MASK), /*!< Transmission complete flag, sets when transmission activity complete */
AnnaBridge 189:f392fc9709a3 131 kLPUART_RxDataRegFullFlag =
AnnaBridge 189:f392fc9709a3 132 (LPUART_STAT_RDRF_MASK), /*!< Receive data register full flag, sets when the receive data buffer is full */
AnnaBridge 189:f392fc9709a3 133 kLPUART_IdleLineFlag = (LPUART_STAT_IDLE_MASK), /*!< Idle line detect flag, sets when idle line detected */
AnnaBridge 189:f392fc9709a3 134 kLPUART_RxOverrunFlag = (LPUART_STAT_OR_MASK), /*!< Receive Overrun, sets when new data is received before data is
AnnaBridge 189:f392fc9709a3 135 read from receive register */
AnnaBridge 189:f392fc9709a3 136 kLPUART_NoiseErrorFlag = (LPUART_STAT_NF_MASK), /*!< Receive takes 3 samples of each received bit. If any of these
AnnaBridge 189:f392fc9709a3 137 samples differ, noise flag sets */
AnnaBridge 189:f392fc9709a3 138 kLPUART_FramingErrorFlag =
AnnaBridge 189:f392fc9709a3 139 (LPUART_STAT_FE_MASK), /*!< Frame error flag, sets if logic 0 was detected where stop bit expected */
AnnaBridge 189:f392fc9709a3 140 kLPUART_ParityErrorFlag = (LPUART_STAT_PF_MASK), /*!< If parity enabled, sets upon parity error detection */
AnnaBridge 189:f392fc9709a3 141 #if defined(FSL_FEATURE_LPUART_HAS_LIN_BREAK_DETECT) && FSL_FEATURE_LPUART_HAS_LIN_BREAK_DETECT
AnnaBridge 189:f392fc9709a3 142 kLPUART_LinBreakFlag = (LPUART_STAT_LBKDIF_MASK), /*!< LIN break detect interrupt flag, sets when LIN break char
AnnaBridge 189:f392fc9709a3 143 detected and LIN circuit enabled */
AnnaBridge 189:f392fc9709a3 144 #endif
AnnaBridge 189:f392fc9709a3 145 kLPUART_RxActiveEdgeFlag =
AnnaBridge 189:f392fc9709a3 146 (LPUART_STAT_RXEDGIF_MASK), /*!< Receive pin active edge interrupt flag, sets when active edge detected */
AnnaBridge 189:f392fc9709a3 147 kLPUART_RxActiveFlag =
AnnaBridge 189:f392fc9709a3 148 (LPUART_STAT_RAF_MASK), /*!< Receiver Active Flag (RAF), sets at beginning of valid start bit */
AnnaBridge 189:f392fc9709a3 149 #if defined(FSL_FEATURE_LPUART_HAS_ADDRESS_MATCHING) && FSL_FEATURE_LPUART_HAS_ADDRESS_MATCHING
AnnaBridge 189:f392fc9709a3 150 kLPUART_DataMatch1Flag = LPUART_STAT_MA1F_MASK, /*!< The next character to be read from LPUART_DATA matches MA1*/
AnnaBridge 189:f392fc9709a3 151 kLPUART_DataMatch2Flag = LPUART_STAT_MA2F_MASK, /*!< The next character to be read from LPUART_DATA matches MA2*/
AnnaBridge 189:f392fc9709a3 152 #endif
AnnaBridge 189:f392fc9709a3 153 #if defined(FSL_FEATURE_LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS) && FSL_FEATURE_LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS
AnnaBridge 189:f392fc9709a3 154 kLPUART_NoiseErrorInRxDataRegFlag =
AnnaBridge 189:f392fc9709a3 155 (LPUART_DATA_NOISY_MASK >> 10), /*!< NOISY bit, sets if noise detected in current data word */
AnnaBridge 189:f392fc9709a3 156 kLPUART_ParityErrorInRxDataRegFlag =
AnnaBridge 189:f392fc9709a3 157 (LPUART_DATA_PARITYE_MASK >> 10), /*!< PARITYE bit, sets if noise detected in current data word */
AnnaBridge 189:f392fc9709a3 158 #endif
AnnaBridge 189:f392fc9709a3 159 #if defined(FSL_FEATURE_LPUART_HAS_FIFO) && FSL_FEATURE_LPUART_HAS_FIFO
AnnaBridge 189:f392fc9709a3 160 kLPUART_TxFifoEmptyFlag = (LPUART_FIFO_TXEMPT_MASK >> 16), /*!< TXEMPT bit, sets if transmit buffer is empty */
AnnaBridge 189:f392fc9709a3 161 kLPUART_RxFifoEmptyFlag = (LPUART_FIFO_RXEMPT_MASK >> 16), /*!< RXEMPT bit, sets if receive buffer is empty */
AnnaBridge 189:f392fc9709a3 162 kLPUART_TxFifoOverflowFlag =
AnnaBridge 189:f392fc9709a3 163 (LPUART_FIFO_TXOF_MASK >> 16), /*!< TXOF bit, sets if transmit buffer overflow occurred */
AnnaBridge 189:f392fc9709a3 164 kLPUART_RxFifoUnderflowFlag =
AnnaBridge 189:f392fc9709a3 165 (LPUART_FIFO_RXUF_MASK >> 16), /*!< RXUF bit, sets if receive buffer underflow occurred */
AnnaBridge 189:f392fc9709a3 166 #endif
AnnaBridge 189:f392fc9709a3 167 };
AnnaBridge 189:f392fc9709a3 168
AnnaBridge 189:f392fc9709a3 169 /*! @brief LPUART configuration structure. */
AnnaBridge 189:f392fc9709a3 170 typedef struct _lpuart_config
AnnaBridge 189:f392fc9709a3 171 {
AnnaBridge 189:f392fc9709a3 172 uint32_t baudRate_Bps; /*!< LPUART baud rate */
AnnaBridge 189:f392fc9709a3 173 lpuart_parity_mode_t parityMode; /*!< Parity mode, disabled (default), even, odd */
AnnaBridge 189:f392fc9709a3 174 lpuart_data_bits_t dataBitsCount; /*!< Data bits count, eight (default), seven */
AnnaBridge 189:f392fc9709a3 175 bool isMsb; /*!< Data bits order, LSB (default), MSB */
AnnaBridge 189:f392fc9709a3 176 #if defined(FSL_FEATURE_LPUART_HAS_STOP_BIT_CONFIG_SUPPORT) && FSL_FEATURE_LPUART_HAS_STOP_BIT_CONFIG_SUPPORT
AnnaBridge 189:f392fc9709a3 177 lpuart_stop_bit_count_t stopBitCount; /*!< Number of stop bits, 1 stop bit (default) or 2 stop bits */
AnnaBridge 189:f392fc9709a3 178 #endif
AnnaBridge 189:f392fc9709a3 179 #if defined(FSL_FEATURE_LPUART_HAS_FIFO) && FSL_FEATURE_LPUART_HAS_FIFO
AnnaBridge 189:f392fc9709a3 180 uint8_t txFifoWatermark; /*!< TX FIFO watermark */
AnnaBridge 189:f392fc9709a3 181 uint8_t rxFifoWatermark; /*!< RX FIFO watermark */
AnnaBridge 189:f392fc9709a3 182 #endif
AnnaBridge 189:f392fc9709a3 183 bool enableTx; /*!< Enable TX */
AnnaBridge 189:f392fc9709a3 184 bool enableRx; /*!< Enable RX */
AnnaBridge 189:f392fc9709a3 185 } lpuart_config_t;
AnnaBridge 189:f392fc9709a3 186
AnnaBridge 189:f392fc9709a3 187 /*! @brief LPUART transfer structure. */
AnnaBridge 189:f392fc9709a3 188 typedef struct _lpuart_transfer
AnnaBridge 189:f392fc9709a3 189 {
AnnaBridge 189:f392fc9709a3 190 uint8_t *data; /*!< The buffer of data to be transfer.*/
AnnaBridge 189:f392fc9709a3 191 size_t dataSize; /*!< The byte count to be transfer. */
AnnaBridge 189:f392fc9709a3 192 } lpuart_transfer_t;
AnnaBridge 189:f392fc9709a3 193
AnnaBridge 189:f392fc9709a3 194 /* Forward declaration of the handle typedef. */
AnnaBridge 189:f392fc9709a3 195 typedef struct _lpuart_handle lpuart_handle_t;
AnnaBridge 189:f392fc9709a3 196
AnnaBridge 189:f392fc9709a3 197 /*! @brief LPUART transfer callback function. */
AnnaBridge 189:f392fc9709a3 198 typedef void (*lpuart_transfer_callback_t)(LPUART_Type *base, lpuart_handle_t *handle, status_t status, void *userData);
AnnaBridge 189:f392fc9709a3 199
AnnaBridge 189:f392fc9709a3 200 /*! @brief LPUART handle structure. */
AnnaBridge 189:f392fc9709a3 201 struct _lpuart_handle
AnnaBridge 189:f392fc9709a3 202 {
AnnaBridge 189:f392fc9709a3 203 uint8_t *volatile txData; /*!< Address of remaining data to send. */
AnnaBridge 189:f392fc9709a3 204 volatile size_t txDataSize; /*!< Size of the remaining data to send. */
AnnaBridge 189:f392fc9709a3 205 size_t txDataSizeAll; /*!< Size of the data to send out. */
AnnaBridge 189:f392fc9709a3 206 uint8_t *volatile rxData; /*!< Address of remaining data to receive. */
AnnaBridge 189:f392fc9709a3 207 volatile size_t rxDataSize; /*!< Size of the remaining data to receive. */
AnnaBridge 189:f392fc9709a3 208 size_t rxDataSizeAll; /*!< Size of the data to receive. */
AnnaBridge 189:f392fc9709a3 209
AnnaBridge 189:f392fc9709a3 210 uint8_t *rxRingBuffer; /*!< Start address of the receiver ring buffer. */
AnnaBridge 189:f392fc9709a3 211 size_t rxRingBufferSize; /*!< Size of the ring buffer. */
AnnaBridge 189:f392fc9709a3 212 volatile uint16_t rxRingBufferHead; /*!< Index for the driver to store received data into ring buffer. */
AnnaBridge 189:f392fc9709a3 213 volatile uint16_t rxRingBufferTail; /*!< Index for the user to get data from the ring buffer. */
AnnaBridge 189:f392fc9709a3 214
AnnaBridge 189:f392fc9709a3 215 lpuart_transfer_callback_t callback; /*!< Callback function. */
AnnaBridge 189:f392fc9709a3 216 void *userData; /*!< LPUART callback function parameter.*/
AnnaBridge 189:f392fc9709a3 217
AnnaBridge 189:f392fc9709a3 218 volatile uint8_t txState; /*!< TX transfer state. */
AnnaBridge 189:f392fc9709a3 219 volatile uint8_t rxState; /*!< RX transfer state. */
AnnaBridge 189:f392fc9709a3 220
AnnaBridge 189:f392fc9709a3 221 #if defined(FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT) && FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT
AnnaBridge 189:f392fc9709a3 222 bool isSevenDataBits; /*!< Seven data bits flag. */
AnnaBridge 189:f392fc9709a3 223 #endif
AnnaBridge 189:f392fc9709a3 224 };
AnnaBridge 189:f392fc9709a3 225
AnnaBridge 189:f392fc9709a3 226 /*******************************************************************************
AnnaBridge 189:f392fc9709a3 227 * API
AnnaBridge 189:f392fc9709a3 228 ******************************************************************************/
AnnaBridge 189:f392fc9709a3 229
AnnaBridge 189:f392fc9709a3 230 #if defined(__cplusplus)
AnnaBridge 189:f392fc9709a3 231 extern "C" {
AnnaBridge 189:f392fc9709a3 232 #endif /* _cplusplus */
AnnaBridge 189:f392fc9709a3 233
AnnaBridge 189:f392fc9709a3 234 #if defined(FSL_FEATURE_LPUART_HAS_GLOBAL) && FSL_FEATURE_LPUART_HAS_GLOBAL
AnnaBridge 189:f392fc9709a3 235
AnnaBridge 189:f392fc9709a3 236 /*!
AnnaBridge 189:f392fc9709a3 237 * @name Software Reset
AnnaBridge 189:f392fc9709a3 238 * @{
AnnaBridge 189:f392fc9709a3 239 */
AnnaBridge 189:f392fc9709a3 240
AnnaBridge 189:f392fc9709a3 241 /*!
AnnaBridge 189:f392fc9709a3 242 * @brief Resets the LPUART using software.
AnnaBridge 189:f392fc9709a3 243 *
AnnaBridge 189:f392fc9709a3 244 * This function resets all internal logic and registers except the Global Register.
AnnaBridge 189:f392fc9709a3 245 * Remains set until cleared by software.
AnnaBridge 189:f392fc9709a3 246 *
AnnaBridge 189:f392fc9709a3 247 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 248 */
AnnaBridge 189:f392fc9709a3 249 static inline void LPUART_SoftwareReset(LPUART_Type *base)
AnnaBridge 189:f392fc9709a3 250 {
AnnaBridge 189:f392fc9709a3 251 base->GLOBAL |= LPUART_GLOBAL_RST_MASK;
AnnaBridge 189:f392fc9709a3 252 base->GLOBAL &= ~LPUART_GLOBAL_RST_MASK;
AnnaBridge 189:f392fc9709a3 253 }
AnnaBridge 189:f392fc9709a3 254 /* @} */
AnnaBridge 189:f392fc9709a3 255 #endif /*FSL_FEATURE_LPUART_HAS_GLOBAL*/
AnnaBridge 189:f392fc9709a3 256
AnnaBridge 189:f392fc9709a3 257 /*!
AnnaBridge 189:f392fc9709a3 258 * @name Initialization and deinitialization
AnnaBridge 189:f392fc9709a3 259 * @{
AnnaBridge 189:f392fc9709a3 260 */
AnnaBridge 189:f392fc9709a3 261
AnnaBridge 189:f392fc9709a3 262 /*!
AnnaBridge 189:f392fc9709a3 263 * @brief Initializes an LPUART instance with the user configuration structure and the peripheral clock.
AnnaBridge 189:f392fc9709a3 264 *
AnnaBridge 189:f392fc9709a3 265 * This function configures the LPUART module with user-defined settings. Call the LPUART_GetDefaultConfig() function
AnnaBridge 189:f392fc9709a3 266 * to configure the configuration structure and get the default configuration.
AnnaBridge 189:f392fc9709a3 267 * The example below shows how to use this API to configure the LPUART.
AnnaBridge 189:f392fc9709a3 268 * @code
AnnaBridge 189:f392fc9709a3 269 * lpuart_config_t lpuartConfig;
AnnaBridge 189:f392fc9709a3 270 * lpuartConfig.baudRate_Bps = 115200U;
AnnaBridge 189:f392fc9709a3 271 * lpuartConfig.parityMode = kLPUART_ParityDisabled;
AnnaBridge 189:f392fc9709a3 272 * lpuartConfig.dataBitsCount = kLPUART_EightDataBits;
AnnaBridge 189:f392fc9709a3 273 * lpuartConfig.isMsb = false;
AnnaBridge 189:f392fc9709a3 274 * lpuartConfig.stopBitCount = kLPUART_OneStopBit;
AnnaBridge 189:f392fc9709a3 275 * lpuartConfig.txFifoWatermark = 0;
AnnaBridge 189:f392fc9709a3 276 * lpuartConfig.rxFifoWatermark = 1;
AnnaBridge 189:f392fc9709a3 277 * LPUART_Init(LPUART1, &lpuartConfig, 20000000U);
AnnaBridge 189:f392fc9709a3 278 * @endcode
AnnaBridge 189:f392fc9709a3 279 *
AnnaBridge 189:f392fc9709a3 280 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 281 * @param config Pointer to a user-defined configuration structure.
AnnaBridge 189:f392fc9709a3 282 * @param srcClock_Hz LPUART clock source frequency in HZ.
AnnaBridge 189:f392fc9709a3 283 * @retval kStatus_LPUART_BaudrateNotSupport Baudrate is not support in current clock source.
AnnaBridge 189:f392fc9709a3 284 * @retval kStatus_Success LPUART initialize succeed
AnnaBridge 189:f392fc9709a3 285 */
AnnaBridge 189:f392fc9709a3 286 status_t LPUART_Init(LPUART_Type *base, const lpuart_config_t *config, uint32_t srcClock_Hz);
AnnaBridge 189:f392fc9709a3 287
AnnaBridge 189:f392fc9709a3 288 /*!
AnnaBridge 189:f392fc9709a3 289 * @brief Deinitializes a LPUART instance.
AnnaBridge 189:f392fc9709a3 290 *
AnnaBridge 189:f392fc9709a3 291 * This function waits for transmit to complete, disables TX and RX, and disables the LPUART clock.
AnnaBridge 189:f392fc9709a3 292 *
AnnaBridge 189:f392fc9709a3 293 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 294 */
AnnaBridge 189:f392fc9709a3 295 void LPUART_Deinit(LPUART_Type *base);
AnnaBridge 189:f392fc9709a3 296
AnnaBridge 189:f392fc9709a3 297 /*!
AnnaBridge 189:f392fc9709a3 298 * @brief Gets the default configuration structure.
AnnaBridge 189:f392fc9709a3 299 *
AnnaBridge 189:f392fc9709a3 300 * This function initializes the LPUART configuration structure to a default value. The default
AnnaBridge 189:f392fc9709a3 301 * values are:
AnnaBridge 189:f392fc9709a3 302 * lpuartConfig->baudRate_Bps = 115200U;
AnnaBridge 189:f392fc9709a3 303 * lpuartConfig->parityMode = kLPUART_ParityDisabled;
AnnaBridge 189:f392fc9709a3 304 * lpuartConfig->dataBitsCount = kLPUART_EightDataBits;
AnnaBridge 189:f392fc9709a3 305 * lpuartConfig->isMsb = false;
AnnaBridge 189:f392fc9709a3 306 * lpuartConfig->stopBitCount = kLPUART_OneStopBit;
AnnaBridge 189:f392fc9709a3 307 * lpuartConfig->txFifoWatermark = 0;
AnnaBridge 189:f392fc9709a3 308 * lpuartConfig->rxFifoWatermark = 1;
AnnaBridge 189:f392fc9709a3 309 * lpuartConfig->enableTx = false;
AnnaBridge 189:f392fc9709a3 310 * lpuartConfig->enableRx = false;
AnnaBridge 189:f392fc9709a3 311 *
AnnaBridge 189:f392fc9709a3 312 * @param config Pointer to a configuration structure.
AnnaBridge 189:f392fc9709a3 313 */
AnnaBridge 189:f392fc9709a3 314 void LPUART_GetDefaultConfig(lpuart_config_t *config);
AnnaBridge 189:f392fc9709a3 315
AnnaBridge 189:f392fc9709a3 316 /*!
AnnaBridge 189:f392fc9709a3 317 * @brief Sets the LPUART instance baudrate.
AnnaBridge 189:f392fc9709a3 318 *
AnnaBridge 189:f392fc9709a3 319 * This function configures the LPUART module baudrate. This function is used to update
AnnaBridge 189:f392fc9709a3 320 * the LPUART module baudrate after the LPUART module is initialized by the LPUART_Init.
AnnaBridge 189:f392fc9709a3 321 * @code
AnnaBridge 189:f392fc9709a3 322 * LPUART_SetBaudRate(LPUART1, 115200U, 20000000U);
AnnaBridge 189:f392fc9709a3 323 * @endcode
AnnaBridge 189:f392fc9709a3 324 *
AnnaBridge 189:f392fc9709a3 325 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 326 * @param baudRate_Bps LPUART baudrate to be set.
AnnaBridge 189:f392fc9709a3 327 * @param srcClock_Hz LPUART clock source frequency in HZ.
AnnaBridge 189:f392fc9709a3 328 * @retval kStatus_LPUART_BaudrateNotSupport Baudrate is not supported in the current clock source.
AnnaBridge 189:f392fc9709a3 329 * @retval kStatus_Success Set baudrate succeeded.
AnnaBridge 189:f392fc9709a3 330 */
AnnaBridge 189:f392fc9709a3 331 status_t LPUART_SetBaudRate(LPUART_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz);
AnnaBridge 189:f392fc9709a3 332
AnnaBridge 189:f392fc9709a3 333 /* @} */
AnnaBridge 189:f392fc9709a3 334
AnnaBridge 189:f392fc9709a3 335 /*!
AnnaBridge 189:f392fc9709a3 336 * @name Status
AnnaBridge 189:f392fc9709a3 337 * @{
AnnaBridge 189:f392fc9709a3 338 */
AnnaBridge 189:f392fc9709a3 339
AnnaBridge 189:f392fc9709a3 340 /*!
AnnaBridge 189:f392fc9709a3 341 * @brief Gets LPUART status flags.
AnnaBridge 189:f392fc9709a3 342 *
AnnaBridge 189:f392fc9709a3 343 * This function gets all LPUART status flags. The flags are returned as the logical
AnnaBridge 189:f392fc9709a3 344 * OR value of the enumerators @ref _lpuart_flags. To check for a specific status,
AnnaBridge 189:f392fc9709a3 345 * compare the return value with enumerators in the @ref _lpuart_flags.
AnnaBridge 189:f392fc9709a3 346 * For example, to check whether the TX is empty:
AnnaBridge 189:f392fc9709a3 347 * @code
AnnaBridge 189:f392fc9709a3 348 * if (kLPUART_TxDataRegEmptyFlag & LPUART_GetStatusFlags(LPUART1))
AnnaBridge 189:f392fc9709a3 349 * {
AnnaBridge 189:f392fc9709a3 350 * ...
AnnaBridge 189:f392fc9709a3 351 * }
AnnaBridge 189:f392fc9709a3 352 * @endcode
AnnaBridge 189:f392fc9709a3 353 *
AnnaBridge 189:f392fc9709a3 354 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 355 * @return LPUART status flags which are ORed by the enumerators in the _lpuart_flags.
AnnaBridge 189:f392fc9709a3 356 */
AnnaBridge 189:f392fc9709a3 357 uint32_t LPUART_GetStatusFlags(LPUART_Type *base);
AnnaBridge 189:f392fc9709a3 358
AnnaBridge 189:f392fc9709a3 359 /*!
AnnaBridge 189:f392fc9709a3 360 * @brief Clears status flags with a provided mask.
AnnaBridge 189:f392fc9709a3 361 *
AnnaBridge 189:f392fc9709a3 362 * This function clears LPUART status flags with a provided mask. Automatically cleared flags
AnnaBridge 189:f392fc9709a3 363 * can't be cleared by this function.
AnnaBridge 189:f392fc9709a3 364 * Flags that can only cleared or set by hardware are:
AnnaBridge 189:f392fc9709a3 365 * kLPUART_TxDataRegEmptyFlag, kLPUART_TransmissionCompleteFlag, kLPUART_RxDataRegFullFlag,
AnnaBridge 189:f392fc9709a3 366 * kLPUART_RxActiveFlag, kLPUART_NoiseErrorInRxDataRegFlag, kLPUART_ParityErrorInRxDataRegFlag,
AnnaBridge 189:f392fc9709a3 367 * kLPUART_TxFifoEmptyFlag,kLPUART_RxFifoEmptyFlag
AnnaBridge 189:f392fc9709a3 368 * Note: This API should be called when the Tx/Rx is idle, otherwise it takes no effects.
AnnaBridge 189:f392fc9709a3 369 *
AnnaBridge 189:f392fc9709a3 370 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 371 * @param mask the status flags to be cleared. The user can use the enumerators in the
AnnaBridge 189:f392fc9709a3 372 * _lpuart_status_flag_t to do the OR operation and get the mask.
AnnaBridge 189:f392fc9709a3 373 * @return 0 succeed, others failed.
AnnaBridge 189:f392fc9709a3 374 * @retval kStatus_LPUART_FlagCannotClearManually The flag can't be cleared by this function but
AnnaBridge 189:f392fc9709a3 375 * it is cleared automatically by hardware.
AnnaBridge 189:f392fc9709a3 376 * @retval kStatus_Success Status in the mask are cleared.
AnnaBridge 189:f392fc9709a3 377 */
AnnaBridge 189:f392fc9709a3 378 status_t LPUART_ClearStatusFlags(LPUART_Type *base, uint32_t mask);
AnnaBridge 189:f392fc9709a3 379
AnnaBridge 189:f392fc9709a3 380 /* @} */
AnnaBridge 189:f392fc9709a3 381
AnnaBridge 189:f392fc9709a3 382 /*!
AnnaBridge 189:f392fc9709a3 383 * @name Interrupts
AnnaBridge 189:f392fc9709a3 384 * @{
AnnaBridge 189:f392fc9709a3 385 */
AnnaBridge 189:f392fc9709a3 386
AnnaBridge 189:f392fc9709a3 387 /*!
AnnaBridge 189:f392fc9709a3 388 * @brief Enables LPUART interrupts according to a provided mask.
AnnaBridge 189:f392fc9709a3 389 *
AnnaBridge 189:f392fc9709a3 390 * This function enables the LPUART interrupts according to a provided mask. The mask
AnnaBridge 189:f392fc9709a3 391 * is a logical OR of enumeration members. See the @ref _lpuart_interrupt_enable.
AnnaBridge 189:f392fc9709a3 392 * This examples shows how to enable TX empty interrupt and RX full interrupt:
AnnaBridge 189:f392fc9709a3 393 * @code
AnnaBridge 189:f392fc9709a3 394 * LPUART_EnableInterrupts(LPUART1,kLPUART_TxDataRegEmptyInterruptEnable | kLPUART_RxDataRegFullInterruptEnable);
AnnaBridge 189:f392fc9709a3 395 * @endcode
AnnaBridge 189:f392fc9709a3 396 *
AnnaBridge 189:f392fc9709a3 397 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 398 * @param mask The interrupts to enable. Logical OR of @ref _uart_interrupt_enable.
AnnaBridge 189:f392fc9709a3 399 */
AnnaBridge 189:f392fc9709a3 400 void LPUART_EnableInterrupts(LPUART_Type *base, uint32_t mask);
AnnaBridge 189:f392fc9709a3 401
AnnaBridge 189:f392fc9709a3 402 /*!
AnnaBridge 189:f392fc9709a3 403 * @brief Disables LPUART interrupts according to a provided mask.
AnnaBridge 189:f392fc9709a3 404 *
AnnaBridge 189:f392fc9709a3 405 * This function disables the LPUART interrupts according to a provided mask. The mask
AnnaBridge 189:f392fc9709a3 406 * is a logical OR of enumeration members. See @ref _lpuart_interrupt_enable.
AnnaBridge 189:f392fc9709a3 407 * This example shows how to disable the TX empty interrupt and RX full interrupt:
AnnaBridge 189:f392fc9709a3 408 * @code
AnnaBridge 189:f392fc9709a3 409 * LPUART_DisableInterrupts(LPUART1,kLPUART_TxDataRegEmptyInterruptEnable | kLPUART_RxDataRegFullInterruptEnable);
AnnaBridge 189:f392fc9709a3 410 * @endcode
AnnaBridge 189:f392fc9709a3 411 *
AnnaBridge 189:f392fc9709a3 412 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 413 * @param mask The interrupts to disable. Logical OR of @ref _lpuart_interrupt_enable.
AnnaBridge 189:f392fc9709a3 414 */
AnnaBridge 189:f392fc9709a3 415 void LPUART_DisableInterrupts(LPUART_Type *base, uint32_t mask);
AnnaBridge 189:f392fc9709a3 416
AnnaBridge 189:f392fc9709a3 417 /*!
AnnaBridge 189:f392fc9709a3 418 * @brief Gets enabled LPUART interrupts.
AnnaBridge 189:f392fc9709a3 419 *
AnnaBridge 189:f392fc9709a3 420 * This function gets the enabled LPUART interrupts. The enabled interrupts are returned
AnnaBridge 189:f392fc9709a3 421 * as the logical OR value of the enumerators @ref _lpuart_interrupt_enable. To check
AnnaBridge 189:f392fc9709a3 422 * a specific interrupt enable status, compare the return value with enumerators
AnnaBridge 189:f392fc9709a3 423 * in @ref _lpuart_interrupt_enable.
AnnaBridge 189:f392fc9709a3 424 * For example, to check whether the TX empty interrupt is enabled:
AnnaBridge 189:f392fc9709a3 425 * @code
AnnaBridge 189:f392fc9709a3 426 * uint32_t enabledInterrupts = LPUART_GetEnabledInterrupts(LPUART1);
AnnaBridge 189:f392fc9709a3 427 *
AnnaBridge 189:f392fc9709a3 428 * if (kLPUART_TxDataRegEmptyInterruptEnable & enabledInterrupts)
AnnaBridge 189:f392fc9709a3 429 * {
AnnaBridge 189:f392fc9709a3 430 * ...
AnnaBridge 189:f392fc9709a3 431 * }
AnnaBridge 189:f392fc9709a3 432 * @endcode
AnnaBridge 189:f392fc9709a3 433 *
AnnaBridge 189:f392fc9709a3 434 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 435 * @return LPUART interrupt flags which are logical OR of the enumerators in @ref _lpuart_interrupt_enable.
AnnaBridge 189:f392fc9709a3 436 */
AnnaBridge 189:f392fc9709a3 437 uint32_t LPUART_GetEnabledInterrupts(LPUART_Type *base);
AnnaBridge 189:f392fc9709a3 438
AnnaBridge 189:f392fc9709a3 439 #if defined(FSL_FEATURE_LPUART_HAS_DMA_ENABLE) && FSL_FEATURE_LPUART_HAS_DMA_ENABLE
AnnaBridge 189:f392fc9709a3 440 /*!
AnnaBridge 189:f392fc9709a3 441 * @brief Gets the LPUART data register address.
AnnaBridge 189:f392fc9709a3 442 *
AnnaBridge 189:f392fc9709a3 443 * This function returns the LPUART data register address, which is mainly used by the DMA/eDMA.
AnnaBridge 189:f392fc9709a3 444 *
AnnaBridge 189:f392fc9709a3 445 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 446 * @return LPUART data register addresses which are used both by the transmitter and receiver.
AnnaBridge 189:f392fc9709a3 447 */
AnnaBridge 189:f392fc9709a3 448 static inline uint32_t LPUART_GetDataRegisterAddress(LPUART_Type *base)
AnnaBridge 189:f392fc9709a3 449 {
AnnaBridge 189:f392fc9709a3 450 return (uint32_t) & (base->DATA);
AnnaBridge 189:f392fc9709a3 451 }
AnnaBridge 189:f392fc9709a3 452
AnnaBridge 189:f392fc9709a3 453 /*!
AnnaBridge 189:f392fc9709a3 454 * @brief Enables or disables the LPUART transmitter DMA request.
AnnaBridge 189:f392fc9709a3 455 *
AnnaBridge 189:f392fc9709a3 456 * This function enables or disables the transmit data register empty flag, STAT[TDRE], to generate DMA requests.
AnnaBridge 189:f392fc9709a3 457 *
AnnaBridge 189:f392fc9709a3 458 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 459 * @param enable True to enable, false to disable.
AnnaBridge 189:f392fc9709a3 460 */
AnnaBridge 189:f392fc9709a3 461 static inline void LPUART_EnableTxDMA(LPUART_Type *base, bool enable)
AnnaBridge 189:f392fc9709a3 462 {
AnnaBridge 189:f392fc9709a3 463 if (enable)
AnnaBridge 189:f392fc9709a3 464 {
AnnaBridge 189:f392fc9709a3 465 base->BAUD |= LPUART_BAUD_TDMAE_MASK;
AnnaBridge 189:f392fc9709a3 466 base->CTRL |= LPUART_CTRL_TIE_MASK;
AnnaBridge 189:f392fc9709a3 467 }
AnnaBridge 189:f392fc9709a3 468 else
AnnaBridge 189:f392fc9709a3 469 {
AnnaBridge 189:f392fc9709a3 470 base->BAUD &= ~LPUART_BAUD_TDMAE_MASK;
AnnaBridge 189:f392fc9709a3 471 base->CTRL &= ~LPUART_CTRL_TIE_MASK;
AnnaBridge 189:f392fc9709a3 472 }
AnnaBridge 189:f392fc9709a3 473 }
AnnaBridge 189:f392fc9709a3 474
AnnaBridge 189:f392fc9709a3 475 /*!
AnnaBridge 189:f392fc9709a3 476 * @brief Enables or disables the LPUART receiver DMA.
AnnaBridge 189:f392fc9709a3 477 *
AnnaBridge 189:f392fc9709a3 478 * This function enables or disables the receiver data register full flag, STAT[RDRF], to generate DMA requests.
AnnaBridge 189:f392fc9709a3 479 *
AnnaBridge 189:f392fc9709a3 480 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 481 * @param enable True to enable, false to disable.
AnnaBridge 189:f392fc9709a3 482 */
AnnaBridge 189:f392fc9709a3 483 static inline void LPUART_EnableRxDMA(LPUART_Type *base, bool enable)
AnnaBridge 189:f392fc9709a3 484 {
AnnaBridge 189:f392fc9709a3 485 if (enable)
AnnaBridge 189:f392fc9709a3 486 {
AnnaBridge 189:f392fc9709a3 487 base->BAUD |= LPUART_BAUD_RDMAE_MASK;
AnnaBridge 189:f392fc9709a3 488 base->CTRL |= LPUART_CTRL_RIE_MASK;
AnnaBridge 189:f392fc9709a3 489 }
AnnaBridge 189:f392fc9709a3 490 else
AnnaBridge 189:f392fc9709a3 491 {
AnnaBridge 189:f392fc9709a3 492 base->BAUD &= ~LPUART_BAUD_RDMAE_MASK;
AnnaBridge 189:f392fc9709a3 493 base->CTRL &= ~LPUART_CTRL_RIE_MASK;
AnnaBridge 189:f392fc9709a3 494 }
AnnaBridge 189:f392fc9709a3 495 }
AnnaBridge 189:f392fc9709a3 496
AnnaBridge 189:f392fc9709a3 497 /* @} */
AnnaBridge 189:f392fc9709a3 498 #endif /* FSL_FEATURE_LPUART_HAS_DMA_ENABLE */
AnnaBridge 189:f392fc9709a3 499
AnnaBridge 189:f392fc9709a3 500 /*!
AnnaBridge 189:f392fc9709a3 501 * @name Bus Operations
AnnaBridge 189:f392fc9709a3 502 * @{
AnnaBridge 189:f392fc9709a3 503 */
AnnaBridge 189:f392fc9709a3 504
AnnaBridge 189:f392fc9709a3 505 /*!
AnnaBridge 189:f392fc9709a3 506 * @brief Enables or disables the LPUART transmitter.
AnnaBridge 189:f392fc9709a3 507 *
AnnaBridge 189:f392fc9709a3 508 * This function enables or disables the LPUART transmitter.
AnnaBridge 189:f392fc9709a3 509 *
AnnaBridge 189:f392fc9709a3 510 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 511 * @param enable True to enable, false to disable.
AnnaBridge 189:f392fc9709a3 512 */
AnnaBridge 189:f392fc9709a3 513 static inline void LPUART_EnableTx(LPUART_Type *base, bool enable)
AnnaBridge 189:f392fc9709a3 514 {
AnnaBridge 189:f392fc9709a3 515 if (enable)
AnnaBridge 189:f392fc9709a3 516 {
AnnaBridge 189:f392fc9709a3 517 base->CTRL |= LPUART_CTRL_TE_MASK;
AnnaBridge 189:f392fc9709a3 518 }
AnnaBridge 189:f392fc9709a3 519 else
AnnaBridge 189:f392fc9709a3 520 {
AnnaBridge 189:f392fc9709a3 521 base->CTRL &= ~LPUART_CTRL_TE_MASK;
AnnaBridge 189:f392fc9709a3 522 }
AnnaBridge 189:f392fc9709a3 523 }
AnnaBridge 189:f392fc9709a3 524
AnnaBridge 189:f392fc9709a3 525 /*!
AnnaBridge 189:f392fc9709a3 526 * @brief Enables or disables the LPUART receiver.
AnnaBridge 189:f392fc9709a3 527 *
AnnaBridge 189:f392fc9709a3 528 * This function enables or disables the LPUART receiver.
AnnaBridge 189:f392fc9709a3 529 *
AnnaBridge 189:f392fc9709a3 530 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 531 * @param enable True to enable, false to disable.
AnnaBridge 189:f392fc9709a3 532 */
AnnaBridge 189:f392fc9709a3 533 static inline void LPUART_EnableRx(LPUART_Type *base, bool enable)
AnnaBridge 189:f392fc9709a3 534 {
AnnaBridge 189:f392fc9709a3 535 if (enable)
AnnaBridge 189:f392fc9709a3 536 {
AnnaBridge 189:f392fc9709a3 537 base->CTRL |= LPUART_CTRL_RE_MASK;
AnnaBridge 189:f392fc9709a3 538 }
AnnaBridge 189:f392fc9709a3 539 else
AnnaBridge 189:f392fc9709a3 540 {
AnnaBridge 189:f392fc9709a3 541 base->CTRL &= ~LPUART_CTRL_RE_MASK;
AnnaBridge 189:f392fc9709a3 542 }
AnnaBridge 189:f392fc9709a3 543 }
AnnaBridge 189:f392fc9709a3 544
AnnaBridge 189:f392fc9709a3 545 /*!
AnnaBridge 189:f392fc9709a3 546 * @brief Writes to the transmitter register.
AnnaBridge 189:f392fc9709a3 547 *
AnnaBridge 189:f392fc9709a3 548 * This function writes data to the transmitter register directly. The upper layer must
AnnaBridge 189:f392fc9709a3 549 * ensure that the TX register is empty or that the TX FIFO has room before calling this function.
AnnaBridge 189:f392fc9709a3 550 *
AnnaBridge 189:f392fc9709a3 551 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 552 * @param data Data write to the TX register.
AnnaBridge 189:f392fc9709a3 553 */
AnnaBridge 189:f392fc9709a3 554 static inline void LPUART_WriteByte(LPUART_Type *base, uint8_t data)
AnnaBridge 189:f392fc9709a3 555 {
AnnaBridge 189:f392fc9709a3 556 base->DATA = data;
AnnaBridge 189:f392fc9709a3 557 }
AnnaBridge 189:f392fc9709a3 558
AnnaBridge 189:f392fc9709a3 559 /*!
AnnaBridge 189:f392fc9709a3 560 * @brief Reads the receiver register.
AnnaBridge 189:f392fc9709a3 561 *
AnnaBridge 189:f392fc9709a3 562 * This function reads data from the receiver register directly. The upper layer must
AnnaBridge 189:f392fc9709a3 563 * ensure that the receiver register is full or that the RX FIFO has data before calling this function.
AnnaBridge 189:f392fc9709a3 564 *
AnnaBridge 189:f392fc9709a3 565 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 566 * @return Data read from data register.
AnnaBridge 189:f392fc9709a3 567 */
AnnaBridge 189:f392fc9709a3 568 static inline uint8_t LPUART_ReadByte(LPUART_Type *base)
AnnaBridge 189:f392fc9709a3 569 {
AnnaBridge 189:f392fc9709a3 570 #if defined(FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT) && FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT
AnnaBridge 189:f392fc9709a3 571 uint32_t ctrl = base->CTRL;
AnnaBridge 189:f392fc9709a3 572 bool isSevenDataBits =
AnnaBridge 189:f392fc9709a3 573 ((ctrl & LPUART_CTRL_M7_MASK) ||
AnnaBridge 189:f392fc9709a3 574 ((!(ctrl & LPUART_CTRL_M7_MASK)) && (!(ctrl & LPUART_CTRL_M_MASK)) && (ctrl & LPUART_CTRL_PE_MASK)));
AnnaBridge 189:f392fc9709a3 575
AnnaBridge 189:f392fc9709a3 576 if (isSevenDataBits)
AnnaBridge 189:f392fc9709a3 577 {
AnnaBridge 189:f392fc9709a3 578 return (base->DATA & 0x7F);
AnnaBridge 189:f392fc9709a3 579 }
AnnaBridge 189:f392fc9709a3 580 else
AnnaBridge 189:f392fc9709a3 581 {
AnnaBridge 189:f392fc9709a3 582 return base->DATA;
AnnaBridge 189:f392fc9709a3 583 }
AnnaBridge 189:f392fc9709a3 584 #else
AnnaBridge 189:f392fc9709a3 585 return base->DATA;
AnnaBridge 189:f392fc9709a3 586 #endif
AnnaBridge 189:f392fc9709a3 587 }
AnnaBridge 189:f392fc9709a3 588
AnnaBridge 189:f392fc9709a3 589 /*!
AnnaBridge 189:f392fc9709a3 590 * @brief Writes to the transmitter register using a blocking method.
AnnaBridge 189:f392fc9709a3 591 *
AnnaBridge 189:f392fc9709a3 592 * This function polls the transmitter register, waits for the register to be empty or for TX FIFO to have
AnnaBridge 189:f392fc9709a3 593 * room, and writes data to the transmitter buffer.
AnnaBridge 189:f392fc9709a3 594 *
AnnaBridge 189:f392fc9709a3 595 * @note This function does not check whether all data has been sent out to the bus.
AnnaBridge 189:f392fc9709a3 596 * Before disabling the transmitter, check the kLPUART_TransmissionCompleteFlag to ensure that the transmit is
AnnaBridge 189:f392fc9709a3 597 * finished.
AnnaBridge 189:f392fc9709a3 598 *
AnnaBridge 189:f392fc9709a3 599 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 600 * @param data Start address of the data to write.
AnnaBridge 189:f392fc9709a3 601 * @param length Size of the data to write.
AnnaBridge 189:f392fc9709a3 602 */
AnnaBridge 189:f392fc9709a3 603 void LPUART_WriteBlocking(LPUART_Type *base, const uint8_t *data, size_t length);
AnnaBridge 189:f392fc9709a3 604
AnnaBridge 189:f392fc9709a3 605 /*!
AnnaBridge 189:f392fc9709a3 606 * @brief Reads the receiver data register using a blocking method.
AnnaBridge 189:f392fc9709a3 607 *
AnnaBridge 189:f392fc9709a3 608 * This function polls the receiver register, waits for the receiver register full or receiver FIFO
AnnaBridge 189:f392fc9709a3 609 * has data, and reads data from the TX register.
AnnaBridge 189:f392fc9709a3 610 *
AnnaBridge 189:f392fc9709a3 611 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 612 * @param data Start address of the buffer to store the received data.
AnnaBridge 189:f392fc9709a3 613 * @param length Size of the buffer.
AnnaBridge 189:f392fc9709a3 614 * @retval kStatus_LPUART_RxHardwareOverrun Receiver overrun happened while receiving data.
AnnaBridge 189:f392fc9709a3 615 * @retval kStatus_LPUART_NoiseError Noise error happened while receiving data.
AnnaBridge 189:f392fc9709a3 616 * @retval kStatus_LPUART_FramingError Framing error happened while receiving data.
AnnaBridge 189:f392fc9709a3 617 * @retval kStatus_LPUART_ParityError Parity error happened while receiving data.
AnnaBridge 189:f392fc9709a3 618 * @retval kStatus_Success Successfully received all data.
AnnaBridge 189:f392fc9709a3 619 */
AnnaBridge 189:f392fc9709a3 620 status_t LPUART_ReadBlocking(LPUART_Type *base, uint8_t *data, size_t length);
AnnaBridge 189:f392fc9709a3 621
AnnaBridge 189:f392fc9709a3 622 /* @} */
AnnaBridge 189:f392fc9709a3 623
AnnaBridge 189:f392fc9709a3 624 /*!
AnnaBridge 189:f392fc9709a3 625 * @name Transactional
AnnaBridge 189:f392fc9709a3 626 * @{
AnnaBridge 189:f392fc9709a3 627 */
AnnaBridge 189:f392fc9709a3 628
AnnaBridge 189:f392fc9709a3 629 /*!
AnnaBridge 189:f392fc9709a3 630 * @brief Initializes the LPUART handle.
AnnaBridge 189:f392fc9709a3 631 *
AnnaBridge 189:f392fc9709a3 632 * This function initializes the LPUART handle, which can be used for other LPUART
AnnaBridge 189:f392fc9709a3 633 * transactional APIs. Usually, for a specified LPUART instance,
AnnaBridge 189:f392fc9709a3 634 * call this API once to get the initialized handle.
AnnaBridge 189:f392fc9709a3 635 *
AnnaBridge 189:f392fc9709a3 636 * The LPUART driver supports the "background" receiving, which means that user can set up
AnnaBridge 189:f392fc9709a3 637 * an RX ring buffer optionally. Data received is stored into the ring buffer even when the
AnnaBridge 189:f392fc9709a3 638 * user doesn't call the LPUART_TransferReceiveNonBlocking() API. If there is already data received
AnnaBridge 189:f392fc9709a3 639 * in the ring buffer, the user can get the received data from the ring buffer directly.
AnnaBridge 189:f392fc9709a3 640 * The ring buffer is disabled if passing NULL as @p ringBuffer.
AnnaBridge 189:f392fc9709a3 641 *
AnnaBridge 189:f392fc9709a3 642 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 643 * @param handle LPUART handle pointer.
AnnaBridge 189:f392fc9709a3 644 * @param callback Callback function.
AnnaBridge 189:f392fc9709a3 645 * @param userData User data.
AnnaBridge 189:f392fc9709a3 646 */
AnnaBridge 189:f392fc9709a3 647 void LPUART_TransferCreateHandle(LPUART_Type *base,
AnnaBridge 189:f392fc9709a3 648 lpuart_handle_t *handle,
AnnaBridge 189:f392fc9709a3 649 lpuart_transfer_callback_t callback,
AnnaBridge 189:f392fc9709a3 650 void *userData);
AnnaBridge 189:f392fc9709a3 651 /*!
AnnaBridge 189:f392fc9709a3 652 * @brief Transmits a buffer of data using the interrupt method.
AnnaBridge 189:f392fc9709a3 653 *
AnnaBridge 189:f392fc9709a3 654 * This function send data using an interrupt method. This is a non-blocking function, which
AnnaBridge 189:f392fc9709a3 655 * returns directly without waiting for all data written to the transmitter register. When
AnnaBridge 189:f392fc9709a3 656 * all data is written to the TX register in the ISR, the LPUART driver calls the callback
AnnaBridge 189:f392fc9709a3 657 * function and passes the @ref kStatus_LPUART_TxIdle as status parameter.
AnnaBridge 189:f392fc9709a3 658 *
AnnaBridge 189:f392fc9709a3 659 * @note The kStatus_LPUART_TxIdle is passed to the upper layer when all data are written
AnnaBridge 189:f392fc9709a3 660 * to the TX register. However, there is no check to ensure that all the data sent out. Before disabling the TX,
AnnaBridge 189:f392fc9709a3 661 * check the kLPUART_TransmissionCompleteFlag to ensure that the transmit is finished.
AnnaBridge 189:f392fc9709a3 662 *
AnnaBridge 189:f392fc9709a3 663 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 664 * @param handle LPUART handle pointer.
AnnaBridge 189:f392fc9709a3 665 * @param xfer LPUART transfer structure, see #lpuart_transfer_t.
AnnaBridge 189:f392fc9709a3 666 * @retval kStatus_Success Successfully start the data transmission.
AnnaBridge 189:f392fc9709a3 667 * @retval kStatus_LPUART_TxBusy Previous transmission still not finished, data not all written to the TX register.
AnnaBridge 189:f392fc9709a3 668 * @retval kStatus_InvalidArgument Invalid argument.
AnnaBridge 189:f392fc9709a3 669 */
AnnaBridge 189:f392fc9709a3 670 status_t LPUART_TransferSendNonBlocking(LPUART_Type *base, lpuart_handle_t *handle, lpuart_transfer_t *xfer);
AnnaBridge 189:f392fc9709a3 671
AnnaBridge 189:f392fc9709a3 672 /*!
AnnaBridge 189:f392fc9709a3 673 * @brief Sets up the RX ring buffer.
AnnaBridge 189:f392fc9709a3 674 *
AnnaBridge 189:f392fc9709a3 675 * This function sets up the RX ring buffer to a specific UART handle.
AnnaBridge 189:f392fc9709a3 676 *
AnnaBridge 189:f392fc9709a3 677 * When the RX ring buffer is used, data received is stored into the ring buffer even when
AnnaBridge 189:f392fc9709a3 678 * the user doesn't call the UART_TransferReceiveNonBlocking() API. If there is already data received
AnnaBridge 189:f392fc9709a3 679 * in the ring buffer, the user can get the received data from the ring buffer directly.
AnnaBridge 189:f392fc9709a3 680 *
AnnaBridge 189:f392fc9709a3 681 * @note When using RX ring buffer, one byte is reserved for internal use. In other
AnnaBridge 189:f392fc9709a3 682 * words, if @p ringBufferSize is 32, then only 31 bytes are used for saving data.
AnnaBridge 189:f392fc9709a3 683 *
AnnaBridge 189:f392fc9709a3 684 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 685 * @param handle LPUART handle pointer.
AnnaBridge 189:f392fc9709a3 686 * @param ringBuffer Start address of ring buffer for background receiving. Pass NULL to disable the ring buffer.
AnnaBridge 189:f392fc9709a3 687 * @param ringBufferSize size of the ring buffer.
AnnaBridge 189:f392fc9709a3 688 */
AnnaBridge 189:f392fc9709a3 689 void LPUART_TransferStartRingBuffer(LPUART_Type *base,
AnnaBridge 189:f392fc9709a3 690 lpuart_handle_t *handle,
AnnaBridge 189:f392fc9709a3 691 uint8_t *ringBuffer,
AnnaBridge 189:f392fc9709a3 692 size_t ringBufferSize);
AnnaBridge 189:f392fc9709a3 693
AnnaBridge 189:f392fc9709a3 694 /*!
AnnaBridge 189:f392fc9709a3 695 * @brief Aborts the background transfer and uninstalls the ring buffer.
AnnaBridge 189:f392fc9709a3 696 *
AnnaBridge 189:f392fc9709a3 697 * This function aborts the background transfer and uninstalls the ring buffer.
AnnaBridge 189:f392fc9709a3 698 *
AnnaBridge 189:f392fc9709a3 699 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 700 * @param handle LPUART handle pointer.
AnnaBridge 189:f392fc9709a3 701 */
AnnaBridge 189:f392fc9709a3 702 void LPUART_TransferStopRingBuffer(LPUART_Type *base, lpuart_handle_t *handle);
AnnaBridge 189:f392fc9709a3 703
AnnaBridge 189:f392fc9709a3 704 /*!
AnnaBridge 189:f392fc9709a3 705 * @brief Aborts the interrupt-driven data transmit.
AnnaBridge 189:f392fc9709a3 706 *
AnnaBridge 189:f392fc9709a3 707 * This function aborts the interrupt driven data sending. The user can get the remainBtyes to find out
AnnaBridge 189:f392fc9709a3 708 * how many bytes are not sent out.
AnnaBridge 189:f392fc9709a3 709 *
AnnaBridge 189:f392fc9709a3 710 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 711 * @param handle LPUART handle pointer.
AnnaBridge 189:f392fc9709a3 712 */
AnnaBridge 189:f392fc9709a3 713 void LPUART_TransferAbortSend(LPUART_Type *base, lpuart_handle_t *handle);
AnnaBridge 189:f392fc9709a3 714
AnnaBridge 189:f392fc9709a3 715 /*!
AnnaBridge 189:f392fc9709a3 716 * @brief Gets the number of bytes that have been written to the LPUART transmitter register.
AnnaBridge 189:f392fc9709a3 717 *
AnnaBridge 189:f392fc9709a3 718 * This function gets the number of bytes that have been written to LPUART TX
AnnaBridge 189:f392fc9709a3 719 * register by an interrupt method.
AnnaBridge 189:f392fc9709a3 720 *
AnnaBridge 189:f392fc9709a3 721 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 722 * @param handle LPUART handle pointer.
AnnaBridge 189:f392fc9709a3 723 * @param count Send bytes count.
AnnaBridge 189:f392fc9709a3 724 * @retval kStatus_NoTransferInProgress No send in progress.
AnnaBridge 189:f392fc9709a3 725 * @retval kStatus_InvalidArgument Parameter is invalid.
AnnaBridge 189:f392fc9709a3 726 * @retval kStatus_Success Get successfully through the parameter \p count;
AnnaBridge 189:f392fc9709a3 727 */
AnnaBridge 189:f392fc9709a3 728 status_t LPUART_TransferGetSendCount(LPUART_Type *base, lpuart_handle_t *handle, uint32_t *count);
AnnaBridge 189:f392fc9709a3 729
AnnaBridge 189:f392fc9709a3 730 /*!
AnnaBridge 189:f392fc9709a3 731 * @brief Receives a buffer of data using the interrupt method.
AnnaBridge 189:f392fc9709a3 732 *
AnnaBridge 189:f392fc9709a3 733 * This function receives data using an interrupt method. This is a non-blocking function
AnnaBridge 189:f392fc9709a3 734 * which returns without waiting to ensure that all data are received.
AnnaBridge 189:f392fc9709a3 735 * If the RX ring buffer is used and not empty, the data in the ring buffer is copied and
AnnaBridge 189:f392fc9709a3 736 * the parameter @p receivedBytes shows how many bytes are copied from the ring buffer.
AnnaBridge 189:f392fc9709a3 737 * After copying, if the data in the ring buffer is not enough for read, the receive
AnnaBridge 189:f392fc9709a3 738 * request is saved by the LPUART driver. When the new data arrives, the receive request
AnnaBridge 189:f392fc9709a3 739 * is serviced first. When all data is received, the LPUART driver notifies the upper layer
AnnaBridge 189:f392fc9709a3 740 * through a callback function and passes a status parameter @ref kStatus_UART_RxIdle.
AnnaBridge 189:f392fc9709a3 741 * For example, the upper layer needs 10 bytes but there are only 5 bytes in ring buffer.
AnnaBridge 189:f392fc9709a3 742 * The 5 bytes are copied to xfer->data, which returns with the
AnnaBridge 189:f392fc9709a3 743 * parameter @p receivedBytes set to 5. For the remaining 5 bytes, the newly arrived data is
AnnaBridge 189:f392fc9709a3 744 * saved from xfer->data[5]. When 5 bytes are received, the LPUART driver notifies the upper layer.
AnnaBridge 189:f392fc9709a3 745 * If the RX ring buffer is not enabled, this function enables the RX and RX interrupt
AnnaBridge 189:f392fc9709a3 746 * to receive data to xfer->data. When all data is received, the upper layer is notified.
AnnaBridge 189:f392fc9709a3 747 *
AnnaBridge 189:f392fc9709a3 748 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 749 * @param handle LPUART handle pointer.
AnnaBridge 189:f392fc9709a3 750 * @param xfer LPUART transfer structure, see #uart_transfer_t.
AnnaBridge 189:f392fc9709a3 751 * @param receivedBytes Bytes received from the ring buffer directly.
AnnaBridge 189:f392fc9709a3 752 * @retval kStatus_Success Successfully queue the transfer into the transmit queue.
AnnaBridge 189:f392fc9709a3 753 * @retval kStatus_LPUART_RxBusy Previous receive request is not finished.
AnnaBridge 189:f392fc9709a3 754 * @retval kStatus_InvalidArgument Invalid argument.
AnnaBridge 189:f392fc9709a3 755 */
AnnaBridge 189:f392fc9709a3 756 status_t LPUART_TransferReceiveNonBlocking(LPUART_Type *base,
AnnaBridge 189:f392fc9709a3 757 lpuart_handle_t *handle,
AnnaBridge 189:f392fc9709a3 758 lpuart_transfer_t *xfer,
AnnaBridge 189:f392fc9709a3 759 size_t *receivedBytes);
AnnaBridge 189:f392fc9709a3 760
AnnaBridge 189:f392fc9709a3 761 /*!
AnnaBridge 189:f392fc9709a3 762 * @brief Aborts the interrupt-driven data receiving.
AnnaBridge 189:f392fc9709a3 763 *
AnnaBridge 189:f392fc9709a3 764 * This function aborts the interrupt-driven data receiving. The user can get the remainBytes to find out
AnnaBridge 189:f392fc9709a3 765 * how many bytes not received yet.
AnnaBridge 189:f392fc9709a3 766 *
AnnaBridge 189:f392fc9709a3 767 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 768 * @param handle LPUART handle pointer.
AnnaBridge 189:f392fc9709a3 769 */
AnnaBridge 189:f392fc9709a3 770 void LPUART_TransferAbortReceive(LPUART_Type *base, lpuart_handle_t *handle);
AnnaBridge 189:f392fc9709a3 771
AnnaBridge 189:f392fc9709a3 772 /*!
AnnaBridge 189:f392fc9709a3 773 * @brief Gets the number of bytes that have been received.
AnnaBridge 189:f392fc9709a3 774 *
AnnaBridge 189:f392fc9709a3 775 * This function gets the number of bytes that have been received.
AnnaBridge 189:f392fc9709a3 776 *
AnnaBridge 189:f392fc9709a3 777 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 778 * @param handle LPUART handle pointer.
AnnaBridge 189:f392fc9709a3 779 * @param count Receive bytes count.
AnnaBridge 189:f392fc9709a3 780 * @retval kStatus_NoTransferInProgress No receive in progress.
AnnaBridge 189:f392fc9709a3 781 * @retval kStatus_InvalidArgument Parameter is invalid.
AnnaBridge 189:f392fc9709a3 782 * @retval kStatus_Success Get successfully through the parameter \p count;
AnnaBridge 189:f392fc9709a3 783 */
AnnaBridge 189:f392fc9709a3 784 status_t LPUART_TransferGetReceiveCount(LPUART_Type *base, lpuart_handle_t *handle, uint32_t *count);
AnnaBridge 189:f392fc9709a3 785
AnnaBridge 189:f392fc9709a3 786 /*!
AnnaBridge 189:f392fc9709a3 787 * @brief LPUART IRQ handle function.
AnnaBridge 189:f392fc9709a3 788 *
AnnaBridge 189:f392fc9709a3 789 * This function handles the LPUART transmit and receive IRQ request.
AnnaBridge 189:f392fc9709a3 790 *
AnnaBridge 189:f392fc9709a3 791 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 792 * @param handle LPUART handle pointer.
AnnaBridge 189:f392fc9709a3 793 */
AnnaBridge 189:f392fc9709a3 794 void LPUART_TransferHandleIRQ(LPUART_Type *base, lpuart_handle_t *handle);
AnnaBridge 189:f392fc9709a3 795
AnnaBridge 189:f392fc9709a3 796 /*!
AnnaBridge 189:f392fc9709a3 797 * @brief LPUART Error IRQ handle function.
AnnaBridge 189:f392fc9709a3 798 *
AnnaBridge 189:f392fc9709a3 799 * This function handles the LPUART error IRQ request.
AnnaBridge 189:f392fc9709a3 800 *
AnnaBridge 189:f392fc9709a3 801 * @param base LPUART peripheral base address.
AnnaBridge 189:f392fc9709a3 802 * @param handle LPUART handle pointer.
AnnaBridge 189:f392fc9709a3 803 */
AnnaBridge 189:f392fc9709a3 804 void LPUART_TransferHandleErrorIRQ(LPUART_Type *base, lpuart_handle_t *handle);
AnnaBridge 189:f392fc9709a3 805
AnnaBridge 189:f392fc9709a3 806 /* @} */
AnnaBridge 189:f392fc9709a3 807
AnnaBridge 189:f392fc9709a3 808 #if defined(__cplusplus)
AnnaBridge 189:f392fc9709a3 809 }
AnnaBridge 189:f392fc9709a3 810 #endif
AnnaBridge 189:f392fc9709a3 811
AnnaBridge 189:f392fc9709a3 812 /*! @}*/
AnnaBridge 189:f392fc9709a3 813
AnnaBridge 189:f392fc9709a3 814 #endif /* _FSL_LPUART_H_ */