mbed official / mbed-dev

mbed library sources. Supersedes mbed-src.

Dependents:   Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more

cmsis/BUILD/mbed/TARGET_DISCO_L496AG/TOOLCHAIN_IAR/stm32l4xx_hal_nand.h@189:f392fc9709a3, 2019-02-20 (annotated)

Committer:
AnnaBridge
Date:
Wed Feb 20 22:31:08 2019 +0000
Revision:
189:f392fc9709a3
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 189:f392fc9709a3 1 /**
AnnaBridge 189:f392fc9709a3 2 ******************************************************************************
AnnaBridge 189:f392fc9709a3 3 * @file stm32l4xx_hal_nand.h
AnnaBridge 189:f392fc9709a3 4 * @author MCD Application Team
AnnaBridge 189:f392fc9709a3 5 * @brief Header file of NAND HAL module.
AnnaBridge 189:f392fc9709a3 6 ******************************************************************************
AnnaBridge 189:f392fc9709a3 7 * @attention
AnnaBridge 189:f392fc9709a3 8 *
AnnaBridge 189:f392fc9709a3 9 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
AnnaBridge 189:f392fc9709a3 10 *
AnnaBridge 189:f392fc9709a3 11 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 189:f392fc9709a3 12 * are permitted provided that the following conditions are met:
AnnaBridge 189:f392fc9709a3 13 * 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge 189:f392fc9709a3 14 * this list of conditions and the following disclaimer.
AnnaBridge 189:f392fc9709a3 15 * 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge 189:f392fc9709a3 16 * this list of conditions and the following disclaimer in the documentation
AnnaBridge 189:f392fc9709a3 17 * and/or other materials provided with the distribution.
AnnaBridge 189:f392fc9709a3 18 * 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge 189:f392fc9709a3 19 * may be used to endorse or promote products derived from this software
AnnaBridge 189:f392fc9709a3 20 * without specific prior written permission.
AnnaBridge 189:f392fc9709a3 21 *
AnnaBridge 189:f392fc9709a3 22 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge 189:f392fc9709a3 23 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge 189:f392fc9709a3 24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 189:f392fc9709a3 25 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge 189:f392fc9709a3 26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge 189:f392fc9709a3 27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge 189:f392fc9709a3 28 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge 189:f392fc9709a3 29 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge 189:f392fc9709a3 30 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge 189:f392fc9709a3 31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 189:f392fc9709a3 32 *
AnnaBridge 189:f392fc9709a3 33 ******************************************************************************
AnnaBridge 189:f392fc9709a3 34 */
AnnaBridge 189:f392fc9709a3 35
AnnaBridge 189:f392fc9709a3 36 /* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge 189:f392fc9709a3 37 #ifndef __STM32L4xx_HAL_NAND_H
AnnaBridge 189:f392fc9709a3 38 #define __STM32L4xx_HAL_NAND_H
AnnaBridge 189:f392fc9709a3 39
AnnaBridge 189:f392fc9709a3 40 #ifdef __cplusplus
AnnaBridge 189:f392fc9709a3 41 extern "C" {
AnnaBridge 189:f392fc9709a3 42 #endif
AnnaBridge 189:f392fc9709a3 43
AnnaBridge 189:f392fc9709a3 44 #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
AnnaBridge 189:f392fc9709a3 45 defined(STM32L496xx) || defined(STM32L4A6xx) || \
AnnaBridge 189:f392fc9709a3 46 defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
AnnaBridge 189:f392fc9709a3 47
AnnaBridge 189:f392fc9709a3 48 /* Includes ------------------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 49 #include "stm32l4xx_ll_fmc.h"
AnnaBridge 189:f392fc9709a3 50
AnnaBridge 189:f392fc9709a3 51 /** @addtogroup STM32L4xx_HAL_Driver
AnnaBridge 189:f392fc9709a3 52 * @{
AnnaBridge 189:f392fc9709a3 53 */
AnnaBridge 189:f392fc9709a3 54
AnnaBridge 189:f392fc9709a3 55 /** @addtogroup NAND
AnnaBridge 189:f392fc9709a3 56 * @{
AnnaBridge 189:f392fc9709a3 57 */
AnnaBridge 189:f392fc9709a3 58
AnnaBridge 189:f392fc9709a3 59 /** @addtogroup NAND_Private_Constants
AnnaBridge 189:f392fc9709a3 60 * @{
AnnaBridge 189:f392fc9709a3 61 */
AnnaBridge 189:f392fc9709a3 62
AnnaBridge 189:f392fc9709a3 63 #define NAND_DEVICE FMC_BANK3
AnnaBridge 189:f392fc9709a3 64 #define NAND_WRITE_TIMEOUT ((uint32_t)1000)
AnnaBridge 189:f392fc9709a3 65
AnnaBridge 189:f392fc9709a3 66 #define CMD_AREA ((uint32_t)(1<<16)) /* A16 = CLE high */
AnnaBridge 189:f392fc9709a3 67 #define ADDR_AREA ((uint32_t)(1<<17)) /* A17 = ALE high */
AnnaBridge 189:f392fc9709a3 68
AnnaBridge 189:f392fc9709a3 69 #define NAND_CMD_AREA_A ((uint8_t)0x00)
AnnaBridge 189:f392fc9709a3 70 #define NAND_CMD_AREA_B ((uint8_t)0x01)
AnnaBridge 189:f392fc9709a3 71 #define NAND_CMD_AREA_C ((uint8_t)0x50)
AnnaBridge 189:f392fc9709a3 72 #define NAND_CMD_AREA_TRUE1 ((uint8_t)0x30)
AnnaBridge 189:f392fc9709a3 73
AnnaBridge 189:f392fc9709a3 74 #define NAND_CMD_WRITE0 ((uint8_t)0x80)
AnnaBridge 189:f392fc9709a3 75 #define NAND_CMD_WRITE_TRUE1 ((uint8_t)0x10)
AnnaBridge 189:f392fc9709a3 76 #define NAND_CMD_ERASE0 ((uint8_t)0x60)
AnnaBridge 189:f392fc9709a3 77 #define NAND_CMD_ERASE1 ((uint8_t)0xD0)
AnnaBridge 189:f392fc9709a3 78 #define NAND_CMD_READID ((uint8_t)0x90)
AnnaBridge 189:f392fc9709a3 79 #define NAND_CMD_STATUS ((uint8_t)0x70)
AnnaBridge 189:f392fc9709a3 80 #define NAND_CMD_LOCK_STATUS ((uint8_t)0x7A)
AnnaBridge 189:f392fc9709a3 81 #define NAND_CMD_RESET ((uint8_t)0xFF)
AnnaBridge 189:f392fc9709a3 82
AnnaBridge 189:f392fc9709a3 83 /* NAND memory status */
AnnaBridge 189:f392fc9709a3 84 #define NAND_VALID_ADDRESS ((uint32_t)0x00000100)
AnnaBridge 189:f392fc9709a3 85 #define NAND_INVALID_ADDRESS ((uint32_t)0x00000200)
AnnaBridge 189:f392fc9709a3 86 #define NAND_TIMEOUT_ERROR ((uint32_t)0x00000400)
AnnaBridge 189:f392fc9709a3 87 #define NAND_BUSY ((uint32_t)0x00000000)
AnnaBridge 189:f392fc9709a3 88 #define NAND_ERROR ((uint32_t)0x00000001)
AnnaBridge 189:f392fc9709a3 89 #define NAND_READY ((uint32_t)0x00000040)
AnnaBridge 189:f392fc9709a3 90
AnnaBridge 189:f392fc9709a3 91 /**
AnnaBridge 189:f392fc9709a3 92 * @}
AnnaBridge 189:f392fc9709a3 93 */
AnnaBridge 189:f392fc9709a3 94
AnnaBridge 189:f392fc9709a3 95 /** @addtogroup NAND_Private_Macros
AnnaBridge 189:f392fc9709a3 96 * @{
AnnaBridge 189:f392fc9709a3 97 */
AnnaBridge 189:f392fc9709a3 98
AnnaBridge 189:f392fc9709a3 99 /**
AnnaBridge 189:f392fc9709a3 100 * @brief NAND memory address computation.
AnnaBridge 189:f392fc9709a3 101 * @param __ADDRESS__: NAND memory address.
AnnaBridge 189:f392fc9709a3 102 * @param __HANDLE__: NAND handle.
AnnaBridge 189:f392fc9709a3 103 * @retval NAND Raw address value
AnnaBridge 189:f392fc9709a3 104 */
AnnaBridge 189:f392fc9709a3 105 #define ARRAY_ADDRESS(__ADDRESS__ , __HANDLE__) (((__ADDRESS__)->Page) + \
AnnaBridge 189:f392fc9709a3 106 (((__ADDRESS__)->Block + (((__ADDRESS__)->Zone) * ((__HANDLE__)->Info.ZoneSize)))* ((__HANDLE__)->Info.BlockSize * ((__HANDLE__)->Info.PageSize + (__HANDLE__)->Info.SpareAreaSize))))
AnnaBridge 189:f392fc9709a3 107
AnnaBridge 189:f392fc9709a3 108 /**
AnnaBridge 189:f392fc9709a3 109 * @brief NAND memory address cycling.
AnnaBridge 189:f392fc9709a3 110 * @param __ADDRESS__: NAND memory address.
AnnaBridge 189:f392fc9709a3 111 * @retval NAND address cycling value.
AnnaBridge 189:f392fc9709a3 112 */
AnnaBridge 189:f392fc9709a3 113 #define ADDR_1ST_CYCLE(__ADDRESS__) (uint8_t)(__ADDRESS__) /* 1st addressing cycle */
AnnaBridge 189:f392fc9709a3 114 #define ADDR_2ND_CYCLE(__ADDRESS__) (uint8_t)((__ADDRESS__) >> 8) /* 2nd addressing cycle */
AnnaBridge 189:f392fc9709a3 115 #define ADDR_3RD_CYCLE(__ADDRESS__) (uint8_t)((__ADDRESS__) >> 16) /* 3rd addressing cycle */
AnnaBridge 189:f392fc9709a3 116 #define ADDR_4TH_CYCLE(__ADDRESS__) (uint8_t)((__ADDRESS__) >> 24) /* 4th addressing cycle */
AnnaBridge 189:f392fc9709a3 117
AnnaBridge 189:f392fc9709a3 118 /**
AnnaBridge 189:f392fc9709a3 119 * @}
AnnaBridge 189:f392fc9709a3 120 */
AnnaBridge 189:f392fc9709a3 121
AnnaBridge 189:f392fc9709a3 122 /* Exported typedef ----------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 123 /* Exported types ------------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 124 /** @defgroup NAND_Exported_Types NAND Exported Types
AnnaBridge 189:f392fc9709a3 125 * @{
AnnaBridge 189:f392fc9709a3 126 */
AnnaBridge 189:f392fc9709a3 127
AnnaBridge 189:f392fc9709a3 128 /**
AnnaBridge 189:f392fc9709a3 129 * @brief HAL NAND State structures definition
AnnaBridge 189:f392fc9709a3 130 */
AnnaBridge 189:f392fc9709a3 131 typedef enum
AnnaBridge 189:f392fc9709a3 132 {
AnnaBridge 189:f392fc9709a3 133 HAL_NAND_STATE_RESET = 0x00, /*!< NAND not yet initialized or disabled */
AnnaBridge 189:f392fc9709a3 134 HAL_NAND_STATE_READY = 0x01, /*!< NAND initialized and ready for use */
AnnaBridge 189:f392fc9709a3 135 HAL_NAND_STATE_BUSY = 0x02, /*!< NAND internal process is ongoing */
AnnaBridge 189:f392fc9709a3 136 HAL_NAND_STATE_ERROR = 0x03 /*!< NAND error state */
AnnaBridge 189:f392fc9709a3 137 }HAL_NAND_StateTypeDef;
AnnaBridge 189:f392fc9709a3 138
AnnaBridge 189:f392fc9709a3 139 /**
AnnaBridge 189:f392fc9709a3 140 * @brief NAND Memory electronic signature Structure definition
AnnaBridge 189:f392fc9709a3 141 */
AnnaBridge 189:f392fc9709a3 142 typedef struct
AnnaBridge 189:f392fc9709a3 143 {
AnnaBridge 189:f392fc9709a3 144 /*<! NAND memory electronic signature maker and device IDs */
AnnaBridge 189:f392fc9709a3 145
AnnaBridge 189:f392fc9709a3 146 uint8_t Maker_Id;
AnnaBridge 189:f392fc9709a3 147
AnnaBridge 189:f392fc9709a3 148 uint8_t Device_Id;
AnnaBridge 189:f392fc9709a3 149
AnnaBridge 189:f392fc9709a3 150 uint8_t Third_Id;
AnnaBridge 189:f392fc9709a3 151
AnnaBridge 189:f392fc9709a3 152 uint8_t Fourth_Id;
AnnaBridge 189:f392fc9709a3 153 }NAND_IDTypeDef;
AnnaBridge 189:f392fc9709a3 154
AnnaBridge 189:f392fc9709a3 155 /**
AnnaBridge 189:f392fc9709a3 156 * @brief NAND Memory address Structure definition
AnnaBridge 189:f392fc9709a3 157 */
AnnaBridge 189:f392fc9709a3 158 typedef struct
AnnaBridge 189:f392fc9709a3 159 {
AnnaBridge 189:f392fc9709a3 160 uint16_t Page; /*!< NAND memory Page address */
AnnaBridge 189:f392fc9709a3 161
AnnaBridge 189:f392fc9709a3 162 uint16_t Zone; /*!< NAND memory Zone address */
AnnaBridge 189:f392fc9709a3 163
AnnaBridge 189:f392fc9709a3 164 uint16_t Block; /*!< NAND memory Block address */
AnnaBridge 189:f392fc9709a3 165
AnnaBridge 189:f392fc9709a3 166 }NAND_AddressTypeDef;
AnnaBridge 189:f392fc9709a3 167
AnnaBridge 189:f392fc9709a3 168 /**
AnnaBridge 189:f392fc9709a3 169 * @brief NAND Memory info Structure definition
AnnaBridge 189:f392fc9709a3 170 */
AnnaBridge 189:f392fc9709a3 171 typedef struct
AnnaBridge 189:f392fc9709a3 172 {
AnnaBridge 189:f392fc9709a3 173 uint32_t PageSize; /*!< NAND memory page (without spare area) size measured in K. bytes */
AnnaBridge 189:f392fc9709a3 174
AnnaBridge 189:f392fc9709a3 175 uint32_t SpareAreaSize; /*!< NAND memory spare area size measured in K. bytes */
AnnaBridge 189:f392fc9709a3 176
AnnaBridge 189:f392fc9709a3 177 uint32_t BlockSize; /*!< NAND memory block size number of pages */
AnnaBridge 189:f392fc9709a3 178
AnnaBridge 189:f392fc9709a3 179 uint32_t BlockNbr; /*!< NAND memory number of blocks */
AnnaBridge 189:f392fc9709a3 180
AnnaBridge 189:f392fc9709a3 181 uint32_t ZoneSize; /*!< NAND memory zone size measured in number of blocks */
AnnaBridge 189:f392fc9709a3 182 }NAND_InfoTypeDef;
AnnaBridge 189:f392fc9709a3 183
AnnaBridge 189:f392fc9709a3 184 /**
AnnaBridge 189:f392fc9709a3 185 * @brief NAND handle Structure definition
AnnaBridge 189:f392fc9709a3 186 */
AnnaBridge 189:f392fc9709a3 187 typedef struct
AnnaBridge 189:f392fc9709a3 188 {
AnnaBridge 189:f392fc9709a3 189 FMC_NAND_TypeDef *Instance; /*!< Register base address */
AnnaBridge 189:f392fc9709a3 190
AnnaBridge 189:f392fc9709a3 191 FMC_NAND_InitTypeDef Init; /*!< NAND device control configuration parameters */
AnnaBridge 189:f392fc9709a3 192
AnnaBridge 189:f392fc9709a3 193 HAL_LockTypeDef Lock; /*!< NAND locking object */
AnnaBridge 189:f392fc9709a3 194
AnnaBridge 189:f392fc9709a3 195 __IO HAL_NAND_StateTypeDef State; /*!< NAND device access state */
AnnaBridge 189:f392fc9709a3 196
AnnaBridge 189:f392fc9709a3 197 NAND_InfoTypeDef Info; /*!< NAND characteristic information structure */
AnnaBridge 189:f392fc9709a3 198 }NAND_HandleTypeDef;
AnnaBridge 189:f392fc9709a3 199
AnnaBridge 189:f392fc9709a3 200 /**
AnnaBridge 189:f392fc9709a3 201 * @}
AnnaBridge 189:f392fc9709a3 202 */
AnnaBridge 189:f392fc9709a3 203
AnnaBridge 189:f392fc9709a3 204 /* Exported constants --------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 205 /* Exported macro ------------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 206 /** @defgroup NAND_Exported_Macros NAND Exported Macros
AnnaBridge 189:f392fc9709a3 207 * @{
AnnaBridge 189:f392fc9709a3 208 */
AnnaBridge 189:f392fc9709a3 209
AnnaBridge 189:f392fc9709a3 210 /** @brief Reset NAND handle state.
AnnaBridge 189:f392fc9709a3 211 * @param __HANDLE__: specifies the NAND handle.
AnnaBridge 189:f392fc9709a3 212 * @retval None
AnnaBridge 189:f392fc9709a3 213 */
AnnaBridge 189:f392fc9709a3 214 #define __HAL_NAND_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_NAND_STATE_RESET)
AnnaBridge 189:f392fc9709a3 215
AnnaBridge 189:f392fc9709a3 216 /**
AnnaBridge 189:f392fc9709a3 217 * @}
AnnaBridge 189:f392fc9709a3 218 */
AnnaBridge 189:f392fc9709a3 219
AnnaBridge 189:f392fc9709a3 220 /* Exported functions --------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 221 /** @addtogroup NAND_Exported_Functions NAND Exported Functions
AnnaBridge 189:f392fc9709a3 222 * @{
AnnaBridge 189:f392fc9709a3 223 */
AnnaBridge 189:f392fc9709a3 224
AnnaBridge 189:f392fc9709a3 225 /** @addtogroup NAND_Exported_Functions_Group1 Initialization and de-initialization functions
AnnaBridge 189:f392fc9709a3 226 * @{
AnnaBridge 189:f392fc9709a3 227 */
AnnaBridge 189:f392fc9709a3 228
AnnaBridge 189:f392fc9709a3 229 /* Initialization/de-initialization functions ********************************/
AnnaBridge 189:f392fc9709a3 230 HAL_StatusTypeDef HAL_NAND_Init(NAND_HandleTypeDef *hnand, FMC_NAND_PCC_TimingTypeDef *ComSpace_Timing, FMC_NAND_PCC_TimingTypeDef *AttSpace_Timing);
AnnaBridge 189:f392fc9709a3 231 HAL_StatusTypeDef HAL_NAND_DeInit(NAND_HandleTypeDef *hnand);
AnnaBridge 189:f392fc9709a3 232 void HAL_NAND_MspInit(NAND_HandleTypeDef *hnand);
AnnaBridge 189:f392fc9709a3 233 void HAL_NAND_MspDeInit(NAND_HandleTypeDef *hnand);
AnnaBridge 189:f392fc9709a3 234 void HAL_NAND_IRQHandler(NAND_HandleTypeDef *hnand);
AnnaBridge 189:f392fc9709a3 235 void HAL_NAND_ITCallback(NAND_HandleTypeDef *hnand);
AnnaBridge 189:f392fc9709a3 236
AnnaBridge 189:f392fc9709a3 237 /**
AnnaBridge 189:f392fc9709a3 238 * @}
AnnaBridge 189:f392fc9709a3 239 */
AnnaBridge 189:f392fc9709a3 240
AnnaBridge 189:f392fc9709a3 241 /** @addtogroup NAND_Exported_Functions_Group2 Input and Output functions
AnnaBridge 189:f392fc9709a3 242 * @{
AnnaBridge 189:f392fc9709a3 243 */
AnnaBridge 189:f392fc9709a3 244
AnnaBridge 189:f392fc9709a3 245 /* IO operation functions ****************************************************/
AnnaBridge 189:f392fc9709a3 246 HAL_StatusTypeDef HAL_NAND_Read_ID(NAND_HandleTypeDef *hnand, NAND_IDTypeDef *pNAND_ID);
AnnaBridge 189:f392fc9709a3 247 HAL_StatusTypeDef HAL_NAND_Reset(NAND_HandleTypeDef *hnand);
AnnaBridge 189:f392fc9709a3 248 HAL_StatusTypeDef HAL_NAND_Read_Page(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumPageToRead);
AnnaBridge 189:f392fc9709a3 249 HAL_StatusTypeDef HAL_NAND_Write_Page(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumPageToWrite);
AnnaBridge 189:f392fc9709a3 250 HAL_StatusTypeDef HAL_NAND_Read_SpareArea(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumSpareAreaToRead);
AnnaBridge 189:f392fc9709a3 251 HAL_StatusTypeDef HAL_NAND_Write_SpareArea(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumSpareAreaTowrite);
AnnaBridge 189:f392fc9709a3 252 HAL_StatusTypeDef HAL_NAND_Erase_Block(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress);
AnnaBridge 189:f392fc9709a3 253 uint32_t HAL_NAND_Read_Status(NAND_HandleTypeDef *hnand);
AnnaBridge 189:f392fc9709a3 254 uint32_t HAL_NAND_Address_Inc(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress);
AnnaBridge 189:f392fc9709a3 255
AnnaBridge 189:f392fc9709a3 256 /**
AnnaBridge 189:f392fc9709a3 257 * @}
AnnaBridge 189:f392fc9709a3 258 */
AnnaBridge 189:f392fc9709a3 259
AnnaBridge 189:f392fc9709a3 260 /** @addtogroup NAND_Exported_Functions_Group3 Peripheral Control functions
AnnaBridge 189:f392fc9709a3 261 * @{
AnnaBridge 189:f392fc9709a3 262 */
AnnaBridge 189:f392fc9709a3 263
AnnaBridge 189:f392fc9709a3 264 /* NAND Control functions ****************************************************/
AnnaBridge 189:f392fc9709a3 265 HAL_StatusTypeDef HAL_NAND_ECC_Enable(NAND_HandleTypeDef *hnand);
AnnaBridge 189:f392fc9709a3 266 HAL_StatusTypeDef HAL_NAND_ECC_Disable(NAND_HandleTypeDef *hnand);
AnnaBridge 189:f392fc9709a3 267 HAL_StatusTypeDef HAL_NAND_GetECC(NAND_HandleTypeDef *hnand, uint32_t *ECCval, uint32_t Timeout);
AnnaBridge 189:f392fc9709a3 268
AnnaBridge 189:f392fc9709a3 269 /**
AnnaBridge 189:f392fc9709a3 270 * @}
AnnaBridge 189:f392fc9709a3 271 */
AnnaBridge 189:f392fc9709a3 272
AnnaBridge 189:f392fc9709a3 273 /** @addtogroup NAND_Exported_Functions_Group4 Peripheral State functions
AnnaBridge 189:f392fc9709a3 274 * @{
AnnaBridge 189:f392fc9709a3 275 */
AnnaBridge 189:f392fc9709a3 276
AnnaBridge 189:f392fc9709a3 277 /* NAND State functions *******************************************************/
AnnaBridge 189:f392fc9709a3 278 HAL_NAND_StateTypeDef HAL_NAND_GetState(NAND_HandleTypeDef *hnand);
AnnaBridge 189:f392fc9709a3 279 uint32_t HAL_NAND_Read_Status(NAND_HandleTypeDef *hnand);
AnnaBridge 189:f392fc9709a3 280
AnnaBridge 189:f392fc9709a3 281 /**
AnnaBridge 189:f392fc9709a3 282 * @}
AnnaBridge 189:f392fc9709a3 283 */
AnnaBridge 189:f392fc9709a3 284
AnnaBridge 189:f392fc9709a3 285 /**
AnnaBridge 189:f392fc9709a3 286 * @}
AnnaBridge 189:f392fc9709a3 287 */
AnnaBridge 189:f392fc9709a3 288
AnnaBridge 189:f392fc9709a3 289 /**
AnnaBridge 189:f392fc9709a3 290 * @}
AnnaBridge 189:f392fc9709a3 291 */
AnnaBridge 189:f392fc9709a3 292
AnnaBridge 189:f392fc9709a3 293 /**
AnnaBridge 189:f392fc9709a3 294 * @}
AnnaBridge 189:f392fc9709a3 295 */
AnnaBridge 189:f392fc9709a3 296
AnnaBridge 189:f392fc9709a3 297 #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
AnnaBridge 189:f392fc9709a3 298 /* STM32L496xx || STM32L4A6xx || */
AnnaBridge 189:f392fc9709a3 299 /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
AnnaBridge 189:f392fc9709a3 300
AnnaBridge 189:f392fc9709a3 301 #ifdef __cplusplus
AnnaBridge 189:f392fc9709a3 302 }
AnnaBridge 189:f392fc9709a3 303 #endif
AnnaBridge 189:f392fc9709a3 304
AnnaBridge 189:f392fc9709a3 305 #endif /* __STM32L4xx_HAL_NAND_H */
AnnaBridge 189:f392fc9709a3 306
AnnaBridge 189:f392fc9709a3 307 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/