mbed official
mbed library sources. Supersedes mbed-src.
Dependents: Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more
cmsis/BUILD/mbed/TARGET_DISCO_L496AG/TOOLCHAIN_ARM_STD/stm32l4xx_hal_smbus.h@189:f392fc9709a3, 2019-02-20 (annotated)
- Committer:
- AnnaBridge
- Date:
- Wed Feb 20 22:31:08 2019 +0000
- Revision:
- 189:f392fc9709a3
mbed library release version 165
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| AnnaBridge | 189:f392fc9709a3 | 1 | /** |
| AnnaBridge | 189:f392fc9709a3 | 2 | ****************************************************************************** |
| AnnaBridge | 189:f392fc9709a3 | 3 | * @file stm32l4xx_hal_smbus.h |
| AnnaBridge | 189:f392fc9709a3 | 4 | * @author MCD Application Team |
| AnnaBridge | 189:f392fc9709a3 | 5 | * @brief Header file of SMBUS HAL module. |
| AnnaBridge | 189:f392fc9709a3 | 6 | ****************************************************************************** |
| AnnaBridge | 189:f392fc9709a3 | 7 | * @attention |
| AnnaBridge | 189:f392fc9709a3 | 8 | * |
| AnnaBridge | 189:f392fc9709a3 | 9 | * <h2><center>© COPYRIGHT(c) 2017 STMicroelectronics</center></h2> |
| AnnaBridge | 189:f392fc9709a3 | 10 | * |
| AnnaBridge | 189:f392fc9709a3 | 11 | * Redistribution and use in source and binary forms, with or without modification, |
| AnnaBridge | 189:f392fc9709a3 | 12 | * are permitted provided that the following conditions are met: |
| AnnaBridge | 189:f392fc9709a3 | 13 | * 1. Redistributions of source code must retain the above copyright notice, |
| AnnaBridge | 189:f392fc9709a3 | 14 | * this list of conditions and the following disclaimer. |
| AnnaBridge | 189:f392fc9709a3 | 15 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
| AnnaBridge | 189:f392fc9709a3 | 16 | * this list of conditions and the following disclaimer in the documentation |
| AnnaBridge | 189:f392fc9709a3 | 17 | * and/or other materials provided with the distribution. |
| AnnaBridge | 189:f392fc9709a3 | 18 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
| AnnaBridge | 189:f392fc9709a3 | 19 | * may be used to endorse or promote products derived from this software |
| AnnaBridge | 189:f392fc9709a3 | 20 | * without specific prior written permission. |
| AnnaBridge | 189:f392fc9709a3 | 21 | * |
| AnnaBridge | 189:f392fc9709a3 | 22 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
| AnnaBridge | 189:f392fc9709a3 | 23 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| AnnaBridge | 189:f392fc9709a3 | 24 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| AnnaBridge | 189:f392fc9709a3 | 25 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
| AnnaBridge | 189:f392fc9709a3 | 26 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
| AnnaBridge | 189:f392fc9709a3 | 27 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
| AnnaBridge | 189:f392fc9709a3 | 28 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
| AnnaBridge | 189:f392fc9709a3 | 29 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
| AnnaBridge | 189:f392fc9709a3 | 30 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
| AnnaBridge | 189:f392fc9709a3 | 31 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| AnnaBridge | 189:f392fc9709a3 | 32 | * |
| AnnaBridge | 189:f392fc9709a3 | 33 | ****************************************************************************** |
| AnnaBridge | 189:f392fc9709a3 | 34 | */ |
| AnnaBridge | 189:f392fc9709a3 | 35 | |
| AnnaBridge | 189:f392fc9709a3 | 36 | /* Define to prevent recursive inclusion -------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 37 | #ifndef __STM32L4xx_HAL_SMBUS_H |
| AnnaBridge | 189:f392fc9709a3 | 38 | #define __STM32L4xx_HAL_SMBUS_H |
| AnnaBridge | 189:f392fc9709a3 | 39 | |
| AnnaBridge | 189:f392fc9709a3 | 40 | #ifdef __cplusplus |
| AnnaBridge | 189:f392fc9709a3 | 41 | extern "C" { |
| AnnaBridge | 189:f392fc9709a3 | 42 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 43 | |
| AnnaBridge | 189:f392fc9709a3 | 44 | /* Includes ------------------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 45 | #include "stm32l4xx_hal_def.h" |
| AnnaBridge | 189:f392fc9709a3 | 46 | |
| AnnaBridge | 189:f392fc9709a3 | 47 | /** @addtogroup STM32L4xx_HAL_Driver |
| AnnaBridge | 189:f392fc9709a3 | 48 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 49 | */ |
| AnnaBridge | 189:f392fc9709a3 | 50 | |
| AnnaBridge | 189:f392fc9709a3 | 51 | /** @addtogroup SMBUS |
| AnnaBridge | 189:f392fc9709a3 | 52 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 53 | */ |
| AnnaBridge | 189:f392fc9709a3 | 54 | |
| AnnaBridge | 189:f392fc9709a3 | 55 | /* Exported types ------------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 56 | /** @defgroup SMBUS_Exported_Types SMBUS Exported Types |
| AnnaBridge | 189:f392fc9709a3 | 57 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 58 | */ |
| AnnaBridge | 189:f392fc9709a3 | 59 | |
| AnnaBridge | 189:f392fc9709a3 | 60 | /** @defgroup SMBUS_Configuration_Structure_definition SMBUS Configuration Structure definition |
| AnnaBridge | 189:f392fc9709a3 | 61 | * @brief SMBUS Configuration Structure definition |
| AnnaBridge | 189:f392fc9709a3 | 62 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 63 | */ |
| AnnaBridge | 189:f392fc9709a3 | 64 | typedef struct |
| AnnaBridge | 189:f392fc9709a3 | 65 | { |
| AnnaBridge | 189:f392fc9709a3 | 66 | uint32_t Timing; /*!< Specifies the SMBUS_TIMINGR_register value. |
| AnnaBridge | 189:f392fc9709a3 | 67 | This parameter calculated by referring to SMBUS initialization |
| AnnaBridge | 189:f392fc9709a3 | 68 | section in Reference manual */ |
| AnnaBridge | 189:f392fc9709a3 | 69 | uint32_t AnalogFilter; /*!< Specifies if Analog Filter is enable or not. |
| AnnaBridge | 189:f392fc9709a3 | 70 | This parameter can be a value of @ref SMBUS_Analog_Filter */ |
| AnnaBridge | 189:f392fc9709a3 | 71 | |
| AnnaBridge | 189:f392fc9709a3 | 72 | uint32_t OwnAddress1; /*!< Specifies the first device own address. |
| AnnaBridge | 189:f392fc9709a3 | 73 | This parameter can be a 7-bit or 10-bit address. */ |
| AnnaBridge | 189:f392fc9709a3 | 74 | |
| AnnaBridge | 189:f392fc9709a3 | 75 | uint32_t AddressingMode; /*!< Specifies if 7-bit or 10-bit addressing mode for master is selected. |
| AnnaBridge | 189:f392fc9709a3 | 76 | This parameter can be a value of @ref SMBUS_addressing_mode */ |
| AnnaBridge | 189:f392fc9709a3 | 77 | |
| AnnaBridge | 189:f392fc9709a3 | 78 | uint32_t DualAddressMode; /*!< Specifies if dual addressing mode is selected. |
| AnnaBridge | 189:f392fc9709a3 | 79 | This parameter can be a value of @ref SMBUS_dual_addressing_mode */ |
| AnnaBridge | 189:f392fc9709a3 | 80 | |
| AnnaBridge | 189:f392fc9709a3 | 81 | uint32_t OwnAddress2; /*!< Specifies the second device own address if dual addressing mode is selected |
| AnnaBridge | 189:f392fc9709a3 | 82 | This parameter can be a 7-bit address. */ |
| AnnaBridge | 189:f392fc9709a3 | 83 | |
| AnnaBridge | 189:f392fc9709a3 | 84 | uint32_t OwnAddress2Masks; /*!< Specifies the acknoledge mask address second device own address if dual addressing mode is selected |
| AnnaBridge | 189:f392fc9709a3 | 85 | This parameter can be a value of @ref SMBUS_own_address2_masks. */ |
| AnnaBridge | 189:f392fc9709a3 | 86 | |
| AnnaBridge | 189:f392fc9709a3 | 87 | uint32_t GeneralCallMode; /*!< Specifies if general call mode is selected. |
| AnnaBridge | 189:f392fc9709a3 | 88 | This parameter can be a value of @ref SMBUS_general_call_addressing_mode. */ |
| AnnaBridge | 189:f392fc9709a3 | 89 | |
| AnnaBridge | 189:f392fc9709a3 | 90 | uint32_t NoStretchMode; /*!< Specifies if nostretch mode is selected. |
| AnnaBridge | 189:f392fc9709a3 | 91 | This parameter can be a value of @ref SMBUS_nostretch_mode */ |
| AnnaBridge | 189:f392fc9709a3 | 92 | |
| AnnaBridge | 189:f392fc9709a3 | 93 | uint32_t PacketErrorCheckMode; /*!< Specifies if Packet Error Check mode is selected. |
| AnnaBridge | 189:f392fc9709a3 | 94 | This parameter can be a value of @ref SMBUS_packet_error_check_mode */ |
| AnnaBridge | 189:f392fc9709a3 | 95 | |
| AnnaBridge | 189:f392fc9709a3 | 96 | uint32_t PeripheralMode; /*!< Specifies which mode of Periphal is selected. |
| AnnaBridge | 189:f392fc9709a3 | 97 | This parameter can be a value of @ref SMBUS_peripheral_mode */ |
| AnnaBridge | 189:f392fc9709a3 | 98 | |
| AnnaBridge | 189:f392fc9709a3 | 99 | uint32_t SMBusTimeout; /*!< Specifies the content of the 32 Bits SMBUS_TIMEOUT_register value. |
| AnnaBridge | 189:f392fc9709a3 | 100 | (Enable bits and different timeout values) |
| AnnaBridge | 189:f392fc9709a3 | 101 | This parameter calculated by referring to SMBUS initialization |
| AnnaBridge | 189:f392fc9709a3 | 102 | section in Reference manual */ |
| AnnaBridge | 189:f392fc9709a3 | 103 | } SMBUS_InitTypeDef; |
| AnnaBridge | 189:f392fc9709a3 | 104 | /** |
| AnnaBridge | 189:f392fc9709a3 | 105 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 106 | */ |
| AnnaBridge | 189:f392fc9709a3 | 107 | |
| AnnaBridge | 189:f392fc9709a3 | 108 | /** @defgroup HAL_state_definition HAL state definition |
| AnnaBridge | 189:f392fc9709a3 | 109 | * @brief HAL State definition |
| AnnaBridge | 189:f392fc9709a3 | 110 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 111 | */ |
| AnnaBridge | 189:f392fc9709a3 | 112 | #define HAL_SMBUS_STATE_RESET (0x00000000U) /*!< SMBUS not yet initialized or disabled */ |
| AnnaBridge | 189:f392fc9709a3 | 113 | #define HAL_SMBUS_STATE_READY (0x00000001U) /*!< SMBUS initialized and ready for use */ |
| AnnaBridge | 189:f392fc9709a3 | 114 | #define HAL_SMBUS_STATE_BUSY (0x00000002U) /*!< SMBUS internal process is ongoing */ |
| AnnaBridge | 189:f392fc9709a3 | 115 | #define HAL_SMBUS_STATE_MASTER_BUSY_TX (0x00000012U) /*!< Master Data Transmission process is ongoing */ |
| AnnaBridge | 189:f392fc9709a3 | 116 | #define HAL_SMBUS_STATE_MASTER_BUSY_RX (0x00000022U) /*!< Master Data Reception process is ongoing */ |
| AnnaBridge | 189:f392fc9709a3 | 117 | #define HAL_SMBUS_STATE_SLAVE_BUSY_TX (0x00000032U) /*!< Slave Data Transmission process is ongoing */ |
| AnnaBridge | 189:f392fc9709a3 | 118 | #define HAL_SMBUS_STATE_SLAVE_BUSY_RX (0x00000042U) /*!< Slave Data Reception process is ongoing */ |
| AnnaBridge | 189:f392fc9709a3 | 119 | #define HAL_SMBUS_STATE_TIMEOUT (0x00000003U) /*!< Timeout state */ |
| AnnaBridge | 189:f392fc9709a3 | 120 | #define HAL_SMBUS_STATE_ERROR (0x00000004U) /*!< Reception process is ongoing */ |
| AnnaBridge | 189:f392fc9709a3 | 121 | #define HAL_SMBUS_STATE_LISTEN (0x00000008U) /*!< Address Listen Mode is ongoing */ |
| AnnaBridge | 189:f392fc9709a3 | 122 | /** |
| AnnaBridge | 189:f392fc9709a3 | 123 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 124 | */ |
| AnnaBridge | 189:f392fc9709a3 | 125 | |
| AnnaBridge | 189:f392fc9709a3 | 126 | /** @defgroup SMBUS_Error_Code_definition SMBUS Error Code definition |
| AnnaBridge | 189:f392fc9709a3 | 127 | * @brief SMBUS Error Code definition |
| AnnaBridge | 189:f392fc9709a3 | 128 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 129 | */ |
| AnnaBridge | 189:f392fc9709a3 | 130 | #define HAL_SMBUS_ERROR_NONE (0x00000000U) /*!< No error */ |
| AnnaBridge | 189:f392fc9709a3 | 131 | #define HAL_SMBUS_ERROR_BERR (0x00000001U) /*!< BERR error */ |
| AnnaBridge | 189:f392fc9709a3 | 132 | #define HAL_SMBUS_ERROR_ARLO (0x00000002U) /*!< ARLO error */ |
| AnnaBridge | 189:f392fc9709a3 | 133 | #define HAL_SMBUS_ERROR_ACKF (0x00000004U) /*!< ACKF error */ |
| AnnaBridge | 189:f392fc9709a3 | 134 | #define HAL_SMBUS_ERROR_OVR (0x00000008U) /*!< OVR error */ |
| AnnaBridge | 189:f392fc9709a3 | 135 | #define HAL_SMBUS_ERROR_HALTIMEOUT (0x00000010U) /*!< Timeout error */ |
| AnnaBridge | 189:f392fc9709a3 | 136 | #define HAL_SMBUS_ERROR_BUSTIMEOUT (0x00000020U) /*!< Bus Timeout error */ |
| AnnaBridge | 189:f392fc9709a3 | 137 | #define HAL_SMBUS_ERROR_ALERT (0x00000040U) /*!< Alert error */ |
| AnnaBridge | 189:f392fc9709a3 | 138 | #define HAL_SMBUS_ERROR_PECERR (0x00000080U) /*!< PEC error */ |
| AnnaBridge | 189:f392fc9709a3 | 139 | /** |
| AnnaBridge | 189:f392fc9709a3 | 140 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 141 | */ |
| AnnaBridge | 189:f392fc9709a3 | 142 | |
| AnnaBridge | 189:f392fc9709a3 | 143 | /** @defgroup SMBUS_handle_Structure_definition SMBUS handle Structure definition |
| AnnaBridge | 189:f392fc9709a3 | 144 | * @brief SMBUS handle Structure definition |
| AnnaBridge | 189:f392fc9709a3 | 145 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 146 | */ |
| AnnaBridge | 189:f392fc9709a3 | 147 | typedef struct |
| AnnaBridge | 189:f392fc9709a3 | 148 | { |
| AnnaBridge | 189:f392fc9709a3 | 149 | I2C_TypeDef *Instance; /*!< SMBUS registers base address */ |
| AnnaBridge | 189:f392fc9709a3 | 150 | |
| AnnaBridge | 189:f392fc9709a3 | 151 | SMBUS_InitTypeDef Init; /*!< SMBUS communication parameters */ |
| AnnaBridge | 189:f392fc9709a3 | 152 | |
| AnnaBridge | 189:f392fc9709a3 | 153 | uint8_t *pBuffPtr; /*!< Pointer to SMBUS transfer buffer */ |
| AnnaBridge | 189:f392fc9709a3 | 154 | |
| AnnaBridge | 189:f392fc9709a3 | 155 | uint16_t XferSize; /*!< SMBUS transfer size */ |
| AnnaBridge | 189:f392fc9709a3 | 156 | |
| AnnaBridge | 189:f392fc9709a3 | 157 | __IO uint16_t XferCount; /*!< SMBUS transfer counter */ |
| AnnaBridge | 189:f392fc9709a3 | 158 | |
| AnnaBridge | 189:f392fc9709a3 | 159 | __IO uint32_t XferOptions; /*!< SMBUS transfer options */ |
| AnnaBridge | 189:f392fc9709a3 | 160 | |
| AnnaBridge | 189:f392fc9709a3 | 161 | __IO uint32_t PreviousState; /*!< SMBUS communication Previous state */ |
| AnnaBridge | 189:f392fc9709a3 | 162 | |
| AnnaBridge | 189:f392fc9709a3 | 163 | HAL_LockTypeDef Lock; /*!< SMBUS locking object */ |
| AnnaBridge | 189:f392fc9709a3 | 164 | |
| AnnaBridge | 189:f392fc9709a3 | 165 | __IO uint32_t State; /*!< SMBUS communication state */ |
| AnnaBridge | 189:f392fc9709a3 | 166 | |
| AnnaBridge | 189:f392fc9709a3 | 167 | __IO uint32_t ErrorCode; /*!< SMBUS Error code */ |
| AnnaBridge | 189:f392fc9709a3 | 168 | |
| AnnaBridge | 189:f392fc9709a3 | 169 | } SMBUS_HandleTypeDef; |
| AnnaBridge | 189:f392fc9709a3 | 170 | /** |
| AnnaBridge | 189:f392fc9709a3 | 171 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 172 | */ |
| AnnaBridge | 189:f392fc9709a3 | 173 | |
| AnnaBridge | 189:f392fc9709a3 | 174 | /** |
| AnnaBridge | 189:f392fc9709a3 | 175 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 176 | */ |
| AnnaBridge | 189:f392fc9709a3 | 177 | /* Exported constants --------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 178 | |
| AnnaBridge | 189:f392fc9709a3 | 179 | /** @defgroup SMBUS_Exported_Constants SMBUS Exported Constants |
| AnnaBridge | 189:f392fc9709a3 | 180 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 181 | */ |
| AnnaBridge | 189:f392fc9709a3 | 182 | |
| AnnaBridge | 189:f392fc9709a3 | 183 | /** @defgroup SMBUS_Analog_Filter SMBUS Analog Filter |
| AnnaBridge | 189:f392fc9709a3 | 184 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 185 | */ |
| AnnaBridge | 189:f392fc9709a3 | 186 | #define SMBUS_ANALOGFILTER_ENABLE (0x00000000U) |
| AnnaBridge | 189:f392fc9709a3 | 187 | #define SMBUS_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF |
| AnnaBridge | 189:f392fc9709a3 | 188 | /** |
| AnnaBridge | 189:f392fc9709a3 | 189 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 190 | */ |
| AnnaBridge | 189:f392fc9709a3 | 191 | |
| AnnaBridge | 189:f392fc9709a3 | 192 | /** @defgroup SMBUS_addressing_mode SMBUS addressing mode |
| AnnaBridge | 189:f392fc9709a3 | 193 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 194 | */ |
| AnnaBridge | 189:f392fc9709a3 | 195 | #define SMBUS_ADDRESSINGMODE_7BIT (0x00000001U) |
| AnnaBridge | 189:f392fc9709a3 | 196 | #define SMBUS_ADDRESSINGMODE_10BIT (0x00000002U) |
| AnnaBridge | 189:f392fc9709a3 | 197 | /** |
| AnnaBridge | 189:f392fc9709a3 | 198 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 199 | */ |
| AnnaBridge | 189:f392fc9709a3 | 200 | |
| AnnaBridge | 189:f392fc9709a3 | 201 | /** @defgroup SMBUS_dual_addressing_mode SMBUS dual addressing mode |
| AnnaBridge | 189:f392fc9709a3 | 202 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 203 | */ |
| AnnaBridge | 189:f392fc9709a3 | 204 | |
| AnnaBridge | 189:f392fc9709a3 | 205 | #define SMBUS_DUALADDRESS_DISABLE (0x00000000U) |
| AnnaBridge | 189:f392fc9709a3 | 206 | #define SMBUS_DUALADDRESS_ENABLE I2C_OAR2_OA2EN |
| AnnaBridge | 189:f392fc9709a3 | 207 | /** |
| AnnaBridge | 189:f392fc9709a3 | 208 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 209 | */ |
| AnnaBridge | 189:f392fc9709a3 | 210 | |
| AnnaBridge | 189:f392fc9709a3 | 211 | /** @defgroup SMBUS_own_address2_masks SMBUS ownaddress2 masks |
| AnnaBridge | 189:f392fc9709a3 | 212 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 213 | */ |
| AnnaBridge | 189:f392fc9709a3 | 214 | |
| AnnaBridge | 189:f392fc9709a3 | 215 | #define SMBUS_OA2_NOMASK ((uint8_t)0x00U) |
| AnnaBridge | 189:f392fc9709a3 | 216 | #define SMBUS_OA2_MASK01 ((uint8_t)0x01U) |
| AnnaBridge | 189:f392fc9709a3 | 217 | #define SMBUS_OA2_MASK02 ((uint8_t)0x02U) |
| AnnaBridge | 189:f392fc9709a3 | 218 | #define SMBUS_OA2_MASK03 ((uint8_t)0x03U) |
| AnnaBridge | 189:f392fc9709a3 | 219 | #define SMBUS_OA2_MASK04 ((uint8_t)0x04U) |
| AnnaBridge | 189:f392fc9709a3 | 220 | #define SMBUS_OA2_MASK05 ((uint8_t)0x05U) |
| AnnaBridge | 189:f392fc9709a3 | 221 | #define SMBUS_OA2_MASK06 ((uint8_t)0x06U) |
| AnnaBridge | 189:f392fc9709a3 | 222 | #define SMBUS_OA2_MASK07 ((uint8_t)0x07U) |
| AnnaBridge | 189:f392fc9709a3 | 223 | /** |
| AnnaBridge | 189:f392fc9709a3 | 224 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 225 | */ |
| AnnaBridge | 189:f392fc9709a3 | 226 | |
| AnnaBridge | 189:f392fc9709a3 | 227 | |
| AnnaBridge | 189:f392fc9709a3 | 228 | /** @defgroup SMBUS_general_call_addressing_mode SMBUS general call addressing mode |
| AnnaBridge | 189:f392fc9709a3 | 229 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 230 | */ |
| AnnaBridge | 189:f392fc9709a3 | 231 | #define SMBUS_GENERALCALL_DISABLE (0x00000000U) |
| AnnaBridge | 189:f392fc9709a3 | 232 | #define SMBUS_GENERALCALL_ENABLE I2C_CR1_GCEN |
| AnnaBridge | 189:f392fc9709a3 | 233 | /** |
| AnnaBridge | 189:f392fc9709a3 | 234 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 235 | */ |
| AnnaBridge | 189:f392fc9709a3 | 236 | |
| AnnaBridge | 189:f392fc9709a3 | 237 | /** @defgroup SMBUS_nostretch_mode SMBUS nostretch mode |
| AnnaBridge | 189:f392fc9709a3 | 238 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 239 | */ |
| AnnaBridge | 189:f392fc9709a3 | 240 | #define SMBUS_NOSTRETCH_DISABLE (0x00000000U) |
| AnnaBridge | 189:f392fc9709a3 | 241 | #define SMBUS_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH |
| AnnaBridge | 189:f392fc9709a3 | 242 | /** |
| AnnaBridge | 189:f392fc9709a3 | 243 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 244 | */ |
| AnnaBridge | 189:f392fc9709a3 | 245 | |
| AnnaBridge | 189:f392fc9709a3 | 246 | /** @defgroup SMBUS_packet_error_check_mode SMBUS packet error check mode |
| AnnaBridge | 189:f392fc9709a3 | 247 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 248 | */ |
| AnnaBridge | 189:f392fc9709a3 | 249 | #define SMBUS_PEC_DISABLE (0x00000000U) |
| AnnaBridge | 189:f392fc9709a3 | 250 | #define SMBUS_PEC_ENABLE I2C_CR1_PECEN |
| AnnaBridge | 189:f392fc9709a3 | 251 | /** |
| AnnaBridge | 189:f392fc9709a3 | 252 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 253 | */ |
| AnnaBridge | 189:f392fc9709a3 | 254 | |
| AnnaBridge | 189:f392fc9709a3 | 255 | /** @defgroup SMBUS_peripheral_mode SMBUS peripheral mode |
| AnnaBridge | 189:f392fc9709a3 | 256 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 257 | */ |
| AnnaBridge | 189:f392fc9709a3 | 258 | #define SMBUS_PERIPHERAL_MODE_SMBUS_HOST I2C_CR1_SMBHEN |
| AnnaBridge | 189:f392fc9709a3 | 259 | #define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE (0x00000000U) |
| AnnaBridge | 189:f392fc9709a3 | 260 | #define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP I2C_CR1_SMBDEN |
| AnnaBridge | 189:f392fc9709a3 | 261 | /** |
| AnnaBridge | 189:f392fc9709a3 | 262 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 263 | */ |
| AnnaBridge | 189:f392fc9709a3 | 264 | |
| AnnaBridge | 189:f392fc9709a3 | 265 | /** @defgroup SMBUS_ReloadEndMode_definition SMBUS ReloadEndMode definition |
| AnnaBridge | 189:f392fc9709a3 | 266 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 267 | */ |
| AnnaBridge | 189:f392fc9709a3 | 268 | |
| AnnaBridge | 189:f392fc9709a3 | 269 | #define SMBUS_SOFTEND_MODE (0x00000000U) |
| AnnaBridge | 189:f392fc9709a3 | 270 | #define SMBUS_RELOAD_MODE I2C_CR2_RELOAD |
| AnnaBridge | 189:f392fc9709a3 | 271 | #define SMBUS_AUTOEND_MODE I2C_CR2_AUTOEND |
| AnnaBridge | 189:f392fc9709a3 | 272 | #define SMBUS_SENDPEC_MODE I2C_CR2_PECBYTE |
| AnnaBridge | 189:f392fc9709a3 | 273 | /** |
| AnnaBridge | 189:f392fc9709a3 | 274 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 275 | */ |
| AnnaBridge | 189:f392fc9709a3 | 276 | |
| AnnaBridge | 189:f392fc9709a3 | 277 | /** @defgroup SMBUS_StartStopMode_definition SMBUS StartStopMode definition |
| AnnaBridge | 189:f392fc9709a3 | 278 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 279 | */ |
| AnnaBridge | 189:f392fc9709a3 | 280 | |
| AnnaBridge | 189:f392fc9709a3 | 281 | #define SMBUS_NO_STARTSTOP (0x00000000U) |
| AnnaBridge | 189:f392fc9709a3 | 282 | #define SMBUS_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 283 | #define SMBUS_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) |
| AnnaBridge | 189:f392fc9709a3 | 284 | #define SMBUS_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) |
| AnnaBridge | 189:f392fc9709a3 | 285 | /** |
| AnnaBridge | 189:f392fc9709a3 | 286 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 287 | */ |
| AnnaBridge | 189:f392fc9709a3 | 288 | |
| AnnaBridge | 189:f392fc9709a3 | 289 | /** @defgroup SMBUS_XferOptions_definition SMBUS XferOptions definition |
| AnnaBridge | 189:f392fc9709a3 | 290 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 291 | */ |
| AnnaBridge | 189:f392fc9709a3 | 292 | |
| AnnaBridge | 189:f392fc9709a3 | 293 | /* List of XferOptions in usage of : |
| AnnaBridge | 189:f392fc9709a3 | 294 | * 1- Restart condition when direction change |
| AnnaBridge | 189:f392fc9709a3 | 295 | * 2- No Restart condition in other use cases |
| AnnaBridge | 189:f392fc9709a3 | 296 | */ |
| AnnaBridge | 189:f392fc9709a3 | 297 | #define SMBUS_FIRST_FRAME SMBUS_SOFTEND_MODE |
| AnnaBridge | 189:f392fc9709a3 | 298 | #define SMBUS_NEXT_FRAME ((uint32_t)(SMBUS_RELOAD_MODE | SMBUS_SOFTEND_MODE)) |
| AnnaBridge | 189:f392fc9709a3 | 299 | #define SMBUS_FIRST_AND_LAST_FRAME_NO_PEC SMBUS_AUTOEND_MODE |
| AnnaBridge | 189:f392fc9709a3 | 300 | #define SMBUS_LAST_FRAME_NO_PEC SMBUS_AUTOEND_MODE |
| AnnaBridge | 189:f392fc9709a3 | 301 | #define SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) |
| AnnaBridge | 189:f392fc9709a3 | 302 | #define SMBUS_LAST_FRAME_WITH_PEC ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) |
| AnnaBridge | 189:f392fc9709a3 | 303 | |
| AnnaBridge | 189:f392fc9709a3 | 304 | /* List of XferOptions in usage of : |
| AnnaBridge | 189:f392fc9709a3 | 305 | * 1- Restart condition in all use cases (direction change or not) |
| AnnaBridge | 189:f392fc9709a3 | 306 | */ |
| AnnaBridge | 189:f392fc9709a3 | 307 | #define SMBUS_OTHER_FRAME_NO_PEC (0x000000AAU) |
| AnnaBridge | 189:f392fc9709a3 | 308 | #define SMBUS_OTHER_FRAME_WITH_PEC (0x0000AA00U) |
| AnnaBridge | 189:f392fc9709a3 | 309 | #define SMBUS_OTHER_AND_LAST_FRAME_NO_PEC (0x00AA0000U) |
| AnnaBridge | 189:f392fc9709a3 | 310 | #define SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC (0xAA000000U) |
| AnnaBridge | 189:f392fc9709a3 | 311 | /** |
| AnnaBridge | 189:f392fc9709a3 | 312 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 313 | */ |
| AnnaBridge | 189:f392fc9709a3 | 314 | |
| AnnaBridge | 189:f392fc9709a3 | 315 | /** @defgroup SMBUS_Interrupt_configuration_definition SMBUS Interrupt configuration definition |
| AnnaBridge | 189:f392fc9709a3 | 316 | * @brief SMBUS Interrupt definition |
| AnnaBridge | 189:f392fc9709a3 | 317 | * Elements values convention: 0xXXXXXXXX |
| AnnaBridge | 189:f392fc9709a3 | 318 | * - XXXXXXXX : Interrupt control mask |
| AnnaBridge | 189:f392fc9709a3 | 319 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 320 | */ |
| AnnaBridge | 189:f392fc9709a3 | 321 | #define SMBUS_IT_ERRI I2C_CR1_ERRIE |
| AnnaBridge | 189:f392fc9709a3 | 322 | #define SMBUS_IT_TCI I2C_CR1_TCIE |
| AnnaBridge | 189:f392fc9709a3 | 323 | #define SMBUS_IT_STOPI I2C_CR1_STOPIE |
| AnnaBridge | 189:f392fc9709a3 | 324 | #define SMBUS_IT_NACKI I2C_CR1_NACKIE |
| AnnaBridge | 189:f392fc9709a3 | 325 | #define SMBUS_IT_ADDRI I2C_CR1_ADDRIE |
| AnnaBridge | 189:f392fc9709a3 | 326 | #define SMBUS_IT_RXI I2C_CR1_RXIE |
| AnnaBridge | 189:f392fc9709a3 | 327 | #define SMBUS_IT_TXI I2C_CR1_TXIE |
| AnnaBridge | 189:f392fc9709a3 | 328 | #define SMBUS_IT_TX (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_TXI) |
| AnnaBridge | 189:f392fc9709a3 | 329 | #define SMBUS_IT_RX (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_NACKI | SMBUS_IT_RXI) |
| AnnaBridge | 189:f392fc9709a3 | 330 | #define SMBUS_IT_ALERT (SMBUS_IT_ERRI) |
| AnnaBridge | 189:f392fc9709a3 | 331 | #define SMBUS_IT_ADDR (SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI) |
| AnnaBridge | 189:f392fc9709a3 | 332 | /** |
| AnnaBridge | 189:f392fc9709a3 | 333 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 334 | */ |
| AnnaBridge | 189:f392fc9709a3 | 335 | |
| AnnaBridge | 189:f392fc9709a3 | 336 | /** @defgroup SMBUS_Flag_definition SMBUS Flag definition |
| AnnaBridge | 189:f392fc9709a3 | 337 | * @brief Flag definition |
| AnnaBridge | 189:f392fc9709a3 | 338 | * Elements values convention: 0xXXXXYYYY |
| AnnaBridge | 189:f392fc9709a3 | 339 | * - XXXXXXXX : Flag mask |
| AnnaBridge | 189:f392fc9709a3 | 340 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 341 | */ |
| AnnaBridge | 189:f392fc9709a3 | 342 | |
| AnnaBridge | 189:f392fc9709a3 | 343 | #define SMBUS_FLAG_TXE I2C_ISR_TXE |
| AnnaBridge | 189:f392fc9709a3 | 344 | #define SMBUS_FLAG_TXIS I2C_ISR_TXIS |
| AnnaBridge | 189:f392fc9709a3 | 345 | #define SMBUS_FLAG_RXNE I2C_ISR_RXNE |
| AnnaBridge | 189:f392fc9709a3 | 346 | #define SMBUS_FLAG_ADDR I2C_ISR_ADDR |
| AnnaBridge | 189:f392fc9709a3 | 347 | #define SMBUS_FLAG_AF I2C_ISR_NACKF |
| AnnaBridge | 189:f392fc9709a3 | 348 | #define SMBUS_FLAG_STOPF I2C_ISR_STOPF |
| AnnaBridge | 189:f392fc9709a3 | 349 | #define SMBUS_FLAG_TC I2C_ISR_TC |
| AnnaBridge | 189:f392fc9709a3 | 350 | #define SMBUS_FLAG_TCR I2C_ISR_TCR |
| AnnaBridge | 189:f392fc9709a3 | 351 | #define SMBUS_FLAG_BERR I2C_ISR_BERR |
| AnnaBridge | 189:f392fc9709a3 | 352 | #define SMBUS_FLAG_ARLO I2C_ISR_ARLO |
| AnnaBridge | 189:f392fc9709a3 | 353 | #define SMBUS_FLAG_OVR I2C_ISR_OVR |
| AnnaBridge | 189:f392fc9709a3 | 354 | #define SMBUS_FLAG_PECERR I2C_ISR_PECERR |
| AnnaBridge | 189:f392fc9709a3 | 355 | #define SMBUS_FLAG_TIMEOUT I2C_ISR_TIMEOUT |
| AnnaBridge | 189:f392fc9709a3 | 356 | #define SMBUS_FLAG_ALERT I2C_ISR_ALERT |
| AnnaBridge | 189:f392fc9709a3 | 357 | #define SMBUS_FLAG_BUSY I2C_ISR_BUSY |
| AnnaBridge | 189:f392fc9709a3 | 358 | #define SMBUS_FLAG_DIR I2C_ISR_DIR |
| AnnaBridge | 189:f392fc9709a3 | 359 | /** |
| AnnaBridge | 189:f392fc9709a3 | 360 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 361 | */ |
| AnnaBridge | 189:f392fc9709a3 | 362 | |
| AnnaBridge | 189:f392fc9709a3 | 363 | /** |
| AnnaBridge | 189:f392fc9709a3 | 364 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 365 | */ |
| AnnaBridge | 189:f392fc9709a3 | 366 | |
| AnnaBridge | 189:f392fc9709a3 | 367 | /* Exported macros ------------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 368 | /** @defgroup SMBUS_Exported_Macros SMBUS Exported Macros |
| AnnaBridge | 189:f392fc9709a3 | 369 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 370 | */ |
| AnnaBridge | 189:f392fc9709a3 | 371 | |
| AnnaBridge | 189:f392fc9709a3 | 372 | /** @brief Reset SMBUS handle state. |
| AnnaBridge | 189:f392fc9709a3 | 373 | * @param __HANDLE__ specifies the SMBUS Handle. |
| AnnaBridge | 189:f392fc9709a3 | 374 | * @retval None |
| AnnaBridge | 189:f392fc9709a3 | 375 | */ |
| AnnaBridge | 189:f392fc9709a3 | 376 | #define __HAL_SMBUS_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SMBUS_STATE_RESET) |
| AnnaBridge | 189:f392fc9709a3 | 377 | |
| AnnaBridge | 189:f392fc9709a3 | 378 | /** @brief Enable the specified SMBUS interrupts. |
| AnnaBridge | 189:f392fc9709a3 | 379 | * @param __HANDLE__ specifies the SMBUS Handle. |
| AnnaBridge | 189:f392fc9709a3 | 380 | * @param __INTERRUPT__ specifies the interrupt source to enable. |
| AnnaBridge | 189:f392fc9709a3 | 381 | * This parameter can be one of the following values: |
| AnnaBridge | 189:f392fc9709a3 | 382 | * @arg @ref SMBUS_IT_ERRI Errors interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 383 | * @arg @ref SMBUS_IT_TCI Transfer complete interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 384 | * @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 385 | * @arg @ref SMBUS_IT_NACKI NACK received interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 386 | * @arg @ref SMBUS_IT_ADDRI Address match interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 387 | * @arg @ref SMBUS_IT_RXI RX interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 388 | * @arg @ref SMBUS_IT_TXI TX interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 389 | * |
| AnnaBridge | 189:f392fc9709a3 | 390 | * @retval None |
| AnnaBridge | 189:f392fc9709a3 | 391 | */ |
| AnnaBridge | 189:f392fc9709a3 | 392 | #define __HAL_SMBUS_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__)) |
| AnnaBridge | 189:f392fc9709a3 | 393 | |
| AnnaBridge | 189:f392fc9709a3 | 394 | /** @brief Disable the specified SMBUS interrupts. |
| AnnaBridge | 189:f392fc9709a3 | 395 | * @param __HANDLE__ specifies the SMBUS Handle. |
| AnnaBridge | 189:f392fc9709a3 | 396 | * @param __INTERRUPT__ specifies the interrupt source to disable. |
| AnnaBridge | 189:f392fc9709a3 | 397 | * This parameter can be one of the following values: |
| AnnaBridge | 189:f392fc9709a3 | 398 | * @arg @ref SMBUS_IT_ERRI Errors interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 399 | * @arg @ref SMBUS_IT_TCI Transfer complete interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 400 | * @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 401 | * @arg @ref SMBUS_IT_NACKI NACK received interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 402 | * @arg @ref SMBUS_IT_ADDRI Address match interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 403 | * @arg @ref SMBUS_IT_RXI RX interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 404 | * @arg @ref SMBUS_IT_TXI TX interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 405 | * |
| AnnaBridge | 189:f392fc9709a3 | 406 | * @retval None |
| AnnaBridge | 189:f392fc9709a3 | 407 | */ |
| AnnaBridge | 189:f392fc9709a3 | 408 | #define __HAL_SMBUS_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__))) |
| AnnaBridge | 189:f392fc9709a3 | 409 | |
| AnnaBridge | 189:f392fc9709a3 | 410 | /** @brief Check whether the specified SMBUS interrupt source is enabled or not. |
| AnnaBridge | 189:f392fc9709a3 | 411 | * @param __HANDLE__ specifies the SMBUS Handle. |
| AnnaBridge | 189:f392fc9709a3 | 412 | * @param __INTERRUPT__ specifies the SMBUS interrupt source to check. |
| AnnaBridge | 189:f392fc9709a3 | 413 | * This parameter can be one of the following values: |
| AnnaBridge | 189:f392fc9709a3 | 414 | * @arg @ref SMBUS_IT_ERRI Errors interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 415 | * @arg @ref SMBUS_IT_TCI Transfer complete interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 416 | * @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 417 | * @arg @ref SMBUS_IT_NACKI NACK received interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 418 | * @arg @ref SMBUS_IT_ADDRI Address match interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 419 | * @arg @ref SMBUS_IT_RXI RX interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 420 | * @arg @ref SMBUS_IT_TXI TX interrupt enable |
| AnnaBridge | 189:f392fc9709a3 | 421 | * |
| AnnaBridge | 189:f392fc9709a3 | 422 | * @retval The new state of __IT__ (TRUE or FALSE). |
| AnnaBridge | 189:f392fc9709a3 | 423 | */ |
| AnnaBridge | 189:f392fc9709a3 | 424 | #define __HAL_SMBUS_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) |
| AnnaBridge | 189:f392fc9709a3 | 425 | |
| AnnaBridge | 189:f392fc9709a3 | 426 | /** @brief Check whether the specified SMBUS flag is set or not. |
| AnnaBridge | 189:f392fc9709a3 | 427 | * @param __HANDLE__ specifies the SMBUS Handle. |
| AnnaBridge | 189:f392fc9709a3 | 428 | * @param __FLAG__ specifies the flag to check. |
| AnnaBridge | 189:f392fc9709a3 | 429 | * This parameter can be one of the following values: |
| AnnaBridge | 189:f392fc9709a3 | 430 | * @arg @ref SMBUS_FLAG_TXE Transmit data register empty |
| AnnaBridge | 189:f392fc9709a3 | 431 | * @arg @ref SMBUS_FLAG_TXIS Transmit interrupt status |
| AnnaBridge | 189:f392fc9709a3 | 432 | * @arg @ref SMBUS_FLAG_RXNE Receive data register not empty |
| AnnaBridge | 189:f392fc9709a3 | 433 | * @arg @ref SMBUS_FLAG_ADDR Address matched (slave mode) |
| AnnaBridge | 189:f392fc9709a3 | 434 | * @arg @ref SMBUS_FLAG_AF NACK received flag |
| AnnaBridge | 189:f392fc9709a3 | 435 | * @arg @ref SMBUS_FLAG_STOPF STOP detection flag |
| AnnaBridge | 189:f392fc9709a3 | 436 | * @arg @ref SMBUS_FLAG_TC Transfer complete (master mode) |
| AnnaBridge | 189:f392fc9709a3 | 437 | * @arg @ref SMBUS_FLAG_TCR Transfer complete reload |
| AnnaBridge | 189:f392fc9709a3 | 438 | * @arg @ref SMBUS_FLAG_BERR Bus error |
| AnnaBridge | 189:f392fc9709a3 | 439 | * @arg @ref SMBUS_FLAG_ARLO Arbitration lost |
| AnnaBridge | 189:f392fc9709a3 | 440 | * @arg @ref SMBUS_FLAG_OVR Overrun/Underrun |
| AnnaBridge | 189:f392fc9709a3 | 441 | * @arg @ref SMBUS_FLAG_PECERR PEC error in reception |
| AnnaBridge | 189:f392fc9709a3 | 442 | * @arg @ref SMBUS_FLAG_TIMEOUT Timeout or Tlow detection flag |
| AnnaBridge | 189:f392fc9709a3 | 443 | * @arg @ref SMBUS_FLAG_ALERT SMBus alert |
| AnnaBridge | 189:f392fc9709a3 | 444 | * @arg @ref SMBUS_FLAG_BUSY Bus busy |
| AnnaBridge | 189:f392fc9709a3 | 445 | * @arg @ref SMBUS_FLAG_DIR Transfer direction (slave mode) |
| AnnaBridge | 189:f392fc9709a3 | 446 | * |
| AnnaBridge | 189:f392fc9709a3 | 447 | * @retval The new state of __FLAG__ (TRUE or FALSE). |
| AnnaBridge | 189:f392fc9709a3 | 448 | */ |
| AnnaBridge | 189:f392fc9709a3 | 449 | #define SMBUS_FLAG_MASK (0x0001FFFFU) |
| AnnaBridge | 189:f392fc9709a3 | 450 | #define __HAL_SMBUS_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & ((__FLAG__) & SMBUS_FLAG_MASK)) == ((__FLAG__) & SMBUS_FLAG_MASK))) |
| AnnaBridge | 189:f392fc9709a3 | 451 | |
| AnnaBridge | 189:f392fc9709a3 | 452 | /** @brief Clear the SMBUS pending flags which are cleared by writing 1 in a specific bit. |
| AnnaBridge | 189:f392fc9709a3 | 453 | * @param __HANDLE__ specifies the SMBUS Handle. |
| AnnaBridge | 189:f392fc9709a3 | 454 | * @param __FLAG__ specifies the flag to clear. |
| AnnaBridge | 189:f392fc9709a3 | 455 | * This parameter can be any combination of the following values: |
| AnnaBridge | 189:f392fc9709a3 | 456 | * @arg @ref SMBUS_FLAG_ADDR Address matched (slave mode) |
| AnnaBridge | 189:f392fc9709a3 | 457 | * @arg @ref SMBUS_FLAG_AF NACK received flag |
| AnnaBridge | 189:f392fc9709a3 | 458 | * @arg @ref SMBUS_FLAG_STOPF STOP detection flag |
| AnnaBridge | 189:f392fc9709a3 | 459 | * @arg @ref SMBUS_FLAG_BERR Bus error |
| AnnaBridge | 189:f392fc9709a3 | 460 | * @arg @ref SMBUS_FLAG_ARLO Arbitration lost |
| AnnaBridge | 189:f392fc9709a3 | 461 | * @arg @ref SMBUS_FLAG_OVR Overrun/Underrun |
| AnnaBridge | 189:f392fc9709a3 | 462 | * @arg @ref SMBUS_FLAG_PECERR PEC error in reception |
| AnnaBridge | 189:f392fc9709a3 | 463 | * @arg @ref SMBUS_FLAG_TIMEOUT Timeout or Tlow detection flag |
| AnnaBridge | 189:f392fc9709a3 | 464 | * @arg @ref SMBUS_FLAG_ALERT SMBus alert |
| AnnaBridge | 189:f392fc9709a3 | 465 | * |
| AnnaBridge | 189:f392fc9709a3 | 466 | * @retval None |
| AnnaBridge | 189:f392fc9709a3 | 467 | */ |
| AnnaBridge | 189:f392fc9709a3 | 468 | #define __HAL_SMBUS_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) |
| AnnaBridge | 189:f392fc9709a3 | 469 | |
| AnnaBridge | 189:f392fc9709a3 | 470 | /** @brief Enable the specified SMBUS peripheral. |
| AnnaBridge | 189:f392fc9709a3 | 471 | * @param __HANDLE__ specifies the SMBUS Handle. |
| AnnaBridge | 189:f392fc9709a3 | 472 | * @retval None |
| AnnaBridge | 189:f392fc9709a3 | 473 | */ |
| AnnaBridge | 189:f392fc9709a3 | 474 | #define __HAL_SMBUS_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) |
| AnnaBridge | 189:f392fc9709a3 | 475 | |
| AnnaBridge | 189:f392fc9709a3 | 476 | /** @brief Disable the specified SMBUS peripheral. |
| AnnaBridge | 189:f392fc9709a3 | 477 | * @param __HANDLE__ specifies the SMBUS Handle. |
| AnnaBridge | 189:f392fc9709a3 | 478 | * @retval None |
| AnnaBridge | 189:f392fc9709a3 | 479 | */ |
| AnnaBridge | 189:f392fc9709a3 | 480 | #define __HAL_SMBUS_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) |
| AnnaBridge | 189:f392fc9709a3 | 481 | |
| AnnaBridge | 189:f392fc9709a3 | 482 | /** @brief Generate a Non-Acknowledge SMBUS peripheral in Slave mode. |
| AnnaBridge | 189:f392fc9709a3 | 483 | * @param __HANDLE__ specifies the SMBUS Handle. |
| AnnaBridge | 189:f392fc9709a3 | 484 | * @retval None |
| AnnaBridge | 189:f392fc9709a3 | 485 | */ |
| AnnaBridge | 189:f392fc9709a3 | 486 | #define __HAL_SMBUS_GENERATE_NACK(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK)) |
| AnnaBridge | 189:f392fc9709a3 | 487 | |
| AnnaBridge | 189:f392fc9709a3 | 488 | /** |
| AnnaBridge | 189:f392fc9709a3 | 489 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 490 | */ |
| AnnaBridge | 189:f392fc9709a3 | 491 | |
| AnnaBridge | 189:f392fc9709a3 | 492 | |
| AnnaBridge | 189:f392fc9709a3 | 493 | /* Private constants ---------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 494 | |
| AnnaBridge | 189:f392fc9709a3 | 495 | /* Private macros ------------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 496 | /** @defgroup SMBUS_Private_Macro SMBUS Private Macros |
| AnnaBridge | 189:f392fc9709a3 | 497 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 498 | */ |
| AnnaBridge | 189:f392fc9709a3 | 499 | |
| AnnaBridge | 189:f392fc9709a3 | 500 | #define IS_SMBUS_ANALOG_FILTER(FILTER) (((FILTER) == SMBUS_ANALOGFILTER_ENABLE) || \ |
| AnnaBridge | 189:f392fc9709a3 | 501 | ((FILTER) == SMBUS_ANALOGFILTER_DISABLE)) |
| AnnaBridge | 189:f392fc9709a3 | 502 | |
| AnnaBridge | 189:f392fc9709a3 | 503 | #define IS_SMBUS_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000FU) |
| AnnaBridge | 189:f392fc9709a3 | 504 | |
| AnnaBridge | 189:f392fc9709a3 | 505 | #define IS_SMBUS_ADDRESSING_MODE(MODE) (((MODE) == SMBUS_ADDRESSINGMODE_7BIT) || \ |
| AnnaBridge | 189:f392fc9709a3 | 506 | ((MODE) == SMBUS_ADDRESSINGMODE_10BIT)) |
| AnnaBridge | 189:f392fc9709a3 | 507 | |
| AnnaBridge | 189:f392fc9709a3 | 508 | #define IS_SMBUS_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == SMBUS_DUALADDRESS_DISABLE) || \ |
| AnnaBridge | 189:f392fc9709a3 | 509 | ((ADDRESS) == SMBUS_DUALADDRESS_ENABLE)) |
| AnnaBridge | 189:f392fc9709a3 | 510 | |
| AnnaBridge | 189:f392fc9709a3 | 511 | #define IS_SMBUS_OWN_ADDRESS2_MASK(MASK) (((MASK) == SMBUS_OA2_NOMASK) || \ |
| AnnaBridge | 189:f392fc9709a3 | 512 | ((MASK) == SMBUS_OA2_MASK01) || \ |
| AnnaBridge | 189:f392fc9709a3 | 513 | ((MASK) == SMBUS_OA2_MASK02) || \ |
| AnnaBridge | 189:f392fc9709a3 | 514 | ((MASK) == SMBUS_OA2_MASK03) || \ |
| AnnaBridge | 189:f392fc9709a3 | 515 | ((MASK) == SMBUS_OA2_MASK04) || \ |
| AnnaBridge | 189:f392fc9709a3 | 516 | ((MASK) == SMBUS_OA2_MASK05) || \ |
| AnnaBridge | 189:f392fc9709a3 | 517 | ((MASK) == SMBUS_OA2_MASK06) || \ |
| AnnaBridge | 189:f392fc9709a3 | 518 | ((MASK) == SMBUS_OA2_MASK07)) |
| AnnaBridge | 189:f392fc9709a3 | 519 | |
| AnnaBridge | 189:f392fc9709a3 | 520 | #define IS_SMBUS_GENERAL_CALL(CALL) (((CALL) == SMBUS_GENERALCALL_DISABLE) || \ |
| AnnaBridge | 189:f392fc9709a3 | 521 | ((CALL) == SMBUS_GENERALCALL_ENABLE)) |
| AnnaBridge | 189:f392fc9709a3 | 522 | |
| AnnaBridge | 189:f392fc9709a3 | 523 | #define IS_SMBUS_NO_STRETCH(STRETCH) (((STRETCH) == SMBUS_NOSTRETCH_DISABLE) || \ |
| AnnaBridge | 189:f392fc9709a3 | 524 | ((STRETCH) == SMBUS_NOSTRETCH_ENABLE)) |
| AnnaBridge | 189:f392fc9709a3 | 525 | |
| AnnaBridge | 189:f392fc9709a3 | 526 | #define IS_SMBUS_PEC(PEC) (((PEC) == SMBUS_PEC_DISABLE) || \ |
| AnnaBridge | 189:f392fc9709a3 | 527 | ((PEC) == SMBUS_PEC_ENABLE)) |
| AnnaBridge | 189:f392fc9709a3 | 528 | |
| AnnaBridge | 189:f392fc9709a3 | 529 | #define IS_SMBUS_PERIPHERAL_MODE(MODE) (((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_HOST) || \ |
| AnnaBridge | 189:f392fc9709a3 | 530 | ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \ |
| AnnaBridge | 189:f392fc9709a3 | 531 | ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP)) |
| AnnaBridge | 189:f392fc9709a3 | 532 | |
| AnnaBridge | 189:f392fc9709a3 | 533 | #define IS_SMBUS_TRANSFER_MODE(MODE) (((MODE) == SMBUS_RELOAD_MODE) || \ |
| AnnaBridge | 189:f392fc9709a3 | 534 | ((MODE) == SMBUS_AUTOEND_MODE) || \ |
| AnnaBridge | 189:f392fc9709a3 | 535 | ((MODE) == SMBUS_SOFTEND_MODE) || \ |
| AnnaBridge | 189:f392fc9709a3 | 536 | ((MODE) == SMBUS_SENDPEC_MODE) || \ |
| AnnaBridge | 189:f392fc9709a3 | 537 | ((MODE) == (SMBUS_RELOAD_MODE | SMBUS_SENDPEC_MODE)) || \ |
| AnnaBridge | 189:f392fc9709a3 | 538 | ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) || \ |
| AnnaBridge | 189:f392fc9709a3 | 539 | ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_RELOAD_MODE)) || \ |
| AnnaBridge | 189:f392fc9709a3 | 540 | ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE | SMBUS_RELOAD_MODE ))) |
| AnnaBridge | 189:f392fc9709a3 | 541 | |
| AnnaBridge | 189:f392fc9709a3 | 542 | |
| AnnaBridge | 189:f392fc9709a3 | 543 | #define IS_SMBUS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == SMBUS_GENERATE_STOP) || \ |
| AnnaBridge | 189:f392fc9709a3 | 544 | ((REQUEST) == SMBUS_GENERATE_START_READ) || \ |
| AnnaBridge | 189:f392fc9709a3 | 545 | ((REQUEST) == SMBUS_GENERATE_START_WRITE) || \ |
| AnnaBridge | 189:f392fc9709a3 | 546 | ((REQUEST) == SMBUS_NO_STARTSTOP)) |
| AnnaBridge | 189:f392fc9709a3 | 547 | |
| AnnaBridge | 189:f392fc9709a3 | 548 | |
| AnnaBridge | 189:f392fc9709a3 | 549 | #define IS_SMBUS_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == SMBUS_FIRST_FRAME) || \ |
| AnnaBridge | 189:f392fc9709a3 | 550 | ((REQUEST) == SMBUS_NEXT_FRAME) || \ |
| AnnaBridge | 189:f392fc9709a3 | 551 | ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_NO_PEC) || \ |
| AnnaBridge | 189:f392fc9709a3 | 552 | ((REQUEST) == SMBUS_LAST_FRAME_NO_PEC) || \ |
| AnnaBridge | 189:f392fc9709a3 | 553 | ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC) || \ |
| AnnaBridge | 189:f392fc9709a3 | 554 | ((REQUEST) == SMBUS_LAST_FRAME_WITH_PEC) || \ |
| AnnaBridge | 189:f392fc9709a3 | 555 | IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST)) |
| AnnaBridge | 189:f392fc9709a3 | 556 | |
| AnnaBridge | 189:f392fc9709a3 | 557 | #define IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == SMBUS_OTHER_FRAME_NO_PEC) || \ |
| AnnaBridge | 189:f392fc9709a3 | 558 | ((REQUEST) == SMBUS_OTHER_AND_LAST_FRAME_NO_PEC) || \ |
| AnnaBridge | 189:f392fc9709a3 | 559 | ((REQUEST) == SMBUS_OTHER_FRAME_WITH_PEC) || \ |
| AnnaBridge | 189:f392fc9709a3 | 560 | ((REQUEST) == SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC)) |
| AnnaBridge | 189:f392fc9709a3 | 561 | |
| AnnaBridge | 189:f392fc9709a3 | 562 | #define SMBUS_RESET_CR1(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= (uint32_t)~((uint32_t)(I2C_CR1_SMBHEN | I2C_CR1_SMBDEN | I2C_CR1_PECEN))) |
| AnnaBridge | 189:f392fc9709a3 | 563 | #define SMBUS_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_RD_WRN))) |
| AnnaBridge | 189:f392fc9709a3 | 564 | |
| AnnaBridge | 189:f392fc9709a3 | 565 | #define SMBUS_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == SMBUS_ADDRESSINGMODE_7BIT) ? (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & (~I2C_CR2_RD_WRN)) : \ |
| AnnaBridge | 189:f392fc9709a3 | 566 | (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_ADD10) | (I2C_CR2_START)) & (~I2C_CR2_RD_WRN))) |
| AnnaBridge | 189:f392fc9709a3 | 567 | |
| AnnaBridge | 189:f392fc9709a3 | 568 | #define SMBUS_GET_ADDR_MATCH(__HANDLE__) (((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) >> 17U) |
| AnnaBridge | 189:f392fc9709a3 | 569 | #define SMBUS_GET_DIR(__HANDLE__) (((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) >> 16U) |
| AnnaBridge | 189:f392fc9709a3 | 570 | #define SMBUS_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND) |
| AnnaBridge | 189:f392fc9709a3 | 571 | #define SMBUS_GET_PEC_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_PECBYTE) |
| AnnaBridge | 189:f392fc9709a3 | 572 | #define SMBUS_GET_ALERT_ENABLED(__HANDLE__) ((__HANDLE__)->Instance->CR1 & I2C_CR1_ALERTEN) |
| AnnaBridge | 189:f392fc9709a3 | 573 | |
| AnnaBridge | 189:f392fc9709a3 | 574 | #define SMBUS_GET_ISR_REG(__HANDLE__) ((__HANDLE__)->Instance->ISR) |
| AnnaBridge | 189:f392fc9709a3 | 575 | #define SMBUS_CHECK_FLAG(__ISR__, __FLAG__) ((((__ISR__) & ((__FLAG__) & SMBUS_FLAG_MASK)) == ((__FLAG__) & SMBUS_FLAG_MASK))) |
| AnnaBridge | 189:f392fc9709a3 | 576 | |
| AnnaBridge | 189:f392fc9709a3 | 577 | #define IS_SMBUS_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x000003FFU) |
| AnnaBridge | 189:f392fc9709a3 | 578 | #define IS_SMBUS_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU) |
| AnnaBridge | 189:f392fc9709a3 | 579 | |
| AnnaBridge | 189:f392fc9709a3 | 580 | /** |
| AnnaBridge | 189:f392fc9709a3 | 581 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 582 | */ |
| AnnaBridge | 189:f392fc9709a3 | 583 | |
| AnnaBridge | 189:f392fc9709a3 | 584 | /* Exported functions --------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 585 | /** @addtogroup SMBUS_Exported_Functions SMBUS Exported Functions |
| AnnaBridge | 189:f392fc9709a3 | 586 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 587 | */ |
| AnnaBridge | 189:f392fc9709a3 | 588 | |
| AnnaBridge | 189:f392fc9709a3 | 589 | /** @addtogroup SMBUS_Exported_Functions_Group1 Initialization and de-initialization functions |
| AnnaBridge | 189:f392fc9709a3 | 590 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 591 | */ |
| AnnaBridge | 189:f392fc9709a3 | 592 | |
| AnnaBridge | 189:f392fc9709a3 | 593 | /* Initialization and de-initialization functions **********************************/ |
| AnnaBridge | 189:f392fc9709a3 | 594 | HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 595 | HAL_StatusTypeDef HAL_SMBUS_DeInit(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 596 | void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 597 | void HAL_SMBUS_MspDeInit(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 598 | HAL_StatusTypeDef HAL_SMBUS_ConfigAnalogFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t AnalogFilter); |
| AnnaBridge | 189:f392fc9709a3 | 599 | HAL_StatusTypeDef HAL_SMBUS_ConfigDigitalFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t DigitalFilter); |
| AnnaBridge | 189:f392fc9709a3 | 600 | |
| AnnaBridge | 189:f392fc9709a3 | 601 | /** |
| AnnaBridge | 189:f392fc9709a3 | 602 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 603 | */ |
| AnnaBridge | 189:f392fc9709a3 | 604 | |
| AnnaBridge | 189:f392fc9709a3 | 605 | /** @addtogroup SMBUS_Exported_Functions_Group2 Input and Output operation functions |
| AnnaBridge | 189:f392fc9709a3 | 606 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 607 | */ |
| AnnaBridge | 189:f392fc9709a3 | 608 | |
| AnnaBridge | 189:f392fc9709a3 | 609 | /* IO operation functions *****************************************************/ |
| AnnaBridge | 189:f392fc9709a3 | 610 | /** @addtogroup Blocking_mode_Polling Blocking mode Polling |
| AnnaBridge | 189:f392fc9709a3 | 611 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 612 | */ |
| AnnaBridge | 189:f392fc9709a3 | 613 | /******* Blocking mode: Polling */ |
| AnnaBridge | 189:f392fc9709a3 | 614 | HAL_StatusTypeDef HAL_SMBUS_IsDeviceReady(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout); |
| AnnaBridge | 189:f392fc9709a3 | 615 | /** |
| AnnaBridge | 189:f392fc9709a3 | 616 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 617 | */ |
| AnnaBridge | 189:f392fc9709a3 | 618 | |
| AnnaBridge | 189:f392fc9709a3 | 619 | /** @addtogroup Non-Blocking_mode_Interrupt Non-Blocking mode Interrupt |
| AnnaBridge | 189:f392fc9709a3 | 620 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 621 | */ |
| AnnaBridge | 189:f392fc9709a3 | 622 | /******* Non-Blocking mode: Interrupt */ |
| AnnaBridge | 189:f392fc9709a3 | 623 | HAL_StatusTypeDef HAL_SMBUS_Master_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions); |
| AnnaBridge | 189:f392fc9709a3 | 624 | HAL_StatusTypeDef HAL_SMBUS_Master_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions); |
| AnnaBridge | 189:f392fc9709a3 | 625 | HAL_StatusTypeDef HAL_SMBUS_Master_Abort_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress); |
| AnnaBridge | 189:f392fc9709a3 | 626 | HAL_StatusTypeDef HAL_SMBUS_Slave_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions); |
| AnnaBridge | 189:f392fc9709a3 | 627 | HAL_StatusTypeDef HAL_SMBUS_Slave_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions); |
| AnnaBridge | 189:f392fc9709a3 | 628 | |
| AnnaBridge | 189:f392fc9709a3 | 629 | HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 630 | HAL_StatusTypeDef HAL_SMBUS_DisableAlert_IT(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 631 | HAL_StatusTypeDef HAL_SMBUS_EnableListen_IT(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 632 | HAL_StatusTypeDef HAL_SMBUS_DisableListen_IT(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 633 | /** |
| AnnaBridge | 189:f392fc9709a3 | 634 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 635 | */ |
| AnnaBridge | 189:f392fc9709a3 | 636 | |
| AnnaBridge | 189:f392fc9709a3 | 637 | /** @addtogroup SMBUS_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks |
| AnnaBridge | 189:f392fc9709a3 | 638 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 639 | */ |
| AnnaBridge | 189:f392fc9709a3 | 640 | /******* SMBUS IRQHandler and Callbacks used in non blocking modes (Interrupt) */ |
| AnnaBridge | 189:f392fc9709a3 | 641 | void HAL_SMBUS_EV_IRQHandler(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 642 | void HAL_SMBUS_ER_IRQHandler(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 643 | void HAL_SMBUS_MasterTxCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 644 | void HAL_SMBUS_MasterRxCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 645 | void HAL_SMBUS_SlaveTxCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 646 | void HAL_SMBUS_SlaveRxCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 647 | void HAL_SMBUS_AddrCallback(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, uint16_t AddrMatchCode); |
| AnnaBridge | 189:f392fc9709a3 | 648 | void HAL_SMBUS_ListenCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 649 | void HAL_SMBUS_ErrorCallback(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 650 | |
| AnnaBridge | 189:f392fc9709a3 | 651 | /** |
| AnnaBridge | 189:f392fc9709a3 | 652 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 653 | */ |
| AnnaBridge | 189:f392fc9709a3 | 654 | |
| AnnaBridge | 189:f392fc9709a3 | 655 | /** @addtogroup SMBUS_Exported_Functions_Group3 Peripheral State and Errors functions |
| AnnaBridge | 189:f392fc9709a3 | 656 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 657 | */ |
| AnnaBridge | 189:f392fc9709a3 | 658 | |
| AnnaBridge | 189:f392fc9709a3 | 659 | /* Peripheral State and Errors functions **************************************************/ |
| AnnaBridge | 189:f392fc9709a3 | 660 | uint32_t HAL_SMBUS_GetState(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 661 | uint32_t HAL_SMBUS_GetError(SMBUS_HandleTypeDef *hsmbus); |
| AnnaBridge | 189:f392fc9709a3 | 662 | |
| AnnaBridge | 189:f392fc9709a3 | 663 | /** |
| AnnaBridge | 189:f392fc9709a3 | 664 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 665 | */ |
| AnnaBridge | 189:f392fc9709a3 | 666 | |
| AnnaBridge | 189:f392fc9709a3 | 667 | /** |
| AnnaBridge | 189:f392fc9709a3 | 668 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 669 | */ |
| AnnaBridge | 189:f392fc9709a3 | 670 | |
| AnnaBridge | 189:f392fc9709a3 | 671 | /* Private Functions ---------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 672 | /** @defgroup SMBUS_Private_Functions SMBUS Private Functions |
| AnnaBridge | 189:f392fc9709a3 | 673 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 674 | */ |
| AnnaBridge | 189:f392fc9709a3 | 675 | /* Private functions are defined in stm32l4xx_hal_smbus.c file */ |
| AnnaBridge | 189:f392fc9709a3 | 676 | /** |
| AnnaBridge | 189:f392fc9709a3 | 677 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 678 | */ |
| AnnaBridge | 189:f392fc9709a3 | 679 | |
| AnnaBridge | 189:f392fc9709a3 | 680 | /** |
| AnnaBridge | 189:f392fc9709a3 | 681 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 682 | */ |
| AnnaBridge | 189:f392fc9709a3 | 683 | |
| AnnaBridge | 189:f392fc9709a3 | 684 | /** |
| AnnaBridge | 189:f392fc9709a3 | 685 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 686 | */ |
| AnnaBridge | 189:f392fc9709a3 | 687 | |
| AnnaBridge | 189:f392fc9709a3 | 688 | /** |
| AnnaBridge | 189:f392fc9709a3 | 689 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 690 | */ |
| AnnaBridge | 189:f392fc9709a3 | 691 | |
| AnnaBridge | 189:f392fc9709a3 | 692 | #ifdef __cplusplus |
| AnnaBridge | 189:f392fc9709a3 | 693 | } |
| AnnaBridge | 189:f392fc9709a3 | 694 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 695 | |
| AnnaBridge | 189:f392fc9709a3 | 696 | |
| AnnaBridge | 189:f392fc9709a3 | 697 | #endif /* __STM32L4xx_HAL_SMBUS_H */ |
| AnnaBridge | 189:f392fc9709a3 | 698 | |
| AnnaBridge | 189:f392fc9709a3 | 699 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |
