mbed official / mbed-dev

mbed library sources. Supersedes mbed-src.

Dependents:   Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more

cmsis/BUILD/mbed/TARGET_DISCO_L496AG/TOOLCHAIN_ARM_STD/stm32l4xx_hal_nor.h@189:f392fc9709a3, 2019-02-20 (annotated)

Committer:
AnnaBridge
Date:
Wed Feb 20 22:31:08 2019 +0000
Revision:
189:f392fc9709a3
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 189:f392fc9709a3 1 /**
AnnaBridge 189:f392fc9709a3 2 ******************************************************************************
AnnaBridge 189:f392fc9709a3 3 * @file stm32l4xx_hal_nor.h
AnnaBridge 189:f392fc9709a3 4 * @author MCD Application Team
AnnaBridge 189:f392fc9709a3 5 * @brief Header file of NOR HAL module.
AnnaBridge 189:f392fc9709a3 6 ******************************************************************************
AnnaBridge 189:f392fc9709a3 7 * @attention
AnnaBridge 189:f392fc9709a3 8 *
AnnaBridge 189:f392fc9709a3 9 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
AnnaBridge 189:f392fc9709a3 10 *
AnnaBridge 189:f392fc9709a3 11 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 189:f392fc9709a3 12 * are permitted provided that the following conditions are met:
AnnaBridge 189:f392fc9709a3 13 * 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge 189:f392fc9709a3 14 * this list of conditions and the following disclaimer.
AnnaBridge 189:f392fc9709a3 15 * 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge 189:f392fc9709a3 16 * this list of conditions and the following disclaimer in the documentation
AnnaBridge 189:f392fc9709a3 17 * and/or other materials provided with the distribution.
AnnaBridge 189:f392fc9709a3 18 * 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge 189:f392fc9709a3 19 * may be used to endorse or promote products derived from this software
AnnaBridge 189:f392fc9709a3 20 * without specific prior written permission.
AnnaBridge 189:f392fc9709a3 21 *
AnnaBridge 189:f392fc9709a3 22 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge 189:f392fc9709a3 23 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge 189:f392fc9709a3 24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 189:f392fc9709a3 25 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge 189:f392fc9709a3 26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge 189:f392fc9709a3 27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge 189:f392fc9709a3 28 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge 189:f392fc9709a3 29 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge 189:f392fc9709a3 30 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge 189:f392fc9709a3 31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 189:f392fc9709a3 32 *
AnnaBridge 189:f392fc9709a3 33 ******************************************************************************
AnnaBridge 189:f392fc9709a3 34 */
AnnaBridge 189:f392fc9709a3 35
AnnaBridge 189:f392fc9709a3 36 /* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge 189:f392fc9709a3 37 #ifndef __STM32L4xx_HAL_NOR_H
AnnaBridge 189:f392fc9709a3 38 #define __STM32L4xx_HAL_NOR_H
AnnaBridge 189:f392fc9709a3 39
AnnaBridge 189:f392fc9709a3 40 #ifdef __cplusplus
AnnaBridge 189:f392fc9709a3 41 extern "C" {
AnnaBridge 189:f392fc9709a3 42 #endif
AnnaBridge 189:f392fc9709a3 43
AnnaBridge 189:f392fc9709a3 44 #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
AnnaBridge 189:f392fc9709a3 45 defined(STM32L496xx) || defined(STM32L4A6xx) || \
AnnaBridge 189:f392fc9709a3 46 defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
AnnaBridge 189:f392fc9709a3 47
AnnaBridge 189:f392fc9709a3 48 /* Includes ------------------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 49 #include "stm32l4xx_ll_fmc.h"
AnnaBridge 189:f392fc9709a3 50
AnnaBridge 189:f392fc9709a3 51
AnnaBridge 189:f392fc9709a3 52 /** @addtogroup STM32L4xx_HAL_Driver
AnnaBridge 189:f392fc9709a3 53 * @{
AnnaBridge 189:f392fc9709a3 54 */
AnnaBridge 189:f392fc9709a3 55
AnnaBridge 189:f392fc9709a3 56 /** @addtogroup NOR
AnnaBridge 189:f392fc9709a3 57 * @{
AnnaBridge 189:f392fc9709a3 58 */
AnnaBridge 189:f392fc9709a3 59
AnnaBridge 189:f392fc9709a3 60 /** @addtogroup NOR_Private_Constants
AnnaBridge 189:f392fc9709a3 61 * @{
AnnaBridge 189:f392fc9709a3 62 */
AnnaBridge 189:f392fc9709a3 63
AnnaBridge 189:f392fc9709a3 64 /* NOR device IDs addresses */
AnnaBridge 189:f392fc9709a3 65 #define MC_ADDRESS ((uint16_t)0x0000)
AnnaBridge 189:f392fc9709a3 66 #define DEVICE_CODE1_ADDR ((uint16_t)0x0001)
AnnaBridge 189:f392fc9709a3 67 #define DEVICE_CODE2_ADDR ((uint16_t)0x000E)
AnnaBridge 189:f392fc9709a3 68 #define DEVICE_CODE3_ADDR ((uint16_t)0x000F)
AnnaBridge 189:f392fc9709a3 69
AnnaBridge 189:f392fc9709a3 70 /* NOR CFI IDs addresses */
AnnaBridge 189:f392fc9709a3 71 #define CFI1_ADDRESS ((uint16_t)0x10)
AnnaBridge 189:f392fc9709a3 72 #define CFI2_ADDRESS ((uint16_t)0x11)
AnnaBridge 189:f392fc9709a3 73 #define CFI3_ADDRESS ((uint16_t)0x12)
AnnaBridge 189:f392fc9709a3 74 #define CFI4_ADDRESS ((uint16_t)0x13)
AnnaBridge 189:f392fc9709a3 75
AnnaBridge 189:f392fc9709a3 76 /* NOR memory data width */
AnnaBridge 189:f392fc9709a3 77 #define NOR_MEMORY_8B ((uint8_t)0x0)
AnnaBridge 189:f392fc9709a3 78 #define NOR_MEMORY_16B ((uint8_t)0x1)
AnnaBridge 189:f392fc9709a3 79
AnnaBridge 189:f392fc9709a3 80 /* NOR memory device read/write start address */
AnnaBridge 189:f392fc9709a3 81 #define NOR_MEMORY_ADRESS1 FMC_BANK1_1
AnnaBridge 189:f392fc9709a3 82 #define NOR_MEMORY_ADRESS2 FMC_BANK1_2
AnnaBridge 189:f392fc9709a3 83 #define NOR_MEMORY_ADRESS3 FMC_BANK1_3
AnnaBridge 189:f392fc9709a3 84 #define NOR_MEMORY_ADRESS4 FMC_BANK1_4
AnnaBridge 189:f392fc9709a3 85
AnnaBridge 189:f392fc9709a3 86 /**
AnnaBridge 189:f392fc9709a3 87 * @}
AnnaBridge 189:f392fc9709a3 88 */
AnnaBridge 189:f392fc9709a3 89
AnnaBridge 189:f392fc9709a3 90 /** @addtogroup NOR_Private_Macros
AnnaBridge 189:f392fc9709a3 91 * @{
AnnaBridge 189:f392fc9709a3 92 */
AnnaBridge 189:f392fc9709a3 93
AnnaBridge 189:f392fc9709a3 94 /**
AnnaBridge 189:f392fc9709a3 95 * @brief NOR memory address shifting.
AnnaBridge 189:f392fc9709a3 96 * @param __NOR_ADDRESS: NOR base address
AnnaBridge 189:f392fc9709a3 97 * @param __NOR_MEMORY_WIDTH_: NOR memory width
AnnaBridge 189:f392fc9709a3 98 * @param __ADDRESS__: NOR memory address
AnnaBridge 189:f392fc9709a3 99 * @retval NOR shifted address value
AnnaBridge 189:f392fc9709a3 100 */
AnnaBridge 189:f392fc9709a3 101 #define NOR_ADDR_SHIFT(__NOR_ADDRESS, __NOR_MEMORY_WIDTH_, __ADDRESS__) \
AnnaBridge 189:f392fc9709a3 102 ((uint32_t)(((__NOR_MEMORY_WIDTH_) == NOR_MEMORY_16B)? \
AnnaBridge 189:f392fc9709a3 103 ((uint32_t)((__NOR_ADDRESS) + (2 * (__ADDRESS__)))): \
AnnaBridge 189:f392fc9709a3 104 ((uint32_t)((__NOR_ADDRESS) + (__ADDRESS__)))))
AnnaBridge 189:f392fc9709a3 105
AnnaBridge 189:f392fc9709a3 106 /**
AnnaBridge 189:f392fc9709a3 107 * @brief NOR memory write data to specified address.
AnnaBridge 189:f392fc9709a3 108 * @param __ADDRESS__: NOR memory address
AnnaBridge 189:f392fc9709a3 109 * @param __DATA__: Data to write
AnnaBridge 189:f392fc9709a3 110 * @retval None
AnnaBridge 189:f392fc9709a3 111 */
AnnaBridge 189:f392fc9709a3 112 #define NOR_WRITE(__ADDRESS__, __DATA__) (*(__IO uint16_t *)((uint32_t)(__ADDRESS__)) = (__DATA__))
AnnaBridge 189:f392fc9709a3 113
AnnaBridge 189:f392fc9709a3 114 /**
AnnaBridge 189:f392fc9709a3 115 * @}
AnnaBridge 189:f392fc9709a3 116 */
AnnaBridge 189:f392fc9709a3 117
AnnaBridge 189:f392fc9709a3 118 /* Exported typedef ----------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 119 /** @defgroup NOR_Exported_Types NOR Exported Types
AnnaBridge 189:f392fc9709a3 120 * @{
AnnaBridge 189:f392fc9709a3 121 */
AnnaBridge 189:f392fc9709a3 122
AnnaBridge 189:f392fc9709a3 123 /**
AnnaBridge 189:f392fc9709a3 124 * @brief HAL SRAM State structures definition
AnnaBridge 189:f392fc9709a3 125 */
AnnaBridge 189:f392fc9709a3 126 typedef enum
AnnaBridge 189:f392fc9709a3 127 {
AnnaBridge 189:f392fc9709a3 128 HAL_NOR_STATE_RESET = 0x00, /*!< NOR not yet initialized or disabled */
AnnaBridge 189:f392fc9709a3 129 HAL_NOR_STATE_READY = 0x01, /*!< NOR initialized and ready for use */
AnnaBridge 189:f392fc9709a3 130 HAL_NOR_STATE_BUSY = 0x02, /*!< NOR internal processing is ongoing */
AnnaBridge 189:f392fc9709a3 131 HAL_NOR_STATE_ERROR = 0x03, /*!< NOR error state */
AnnaBridge 189:f392fc9709a3 132 HAL_NOR_STATE_PROTECTED = 0x04 /*!< NOR NORSRAM device write protected */
AnnaBridge 189:f392fc9709a3 133 }HAL_NOR_StateTypeDef;
AnnaBridge 189:f392fc9709a3 134
AnnaBridge 189:f392fc9709a3 135 /**
AnnaBridge 189:f392fc9709a3 136 * @brief FMC NOR Status typedef
AnnaBridge 189:f392fc9709a3 137 */
AnnaBridge 189:f392fc9709a3 138 typedef enum
AnnaBridge 189:f392fc9709a3 139 {
AnnaBridge 189:f392fc9709a3 140 HAL_NOR_STATUS_SUCCESS = 0,
AnnaBridge 189:f392fc9709a3 141 HAL_NOR_STATUS_ONGOING,
AnnaBridge 189:f392fc9709a3 142 HAL_NOR_STATUS_ERROR,
AnnaBridge 189:f392fc9709a3 143 HAL_NOR_STATUS_TIMEOUT
AnnaBridge 189:f392fc9709a3 144 }HAL_NOR_StatusTypeDef;
AnnaBridge 189:f392fc9709a3 145
AnnaBridge 189:f392fc9709a3 146 /**
AnnaBridge 189:f392fc9709a3 147 * @brief FMC NOR ID typedef
AnnaBridge 189:f392fc9709a3 148 */
AnnaBridge 189:f392fc9709a3 149 typedef struct
AnnaBridge 189:f392fc9709a3 150 {
AnnaBridge 189:f392fc9709a3 151 uint16_t Manufacturer_Code; /*!< Defines the device's manufacturer code used to identify the memory */
AnnaBridge 189:f392fc9709a3 152
AnnaBridge 189:f392fc9709a3 153 uint16_t Device_Code1;
AnnaBridge 189:f392fc9709a3 154
AnnaBridge 189:f392fc9709a3 155 uint16_t Device_Code2;
AnnaBridge 189:f392fc9709a3 156
AnnaBridge 189:f392fc9709a3 157 uint16_t Device_Code3; /*!< Defines the device's codes used to identify the memory.
AnnaBridge 189:f392fc9709a3 158 These codes can be accessed by performing read operations with specific
AnnaBridge 189:f392fc9709a3 159 control signals and addresses set.They can also be accessed by issuing
AnnaBridge 189:f392fc9709a3 160 an Auto Select command. */
AnnaBridge 189:f392fc9709a3 161 }NOR_IDTypeDef;
AnnaBridge 189:f392fc9709a3 162
AnnaBridge 189:f392fc9709a3 163 /**
AnnaBridge 189:f392fc9709a3 164 * @brief FMC NOR CFI typedef
AnnaBridge 189:f392fc9709a3 165 */
AnnaBridge 189:f392fc9709a3 166 typedef struct
AnnaBridge 189:f392fc9709a3 167 {
AnnaBridge 189:f392fc9709a3 168 uint16_t CFI_1;
AnnaBridge 189:f392fc9709a3 169
AnnaBridge 189:f392fc9709a3 170 uint16_t CFI_2;
AnnaBridge 189:f392fc9709a3 171
AnnaBridge 189:f392fc9709a3 172 uint16_t CFI_3;
AnnaBridge 189:f392fc9709a3 173
AnnaBridge 189:f392fc9709a3 174 uint16_t CFI_4; /*!< Defines the information stored in the memory's Common flash interface
AnnaBridge 189:f392fc9709a3 175 which contains a description of various electrical and timing parameters,
AnnaBridge 189:f392fc9709a3 176 density information and functions supported by the memory. */
AnnaBridge 189:f392fc9709a3 177 }NOR_CFITypeDef;
AnnaBridge 189:f392fc9709a3 178
AnnaBridge 189:f392fc9709a3 179 /**
AnnaBridge 189:f392fc9709a3 180 * @brief NOR handle Structure definition
AnnaBridge 189:f392fc9709a3 181 */
AnnaBridge 189:f392fc9709a3 182 typedef struct
AnnaBridge 189:f392fc9709a3 183 {
AnnaBridge 189:f392fc9709a3 184 FMC_NORSRAM_TypeDef *Instance; /*!< Register base address */
AnnaBridge 189:f392fc9709a3 185
AnnaBridge 189:f392fc9709a3 186 FMC_NORSRAM_EXTENDED_TypeDef *Extended; /*!< Extended mode register base address */
AnnaBridge 189:f392fc9709a3 187
AnnaBridge 189:f392fc9709a3 188 FMC_NORSRAM_InitTypeDef Init; /*!< NOR device control configuration parameters */
AnnaBridge 189:f392fc9709a3 189
AnnaBridge 189:f392fc9709a3 190 HAL_LockTypeDef Lock; /*!< NOR locking object */
AnnaBridge 189:f392fc9709a3 191
AnnaBridge 189:f392fc9709a3 192 __IO HAL_NOR_StateTypeDef State; /*!< NOR device access state */
AnnaBridge 189:f392fc9709a3 193
AnnaBridge 189:f392fc9709a3 194 }NOR_HandleTypeDef;
AnnaBridge 189:f392fc9709a3 195
AnnaBridge 189:f392fc9709a3 196 /**
AnnaBridge 189:f392fc9709a3 197 * @}
AnnaBridge 189:f392fc9709a3 198 */
AnnaBridge 189:f392fc9709a3 199
AnnaBridge 189:f392fc9709a3 200 /* Exported constants --------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 201 /* Exported macro ------------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 202 /** @defgroup NOR_Exported_Macros NOR Exported Macros
AnnaBridge 189:f392fc9709a3 203 * @{
AnnaBridge 189:f392fc9709a3 204 */
AnnaBridge 189:f392fc9709a3 205
AnnaBridge 189:f392fc9709a3 206 /** @brief Reset NOR handle state.
AnnaBridge 189:f392fc9709a3 207 * @param __HANDLE__: NOR handle
AnnaBridge 189:f392fc9709a3 208 * @retval None
AnnaBridge 189:f392fc9709a3 209 */
AnnaBridge 189:f392fc9709a3 210 #define __HAL_NOR_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_NOR_STATE_RESET)
AnnaBridge 189:f392fc9709a3 211
AnnaBridge 189:f392fc9709a3 212 /**
AnnaBridge 189:f392fc9709a3 213 * @}
AnnaBridge 189:f392fc9709a3 214 */
AnnaBridge 189:f392fc9709a3 215
AnnaBridge 189:f392fc9709a3 216 /* Exported functions --------------------------------------------------------*/
AnnaBridge 189:f392fc9709a3 217 /** @addtogroup NOR_Exported_Functions NOR Exported Functions
AnnaBridge 189:f392fc9709a3 218 * @{
AnnaBridge 189:f392fc9709a3 219 */
AnnaBridge 189:f392fc9709a3 220
AnnaBridge 189:f392fc9709a3 221 /** @addtogroup NOR_Exported_Functions_Group1 Initialization and de-initialization functions
AnnaBridge 189:f392fc9709a3 222 * @{
AnnaBridge 189:f392fc9709a3 223 */
AnnaBridge 189:f392fc9709a3 224
AnnaBridge 189:f392fc9709a3 225 /* Initialization/de-initialization functions ********************************/
AnnaBridge 189:f392fc9709a3 226 HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming);
AnnaBridge 189:f392fc9709a3 227 HAL_StatusTypeDef HAL_NOR_DeInit(NOR_HandleTypeDef *hnor);
AnnaBridge 189:f392fc9709a3 228 void HAL_NOR_MspInit(NOR_HandleTypeDef *hnor);
AnnaBridge 189:f392fc9709a3 229 void HAL_NOR_MspDeInit(NOR_HandleTypeDef *hnor);
AnnaBridge 189:f392fc9709a3 230 void HAL_NOR_MspWait(NOR_HandleTypeDef *hnor, uint32_t Timeout);
AnnaBridge 189:f392fc9709a3 231
AnnaBridge 189:f392fc9709a3 232 /**
AnnaBridge 189:f392fc9709a3 233 * @}
AnnaBridge 189:f392fc9709a3 234 */
AnnaBridge 189:f392fc9709a3 235
AnnaBridge 189:f392fc9709a3 236 /** @addtogroup NOR_Exported_Functions_Group2 Input and Output functions
AnnaBridge 189:f392fc9709a3 237 * @{
AnnaBridge 189:f392fc9709a3 238 */
AnnaBridge 189:f392fc9709a3 239
AnnaBridge 189:f392fc9709a3 240 /* I/O operation functions ***************************************************/
AnnaBridge 189:f392fc9709a3 241 HAL_StatusTypeDef HAL_NOR_Read_ID(NOR_HandleTypeDef *hnor, NOR_IDTypeDef *pNOR_ID);
AnnaBridge 189:f392fc9709a3 242 HAL_StatusTypeDef HAL_NOR_ReturnToReadMode(NOR_HandleTypeDef *hnor);
AnnaBridge 189:f392fc9709a3 243 HAL_StatusTypeDef HAL_NOR_Read(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData);
AnnaBridge 189:f392fc9709a3 244 HAL_StatusTypeDef HAL_NOR_Program(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData);
AnnaBridge 189:f392fc9709a3 245
AnnaBridge 189:f392fc9709a3 246 HAL_StatusTypeDef HAL_NOR_ReadBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pData, uint32_t uwBufferSize);
AnnaBridge 189:f392fc9709a3 247 HAL_StatusTypeDef HAL_NOR_ProgramBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pData, uint32_t uwBufferSize);
AnnaBridge 189:f392fc9709a3 248
AnnaBridge 189:f392fc9709a3 249 HAL_StatusTypeDef HAL_NOR_Erase_Block(NOR_HandleTypeDef *hnor, uint32_t BlockAddress, uint32_t Address);
AnnaBridge 189:f392fc9709a3 250 HAL_StatusTypeDef HAL_NOR_Erase_Chip(NOR_HandleTypeDef *hnor, uint32_t Address);
AnnaBridge 189:f392fc9709a3 251 HAL_StatusTypeDef HAL_NOR_Read_CFI(NOR_HandleTypeDef *hnor, NOR_CFITypeDef *pNOR_CFI);
AnnaBridge 189:f392fc9709a3 252
AnnaBridge 189:f392fc9709a3 253 /**
AnnaBridge 189:f392fc9709a3 254 * @}
AnnaBridge 189:f392fc9709a3 255 */
AnnaBridge 189:f392fc9709a3 256
AnnaBridge 189:f392fc9709a3 257 /** @addtogroup NOR_Exported_Functions_Group3 Peripheral Control functions
AnnaBridge 189:f392fc9709a3 258 * @{
AnnaBridge 189:f392fc9709a3 259 */
AnnaBridge 189:f392fc9709a3 260
AnnaBridge 189:f392fc9709a3 261 /* NOR Control functions *****************************************************/
AnnaBridge 189:f392fc9709a3 262 HAL_StatusTypeDef HAL_NOR_WriteOperation_Enable(NOR_HandleTypeDef *hnor);
AnnaBridge 189:f392fc9709a3 263 HAL_StatusTypeDef HAL_NOR_WriteOperation_Disable(NOR_HandleTypeDef *hnor);
AnnaBridge 189:f392fc9709a3 264
AnnaBridge 189:f392fc9709a3 265 /**
AnnaBridge 189:f392fc9709a3 266 * @}
AnnaBridge 189:f392fc9709a3 267 */
AnnaBridge 189:f392fc9709a3 268
AnnaBridge 189:f392fc9709a3 269 /** @addtogroup NOR_Exported_Functions_Group4 Peripheral State functions
AnnaBridge 189:f392fc9709a3 270 * @{
AnnaBridge 189:f392fc9709a3 271 */
AnnaBridge 189:f392fc9709a3 272
AnnaBridge 189:f392fc9709a3 273 /* NOR State functions ********************************************************/
AnnaBridge 189:f392fc9709a3 274 HAL_NOR_StateTypeDef HAL_NOR_GetState(NOR_HandleTypeDef *hnor);
AnnaBridge 189:f392fc9709a3 275 HAL_NOR_StatusTypeDef HAL_NOR_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Address, uint32_t Timeout);
AnnaBridge 189:f392fc9709a3 276
AnnaBridge 189:f392fc9709a3 277 /**
AnnaBridge 189:f392fc9709a3 278 * @}
AnnaBridge 189:f392fc9709a3 279 */
AnnaBridge 189:f392fc9709a3 280
AnnaBridge 189:f392fc9709a3 281 /**
AnnaBridge 189:f392fc9709a3 282 * @}
AnnaBridge 189:f392fc9709a3 283 */
AnnaBridge 189:f392fc9709a3 284
AnnaBridge 189:f392fc9709a3 285 /**
AnnaBridge 189:f392fc9709a3 286 * @}
AnnaBridge 189:f392fc9709a3 287 */
AnnaBridge 189:f392fc9709a3 288
AnnaBridge 189:f392fc9709a3 289 /**
AnnaBridge 189:f392fc9709a3 290 * @}
AnnaBridge 189:f392fc9709a3 291 */
AnnaBridge 189:f392fc9709a3 292
AnnaBridge 189:f392fc9709a3 293 #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
AnnaBridge 189:f392fc9709a3 294 /* STM32L496xx || STM32L4A6xx || */
AnnaBridge 189:f392fc9709a3 295 /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
AnnaBridge 189:f392fc9709a3 296
AnnaBridge 189:f392fc9709a3 297 #ifdef __cplusplus
AnnaBridge 189:f392fc9709a3 298 }
AnnaBridge 189:f392fc9709a3 299 #endif
AnnaBridge 189:f392fc9709a3 300
AnnaBridge 189:f392fc9709a3 301 #endif /* __STM32L4xx_HAL_NOR_H */
AnnaBridge 189:f392fc9709a3 302
AnnaBridge 189:f392fc9709a3 303 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/