mbed official
mbed library sources. Supersedes mbed-src.
Dependents: Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more
cmsis/BUILD/mbed/TARGET_DISCO_L496AG/TOOLCHAIN_ARM_STD/stm32l4xx_hal.h@189:f392fc9709a3, 2019-02-20 (annotated)
- Committer:
- AnnaBridge
- Date:
- Wed Feb 20 22:31:08 2019 +0000
- Revision:
- 189:f392fc9709a3
mbed library release version 165
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| AnnaBridge | 189:f392fc9709a3 | 1 | /** |
| AnnaBridge | 189:f392fc9709a3 | 2 | ****************************************************************************** |
| AnnaBridge | 189:f392fc9709a3 | 3 | * @file stm32l4xx_hal.h |
| AnnaBridge | 189:f392fc9709a3 | 4 | * @author MCD Application Team |
| AnnaBridge | 189:f392fc9709a3 | 5 | * @brief This file contains all the functions prototypes for the HAL |
| AnnaBridge | 189:f392fc9709a3 | 6 | * module driver. |
| AnnaBridge | 189:f392fc9709a3 | 7 | ****************************************************************************** |
| AnnaBridge | 189:f392fc9709a3 | 8 | * @attention |
| AnnaBridge | 189:f392fc9709a3 | 9 | * |
| AnnaBridge | 189:f392fc9709a3 | 10 | * <h2><center>© COPYRIGHT(c) 2017 STMicroelectronics</center></h2> |
| AnnaBridge | 189:f392fc9709a3 | 11 | * |
| AnnaBridge | 189:f392fc9709a3 | 12 | * Redistribution and use in source and binary forms, with or without modification, |
| AnnaBridge | 189:f392fc9709a3 | 13 | * are permitted provided that the following conditions are met: |
| AnnaBridge | 189:f392fc9709a3 | 14 | * 1. Redistributions of source code must retain the above copyright notice, |
| AnnaBridge | 189:f392fc9709a3 | 15 | * this list of conditions and the following disclaimer. |
| AnnaBridge | 189:f392fc9709a3 | 16 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
| AnnaBridge | 189:f392fc9709a3 | 17 | * this list of conditions and the following disclaimer in the documentation |
| AnnaBridge | 189:f392fc9709a3 | 18 | * and/or other materials provided with the distribution. |
| AnnaBridge | 189:f392fc9709a3 | 19 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
| AnnaBridge | 189:f392fc9709a3 | 20 | * may be used to endorse or promote products derived from this software |
| AnnaBridge | 189:f392fc9709a3 | 21 | * without specific prior written permission. |
| AnnaBridge | 189:f392fc9709a3 | 22 | * |
| AnnaBridge | 189:f392fc9709a3 | 23 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
| AnnaBridge | 189:f392fc9709a3 | 24 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| AnnaBridge | 189:f392fc9709a3 | 25 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| AnnaBridge | 189:f392fc9709a3 | 26 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
| AnnaBridge | 189:f392fc9709a3 | 27 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
| AnnaBridge | 189:f392fc9709a3 | 28 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
| AnnaBridge | 189:f392fc9709a3 | 29 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
| AnnaBridge | 189:f392fc9709a3 | 30 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
| AnnaBridge | 189:f392fc9709a3 | 31 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
| AnnaBridge | 189:f392fc9709a3 | 32 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| AnnaBridge | 189:f392fc9709a3 | 33 | * |
| AnnaBridge | 189:f392fc9709a3 | 34 | ****************************************************************************** |
| AnnaBridge | 189:f392fc9709a3 | 35 | */ |
| AnnaBridge | 189:f392fc9709a3 | 36 | |
| AnnaBridge | 189:f392fc9709a3 | 37 | /* Define to prevent recursive inclusion -------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 38 | #ifndef __STM32L4xx_HAL_H |
| AnnaBridge | 189:f392fc9709a3 | 39 | #define __STM32L4xx_HAL_H |
| AnnaBridge | 189:f392fc9709a3 | 40 | |
| AnnaBridge | 189:f392fc9709a3 | 41 | #ifdef __cplusplus |
| AnnaBridge | 189:f392fc9709a3 | 42 | extern "C" { |
| AnnaBridge | 189:f392fc9709a3 | 43 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 44 | |
| AnnaBridge | 189:f392fc9709a3 | 45 | /* Includes ------------------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 46 | #include "stm32l4xx_hal_conf.h" |
| AnnaBridge | 189:f392fc9709a3 | 47 | |
| AnnaBridge | 189:f392fc9709a3 | 48 | /** @addtogroup STM32L4xx_HAL_Driver |
| AnnaBridge | 189:f392fc9709a3 | 49 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 50 | */ |
| AnnaBridge | 189:f392fc9709a3 | 51 | |
| AnnaBridge | 189:f392fc9709a3 | 52 | /** @addtogroup HAL |
| AnnaBridge | 189:f392fc9709a3 | 53 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 54 | */ |
| AnnaBridge | 189:f392fc9709a3 | 55 | |
| AnnaBridge | 189:f392fc9709a3 | 56 | /* Exported types ------------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 57 | /* Exported constants --------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 58 | /** @defgroup SYSCFG_Exported_Constants SYSCFG Exported Constants |
| AnnaBridge | 189:f392fc9709a3 | 59 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 60 | */ |
| AnnaBridge | 189:f392fc9709a3 | 61 | |
| AnnaBridge | 189:f392fc9709a3 | 62 | /** @defgroup SYSCFG_BootMode Boot Mode |
| AnnaBridge | 189:f392fc9709a3 | 63 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 64 | */ |
| AnnaBridge | 189:f392fc9709a3 | 65 | #define SYSCFG_BOOT_MAINFLASH ((uint32_t)0x00000000) |
| AnnaBridge | 189:f392fc9709a3 | 66 | #define SYSCFG_BOOT_SYSTEMFLASH SYSCFG_MEMRMP_MEM_MODE_0 |
| AnnaBridge | 189:f392fc9709a3 | 67 | |
| AnnaBridge | 189:f392fc9709a3 | 68 | #if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ |
| AnnaBridge | 189:f392fc9709a3 | 69 | defined (STM32L496xx) || defined (STM32L4A6xx) || \ |
| AnnaBridge | 189:f392fc9709a3 | 70 | defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) |
| AnnaBridge | 189:f392fc9709a3 | 71 | #define SYSCFG_BOOT_FMC SYSCFG_MEMRMP_MEM_MODE_1 |
| AnnaBridge | 189:f392fc9709a3 | 72 | #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */ |
| AnnaBridge | 189:f392fc9709a3 | 73 | /* STM32L496xx || STM32L4A6xx || */ |
| AnnaBridge | 189:f392fc9709a3 | 74 | /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
| AnnaBridge | 189:f392fc9709a3 | 75 | |
| AnnaBridge | 189:f392fc9709a3 | 76 | #define SYSCFG_BOOT_SRAM (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) |
| AnnaBridge | 189:f392fc9709a3 | 77 | |
| AnnaBridge | 189:f392fc9709a3 | 78 | #if defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) |
| AnnaBridge | 189:f392fc9709a3 | 79 | #define SYSCFG_BOOT_OCTOPSPI1 (SYSCFG_MEMRMP_MEM_MODE_2) |
| AnnaBridge | 189:f392fc9709a3 | 80 | #define SYSCFG_BOOT_OCTOPSPI2 (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_0) |
| AnnaBridge | 189:f392fc9709a3 | 81 | #else |
| AnnaBridge | 189:f392fc9709a3 | 82 | #define SYSCFG_BOOT_QUADSPI (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_1) |
| AnnaBridge | 189:f392fc9709a3 | 83 | #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
| AnnaBridge | 189:f392fc9709a3 | 84 | |
| AnnaBridge | 189:f392fc9709a3 | 85 | /** |
| AnnaBridge | 189:f392fc9709a3 | 86 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 87 | */ |
| AnnaBridge | 189:f392fc9709a3 | 88 | |
| AnnaBridge | 189:f392fc9709a3 | 89 | /** @defgroup SYSCFG_FPU_Interrupts FPU Interrupts |
| AnnaBridge | 189:f392fc9709a3 | 90 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 91 | */ |
| AnnaBridge | 189:f392fc9709a3 | 92 | #define SYSCFG_IT_FPU_IOC SYSCFG_CFGR1_FPU_IE_0 /*!< Floating Point Unit Invalid operation Interrupt */ |
| AnnaBridge | 189:f392fc9709a3 | 93 | #define SYSCFG_IT_FPU_DZC SYSCFG_CFGR1_FPU_IE_1 /*!< Floating Point Unit Divide-by-zero Interrupt */ |
| AnnaBridge | 189:f392fc9709a3 | 94 | #define SYSCFG_IT_FPU_UFC SYSCFG_CFGR1_FPU_IE_2 /*!< Floating Point Unit Underflow Interrupt */ |
| AnnaBridge | 189:f392fc9709a3 | 95 | #define SYSCFG_IT_FPU_OFC SYSCFG_CFGR1_FPU_IE_3 /*!< Floating Point Unit Overflow Interrupt */ |
| AnnaBridge | 189:f392fc9709a3 | 96 | #define SYSCFG_IT_FPU_IDC SYSCFG_CFGR1_FPU_IE_4 /*!< Floating Point Unit Input denormal Interrupt */ |
| AnnaBridge | 189:f392fc9709a3 | 97 | #define SYSCFG_IT_FPU_IXC SYSCFG_CFGR1_FPU_IE_5 /*!< Floating Point Unit Inexact Interrupt */ |
| AnnaBridge | 189:f392fc9709a3 | 98 | |
| AnnaBridge | 189:f392fc9709a3 | 99 | /** |
| AnnaBridge | 189:f392fc9709a3 | 100 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 101 | */ |
| AnnaBridge | 189:f392fc9709a3 | 102 | |
| AnnaBridge | 189:f392fc9709a3 | 103 | /** @defgroup SYSCFG_SRAM2WRP SRAM2 Page Write protection (0 to 31) |
| AnnaBridge | 189:f392fc9709a3 | 104 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 105 | */ |
| AnnaBridge | 189:f392fc9709a3 | 106 | #define SYSCFG_SRAM2WRP_PAGE0 SYSCFG_SWPR_PAGE0 /*!< SRAM2 Write protection page 0 */ |
| AnnaBridge | 189:f392fc9709a3 | 107 | #define SYSCFG_SRAM2WRP_PAGE1 SYSCFG_SWPR_PAGE1 /*!< SRAM2 Write protection page 1 */ |
| AnnaBridge | 189:f392fc9709a3 | 108 | #define SYSCFG_SRAM2WRP_PAGE2 SYSCFG_SWPR_PAGE2 /*!< SRAM2 Write protection page 2 */ |
| AnnaBridge | 189:f392fc9709a3 | 109 | #define SYSCFG_SRAM2WRP_PAGE3 SYSCFG_SWPR_PAGE3 /*!< SRAM2 Write protection page 3 */ |
| AnnaBridge | 189:f392fc9709a3 | 110 | #define SYSCFG_SRAM2WRP_PAGE4 SYSCFG_SWPR_PAGE4 /*!< SRAM2 Write protection page 4 */ |
| AnnaBridge | 189:f392fc9709a3 | 111 | #define SYSCFG_SRAM2WRP_PAGE5 SYSCFG_SWPR_PAGE5 /*!< SRAM2 Write protection page 5 */ |
| AnnaBridge | 189:f392fc9709a3 | 112 | #define SYSCFG_SRAM2WRP_PAGE6 SYSCFG_SWPR_PAGE6 /*!< SRAM2 Write protection page 6 */ |
| AnnaBridge | 189:f392fc9709a3 | 113 | #define SYSCFG_SRAM2WRP_PAGE7 SYSCFG_SWPR_PAGE7 /*!< SRAM2 Write protection page 7 */ |
| AnnaBridge | 189:f392fc9709a3 | 114 | #define SYSCFG_SRAM2WRP_PAGE8 SYSCFG_SWPR_PAGE8 /*!< SRAM2 Write protection page 8 */ |
| AnnaBridge | 189:f392fc9709a3 | 115 | #define SYSCFG_SRAM2WRP_PAGE9 SYSCFG_SWPR_PAGE9 /*!< SRAM2 Write protection page 9 */ |
| AnnaBridge | 189:f392fc9709a3 | 116 | #define SYSCFG_SRAM2WRP_PAGE10 SYSCFG_SWPR_PAGE10 /*!< SRAM2 Write protection page 10 */ |
| AnnaBridge | 189:f392fc9709a3 | 117 | #define SYSCFG_SRAM2WRP_PAGE11 SYSCFG_SWPR_PAGE11 /*!< SRAM2 Write protection page 11 */ |
| AnnaBridge | 189:f392fc9709a3 | 118 | #define SYSCFG_SRAM2WRP_PAGE12 SYSCFG_SWPR_PAGE12 /*!< SRAM2 Write protection page 12 */ |
| AnnaBridge | 189:f392fc9709a3 | 119 | #define SYSCFG_SRAM2WRP_PAGE13 SYSCFG_SWPR_PAGE13 /*!< SRAM2 Write protection page 13 */ |
| AnnaBridge | 189:f392fc9709a3 | 120 | #define SYSCFG_SRAM2WRP_PAGE14 SYSCFG_SWPR_PAGE14 /*!< SRAM2 Write protection page 14 */ |
| AnnaBridge | 189:f392fc9709a3 | 121 | #define SYSCFG_SRAM2WRP_PAGE15 SYSCFG_SWPR_PAGE15 /*!< SRAM2 Write protection page 15 */ |
| AnnaBridge | 189:f392fc9709a3 | 122 | #if defined(SYSCFG_SWPR_PAGE31) |
| AnnaBridge | 189:f392fc9709a3 | 123 | #define SYSCFG_SRAM2WRP_PAGE16 SYSCFG_SWPR_PAGE16 /*!< SRAM2 Write protection page 16 */ |
| AnnaBridge | 189:f392fc9709a3 | 124 | #define SYSCFG_SRAM2WRP_PAGE17 SYSCFG_SWPR_PAGE17 /*!< SRAM2 Write protection page 17 */ |
| AnnaBridge | 189:f392fc9709a3 | 125 | #define SYSCFG_SRAM2WRP_PAGE18 SYSCFG_SWPR_PAGE18 /*!< SRAM2 Write protection page 18 */ |
| AnnaBridge | 189:f392fc9709a3 | 126 | #define SYSCFG_SRAM2WRP_PAGE19 SYSCFG_SWPR_PAGE19 /*!< SRAM2 Write protection page 19 */ |
| AnnaBridge | 189:f392fc9709a3 | 127 | #define SYSCFG_SRAM2WRP_PAGE20 SYSCFG_SWPR_PAGE20 /*!< SRAM2 Write protection page 20 */ |
| AnnaBridge | 189:f392fc9709a3 | 128 | #define SYSCFG_SRAM2WRP_PAGE21 SYSCFG_SWPR_PAGE21 /*!< SRAM2 Write protection page 21 */ |
| AnnaBridge | 189:f392fc9709a3 | 129 | #define SYSCFG_SRAM2WRP_PAGE22 SYSCFG_SWPR_PAGE22 /*!< SRAM2 Write protection page 22 */ |
| AnnaBridge | 189:f392fc9709a3 | 130 | #define SYSCFG_SRAM2WRP_PAGE23 SYSCFG_SWPR_PAGE23 /*!< SRAM2 Write protection page 23 */ |
| AnnaBridge | 189:f392fc9709a3 | 131 | #define SYSCFG_SRAM2WRP_PAGE24 SYSCFG_SWPR_PAGE24 /*!< SRAM2 Write protection page 24 */ |
| AnnaBridge | 189:f392fc9709a3 | 132 | #define SYSCFG_SRAM2WRP_PAGE25 SYSCFG_SWPR_PAGE25 /*!< SRAM2 Write protection page 25 */ |
| AnnaBridge | 189:f392fc9709a3 | 133 | #define SYSCFG_SRAM2WRP_PAGE26 SYSCFG_SWPR_PAGE26 /*!< SRAM2 Write protection page 26 */ |
| AnnaBridge | 189:f392fc9709a3 | 134 | #define SYSCFG_SRAM2WRP_PAGE27 SYSCFG_SWPR_PAGE27 /*!< SRAM2 Write protection page 27 */ |
| AnnaBridge | 189:f392fc9709a3 | 135 | #define SYSCFG_SRAM2WRP_PAGE28 SYSCFG_SWPR_PAGE28 /*!< SRAM2 Write protection page 28 */ |
| AnnaBridge | 189:f392fc9709a3 | 136 | #define SYSCFG_SRAM2WRP_PAGE29 SYSCFG_SWPR_PAGE29 /*!< SRAM2 Write protection page 29 */ |
| AnnaBridge | 189:f392fc9709a3 | 137 | #define SYSCFG_SRAM2WRP_PAGE30 SYSCFG_SWPR_PAGE30 /*!< SRAM2 Write protection page 30 */ |
| AnnaBridge | 189:f392fc9709a3 | 138 | #define SYSCFG_SRAM2WRP_PAGE31 SYSCFG_SWPR_PAGE31 /*!< SRAM2 Write protection page 31 */ |
| AnnaBridge | 189:f392fc9709a3 | 139 | #endif /* SYSCFG_SWPR_PAGE31 */ |
| AnnaBridge | 189:f392fc9709a3 | 140 | |
| AnnaBridge | 189:f392fc9709a3 | 141 | /** |
| AnnaBridge | 189:f392fc9709a3 | 142 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 143 | */ |
| AnnaBridge | 189:f392fc9709a3 | 144 | |
| AnnaBridge | 189:f392fc9709a3 | 145 | #if defined(SYSCFG_SWPR2_PAGE63) |
| AnnaBridge | 189:f392fc9709a3 | 146 | /** @defgroup SYSCFG_SRAM2WRP_32_63 SRAM2 Page Write protection (32 to 63) |
| AnnaBridge | 189:f392fc9709a3 | 147 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 148 | */ |
| AnnaBridge | 189:f392fc9709a3 | 149 | #define SYSCFG_SRAM2WRP_PAGE32 SYSCFG_SWPR2_PAGE32 /*!< SRAM2 Write protection page 32 */ |
| AnnaBridge | 189:f392fc9709a3 | 150 | #define SYSCFG_SRAM2WRP_PAGE33 SYSCFG_SWPR2_PAGE33 /*!< SRAM2 Write protection page 33 */ |
| AnnaBridge | 189:f392fc9709a3 | 151 | #define SYSCFG_SRAM2WRP_PAGE34 SYSCFG_SWPR2_PAGE34 /*!< SRAM2 Write protection page 34 */ |
| AnnaBridge | 189:f392fc9709a3 | 152 | #define SYSCFG_SRAM2WRP_PAGE35 SYSCFG_SWPR2_PAGE35 /*!< SRAM2 Write protection page 35 */ |
| AnnaBridge | 189:f392fc9709a3 | 153 | #define SYSCFG_SRAM2WRP_PAGE36 SYSCFG_SWPR2_PAGE36 /*!< SRAM2 Write protection page 36 */ |
| AnnaBridge | 189:f392fc9709a3 | 154 | #define SYSCFG_SRAM2WRP_PAGE37 SYSCFG_SWPR2_PAGE37 /*!< SRAM2 Write protection page 37 */ |
| AnnaBridge | 189:f392fc9709a3 | 155 | #define SYSCFG_SRAM2WRP_PAGE38 SYSCFG_SWPR2_PAGE38 /*!< SRAM2 Write protection page 38 */ |
| AnnaBridge | 189:f392fc9709a3 | 156 | #define SYSCFG_SRAM2WRP_PAGE39 SYSCFG_SWPR2_PAGE39 /*!< SRAM2 Write protection page 39 */ |
| AnnaBridge | 189:f392fc9709a3 | 157 | #define SYSCFG_SRAM2WRP_PAGE40 SYSCFG_SWPR2_PAGE40 /*!< SRAM2 Write protection page 40 */ |
| AnnaBridge | 189:f392fc9709a3 | 158 | #define SYSCFG_SRAM2WRP_PAGE41 SYSCFG_SWPR2_PAGE41 /*!< SRAM2 Write protection page 41 */ |
| AnnaBridge | 189:f392fc9709a3 | 159 | #define SYSCFG_SRAM2WRP_PAGE42 SYSCFG_SWPR2_PAGE42 /*!< SRAM2 Write protection page 42 */ |
| AnnaBridge | 189:f392fc9709a3 | 160 | #define SYSCFG_SRAM2WRP_PAGE43 SYSCFG_SWPR2_PAGE43 /*!< SRAM2 Write protection page 43 */ |
| AnnaBridge | 189:f392fc9709a3 | 161 | #define SYSCFG_SRAM2WRP_PAGE44 SYSCFG_SWPR2_PAGE44 /*!< SRAM2 Write protection page 44 */ |
| AnnaBridge | 189:f392fc9709a3 | 162 | #define SYSCFG_SRAM2WRP_PAGE45 SYSCFG_SWPR2_PAGE45 /*!< SRAM2 Write protection page 45 */ |
| AnnaBridge | 189:f392fc9709a3 | 163 | #define SYSCFG_SRAM2WRP_PAGE46 SYSCFG_SWPR2_PAGE46 /*!< SRAM2 Write protection page 46 */ |
| AnnaBridge | 189:f392fc9709a3 | 164 | #define SYSCFG_SRAM2WRP_PAGE47 SYSCFG_SWPR2_PAGE47 /*!< SRAM2 Write protection page 47 */ |
| AnnaBridge | 189:f392fc9709a3 | 165 | #define SYSCFG_SRAM2WRP_PAGE48 SYSCFG_SWPR2_PAGE48 /*!< SRAM2 Write protection page 48 */ |
| AnnaBridge | 189:f392fc9709a3 | 166 | #define SYSCFG_SRAM2WRP_PAGE49 SYSCFG_SWPR2_PAGE49 /*!< SRAM2 Write protection page 49 */ |
| AnnaBridge | 189:f392fc9709a3 | 167 | #define SYSCFG_SRAM2WRP_PAGE50 SYSCFG_SWPR2_PAGE50 /*!< SRAM2 Write protection page 50 */ |
| AnnaBridge | 189:f392fc9709a3 | 168 | #define SYSCFG_SRAM2WRP_PAGE51 SYSCFG_SWPR2_PAGE51 /*!< SRAM2 Write protection page 51 */ |
| AnnaBridge | 189:f392fc9709a3 | 169 | #define SYSCFG_SRAM2WRP_PAGE52 SYSCFG_SWPR2_PAGE52 /*!< SRAM2 Write protection page 52 */ |
| AnnaBridge | 189:f392fc9709a3 | 170 | #define SYSCFG_SRAM2WRP_PAGE53 SYSCFG_SWPR2_PAGE53 /*!< SRAM2 Write protection page 53 */ |
| AnnaBridge | 189:f392fc9709a3 | 171 | #define SYSCFG_SRAM2WRP_PAGE54 SYSCFG_SWPR2_PAGE54 /*!< SRAM2 Write protection page 54 */ |
| AnnaBridge | 189:f392fc9709a3 | 172 | #define SYSCFG_SRAM2WRP_PAGE55 SYSCFG_SWPR2_PAGE55 /*!< SRAM2 Write protection page 55 */ |
| AnnaBridge | 189:f392fc9709a3 | 173 | #define SYSCFG_SRAM2WRP_PAGE56 SYSCFG_SWPR2_PAGE56 /*!< SRAM2 Write protection page 56 */ |
| AnnaBridge | 189:f392fc9709a3 | 174 | #define SYSCFG_SRAM2WRP_PAGE57 SYSCFG_SWPR2_PAGE57 /*!< SRAM2 Write protection page 57 */ |
| AnnaBridge | 189:f392fc9709a3 | 175 | #define SYSCFG_SRAM2WRP_PAGE58 SYSCFG_SWPR2_PAGE58 /*!< SRAM2 Write protection page 58 */ |
| AnnaBridge | 189:f392fc9709a3 | 176 | #define SYSCFG_SRAM2WRP_PAGE59 SYSCFG_SWPR2_PAGE59 /*!< SRAM2 Write protection page 59 */ |
| AnnaBridge | 189:f392fc9709a3 | 177 | #define SYSCFG_SRAM2WRP_PAGE60 SYSCFG_SWPR2_PAGE60 /*!< SRAM2 Write protection page 60 */ |
| AnnaBridge | 189:f392fc9709a3 | 178 | #define SYSCFG_SRAM2WRP_PAGE61 SYSCFG_SWPR2_PAGE61 /*!< SRAM2 Write protection page 61 */ |
| AnnaBridge | 189:f392fc9709a3 | 179 | #define SYSCFG_SRAM2WRP_PAGE62 SYSCFG_SWPR2_PAGE62 /*!< SRAM2 Write protection page 62 */ |
| AnnaBridge | 189:f392fc9709a3 | 180 | #define SYSCFG_SRAM2WRP_PAGE63 SYSCFG_SWPR2_PAGE63 /*!< SRAM2 Write protection page 63 */ |
| AnnaBridge | 189:f392fc9709a3 | 181 | |
| AnnaBridge | 189:f392fc9709a3 | 182 | /** |
| AnnaBridge | 189:f392fc9709a3 | 183 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 184 | */ |
| AnnaBridge | 189:f392fc9709a3 | 185 | #endif /* SYSCFG_SWPR2_PAGE63 */ |
| AnnaBridge | 189:f392fc9709a3 | 186 | |
| AnnaBridge | 189:f392fc9709a3 | 187 | #if defined(VREFBUF) |
| AnnaBridge | 189:f392fc9709a3 | 188 | /** @defgroup SYSCFG_VREFBUF_VoltageScale VREFBUF Voltage Scale |
| AnnaBridge | 189:f392fc9709a3 | 189 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 190 | */ |
| AnnaBridge | 189:f392fc9709a3 | 191 | #define SYSCFG_VREFBUF_VOLTAGE_SCALE0 ((uint32_t)0x00000000) /*!< Voltage reference scale 0 (VREF_OUT1) */ |
| AnnaBridge | 189:f392fc9709a3 | 192 | #define SYSCFG_VREFBUF_VOLTAGE_SCALE1 VREFBUF_CSR_VRS /*!< Voltage reference scale 1 (VREF_OUT2) */ |
| AnnaBridge | 189:f392fc9709a3 | 193 | |
| AnnaBridge | 189:f392fc9709a3 | 194 | /** |
| AnnaBridge | 189:f392fc9709a3 | 195 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 196 | */ |
| AnnaBridge | 189:f392fc9709a3 | 197 | |
| AnnaBridge | 189:f392fc9709a3 | 198 | /** @defgroup SYSCFG_VREFBUF_HighImpedance VREFBUF High Impedance |
| AnnaBridge | 189:f392fc9709a3 | 199 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 200 | */ |
| AnnaBridge | 189:f392fc9709a3 | 201 | #define SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE ((uint32_t)0x00000000) /*!< VREF_plus pin is internally connected to Voltage reference buffer output */ |
| AnnaBridge | 189:f392fc9709a3 | 202 | #define SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE VREFBUF_CSR_HIZ /*!< VREF_plus pin is high impedance */ |
| AnnaBridge | 189:f392fc9709a3 | 203 | |
| AnnaBridge | 189:f392fc9709a3 | 204 | /** |
| AnnaBridge | 189:f392fc9709a3 | 205 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 206 | */ |
| AnnaBridge | 189:f392fc9709a3 | 207 | #endif /* VREFBUF */ |
| AnnaBridge | 189:f392fc9709a3 | 208 | |
| AnnaBridge | 189:f392fc9709a3 | 209 | /** @defgroup SYSCFG_flags_definition Flags |
| AnnaBridge | 189:f392fc9709a3 | 210 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 211 | */ |
| AnnaBridge | 189:f392fc9709a3 | 212 | |
| AnnaBridge | 189:f392fc9709a3 | 213 | #define SYSCFG_FLAG_SRAM2_PE SYSCFG_CFGR2_SPF /*!< SRAM2 parity error */ |
| AnnaBridge | 189:f392fc9709a3 | 214 | #define SYSCFG_FLAG_SRAM2_BUSY SYSCFG_SCSR_SRAM2BSY /*!< SRAM2 busy by erase operation */ |
| AnnaBridge | 189:f392fc9709a3 | 215 | |
| AnnaBridge | 189:f392fc9709a3 | 216 | /** |
| AnnaBridge | 189:f392fc9709a3 | 217 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 218 | */ |
| AnnaBridge | 189:f392fc9709a3 | 219 | |
| AnnaBridge | 189:f392fc9709a3 | 220 | /** @defgroup SYSCFG_FastModePlus_GPIO Fast-mode Plus on GPIO |
| AnnaBridge | 189:f392fc9709a3 | 221 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 222 | */ |
| AnnaBridge | 189:f392fc9709a3 | 223 | |
| AnnaBridge | 189:f392fc9709a3 | 224 | /** @brief Fast-mode Plus driving capability on a specific GPIO |
| AnnaBridge | 189:f392fc9709a3 | 225 | */ |
| AnnaBridge | 189:f392fc9709a3 | 226 | #define SYSCFG_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast-mode Plus on PB6 */ |
| AnnaBridge | 189:f392fc9709a3 | 227 | #define SYSCFG_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast-mode Plus on PB7 */ |
| AnnaBridge | 189:f392fc9709a3 | 228 | #if defined(SYSCFG_CFGR1_I2C_PB8_FMP) |
| AnnaBridge | 189:f392fc9709a3 | 229 | #define SYSCFG_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast-mode Plus on PB8 */ |
| AnnaBridge | 189:f392fc9709a3 | 230 | #endif /* SYSCFG_CFGR1_I2C_PB8_FMP */ |
| AnnaBridge | 189:f392fc9709a3 | 231 | #if defined(SYSCFG_CFGR1_I2C_PB9_FMP) |
| AnnaBridge | 189:f392fc9709a3 | 232 | #define SYSCFG_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast-mode Plus on PB9 */ |
| AnnaBridge | 189:f392fc9709a3 | 233 | #endif /* SYSCFG_CFGR1_I2C_PB9_FMP */ |
| AnnaBridge | 189:f392fc9709a3 | 234 | |
| AnnaBridge | 189:f392fc9709a3 | 235 | /** |
| AnnaBridge | 189:f392fc9709a3 | 236 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 237 | */ |
| AnnaBridge | 189:f392fc9709a3 | 238 | |
| AnnaBridge | 189:f392fc9709a3 | 239 | /** |
| AnnaBridge | 189:f392fc9709a3 | 240 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 241 | */ |
| AnnaBridge | 189:f392fc9709a3 | 242 | |
| AnnaBridge | 189:f392fc9709a3 | 243 | /* Exported macros -----------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 244 | |
| AnnaBridge | 189:f392fc9709a3 | 245 | /** @defgroup DBGMCU_Exported_Macros DBGMCU Exported Macros |
| AnnaBridge | 189:f392fc9709a3 | 246 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 247 | */ |
| AnnaBridge | 189:f392fc9709a3 | 248 | |
| AnnaBridge | 189:f392fc9709a3 | 249 | /** @brief Freeze/Unfreeze Peripherals in Debug mode |
| AnnaBridge | 189:f392fc9709a3 | 250 | */ |
| AnnaBridge | 189:f392fc9709a3 | 251 | #if defined(DBGMCU_APB1FZR1_DBG_TIM2_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 252 | #define __HAL_DBGMCU_FREEZE_TIM2() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM2_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 253 | #define __HAL_DBGMCU_UNFREEZE_TIM2() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM2_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 254 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 255 | |
| AnnaBridge | 189:f392fc9709a3 | 256 | #if defined(DBGMCU_APB1FZR1_DBG_TIM3_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 257 | #define __HAL_DBGMCU_FREEZE_TIM3() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM3_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 258 | #define __HAL_DBGMCU_UNFREEZE_TIM3() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM3_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 259 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 260 | |
| AnnaBridge | 189:f392fc9709a3 | 261 | #if defined(DBGMCU_APB1FZR1_DBG_TIM4_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 262 | #define __HAL_DBGMCU_FREEZE_TIM4() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM4_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 263 | #define __HAL_DBGMCU_UNFREEZE_TIM4() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM4_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 264 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 265 | |
| AnnaBridge | 189:f392fc9709a3 | 266 | #if defined(DBGMCU_APB1FZR1_DBG_TIM5_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 267 | #define __HAL_DBGMCU_FREEZE_TIM5() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM5_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 268 | #define __HAL_DBGMCU_UNFREEZE_TIM5() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM5_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 269 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 270 | |
| AnnaBridge | 189:f392fc9709a3 | 271 | #if defined(DBGMCU_APB1FZR1_DBG_TIM6_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 272 | #define __HAL_DBGMCU_FREEZE_TIM6() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM6_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 273 | #define __HAL_DBGMCU_UNFREEZE_TIM6() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM6_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 274 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 275 | |
| AnnaBridge | 189:f392fc9709a3 | 276 | #if defined(DBGMCU_APB1FZR1_DBG_TIM7_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 277 | #define __HAL_DBGMCU_FREEZE_TIM7() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM7_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 278 | #define __HAL_DBGMCU_UNFREEZE_TIM7() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_TIM7_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 279 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 280 | |
| AnnaBridge | 189:f392fc9709a3 | 281 | #if defined(DBGMCU_APB1FZR1_DBG_RTC_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 282 | #define __HAL_DBGMCU_FREEZE_RTC() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_RTC_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 283 | #define __HAL_DBGMCU_UNFREEZE_RTC() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_RTC_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 284 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 285 | |
| AnnaBridge | 189:f392fc9709a3 | 286 | #if defined(DBGMCU_APB1FZR1_DBG_WWDG_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 287 | #define __HAL_DBGMCU_FREEZE_WWDG() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_WWDG_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 288 | #define __HAL_DBGMCU_UNFREEZE_WWDG() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_WWDG_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 289 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 290 | |
| AnnaBridge | 189:f392fc9709a3 | 291 | #if defined(DBGMCU_APB1FZR1_DBG_IWDG_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 292 | #define __HAL_DBGMCU_FREEZE_IWDG() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_IWDG_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 293 | #define __HAL_DBGMCU_UNFREEZE_IWDG() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_IWDG_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 294 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 295 | |
| AnnaBridge | 189:f392fc9709a3 | 296 | #if defined(DBGMCU_APB1FZR1_DBG_I2C1_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 297 | #define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C1_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 298 | #define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C1_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 299 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 300 | |
| AnnaBridge | 189:f392fc9709a3 | 301 | #if defined(DBGMCU_APB1FZR1_DBG_I2C2_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 302 | #define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C2_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 303 | #define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C2_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 304 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 305 | |
| AnnaBridge | 189:f392fc9709a3 | 306 | #if defined(DBGMCU_APB1FZR1_DBG_I2C3_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 307 | #define __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C3_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 308 | #define __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_I2C3_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 309 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 310 | |
| AnnaBridge | 189:f392fc9709a3 | 311 | #if defined(DBGMCU_APB1FZR2_DBG_I2C4_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 312 | #define __HAL_DBGMCU_FREEZE_I2C4_TIMEOUT() SET_BIT(DBGMCU->APB1FZR2, DBGMCU_APB1FZR2_DBG_I2C4_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 313 | #define __HAL_DBGMCU_UNFREEZE_I2C4_TIMEOUT() CLEAR_BIT(DBGMCU->APB1FZR2, DBGMCU_APB1FZR2_DBG_I2C4_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 314 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 315 | |
| AnnaBridge | 189:f392fc9709a3 | 316 | #if defined(DBGMCU_APB1FZR1_DBG_CAN_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 317 | #define __HAL_DBGMCU_FREEZE_CAN1() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_CAN_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 318 | #define __HAL_DBGMCU_UNFREEZE_CAN1() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_CAN_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 319 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 320 | |
| AnnaBridge | 189:f392fc9709a3 | 321 | #if defined(DBGMCU_APB1FZR1_DBG_CAN2_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 322 | #define __HAL_DBGMCU_FREEZE_CAN2() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_CAN2_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 323 | #define __HAL_DBGMCU_UNFREEZE_CAN2() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_CAN2_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 324 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 325 | |
| AnnaBridge | 189:f392fc9709a3 | 326 | #if defined(DBGMCU_APB1FZR1_DBG_LPTIM1_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 327 | #define __HAL_DBGMCU_FREEZE_LPTIM1() SET_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_LPTIM1_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 328 | #define __HAL_DBGMCU_UNFREEZE_LPTIM1() CLEAR_BIT(DBGMCU->APB1FZR1, DBGMCU_APB1FZR1_DBG_LPTIM1_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 329 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 330 | |
| AnnaBridge | 189:f392fc9709a3 | 331 | #if defined(DBGMCU_APB1FZR2_DBG_LPTIM2_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 332 | #define __HAL_DBGMCU_FREEZE_LPTIM2() SET_BIT(DBGMCU->APB1FZR2, DBGMCU_APB1FZR2_DBG_LPTIM2_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 333 | #define __HAL_DBGMCU_UNFREEZE_LPTIM2() CLEAR_BIT(DBGMCU->APB1FZR2, DBGMCU_APB1FZR2_DBG_LPTIM2_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 334 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 335 | |
| AnnaBridge | 189:f392fc9709a3 | 336 | #if defined(DBGMCU_APB2FZ_DBG_TIM1_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 337 | #define __HAL_DBGMCU_FREEZE_TIM1() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM1_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 338 | #define __HAL_DBGMCU_UNFREEZE_TIM1() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM1_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 339 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 340 | |
| AnnaBridge | 189:f392fc9709a3 | 341 | #if defined(DBGMCU_APB2FZ_DBG_TIM8_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 342 | #define __HAL_DBGMCU_FREEZE_TIM8() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM8_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 343 | #define __HAL_DBGMCU_UNFREEZE_TIM8() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM8_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 344 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 345 | |
| AnnaBridge | 189:f392fc9709a3 | 346 | #if defined(DBGMCU_APB2FZ_DBG_TIM15_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 347 | #define __HAL_DBGMCU_FREEZE_TIM15() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM15_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 348 | #define __HAL_DBGMCU_UNFREEZE_TIM15() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM15_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 349 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 350 | |
| AnnaBridge | 189:f392fc9709a3 | 351 | #if defined(DBGMCU_APB2FZ_DBG_TIM16_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 352 | #define __HAL_DBGMCU_FREEZE_TIM16() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM16_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 353 | #define __HAL_DBGMCU_UNFREEZE_TIM16() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM16_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 354 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 355 | |
| AnnaBridge | 189:f392fc9709a3 | 356 | #if defined(DBGMCU_APB2FZ_DBG_TIM17_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 357 | #define __HAL_DBGMCU_FREEZE_TIM17() SET_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM17_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 358 | #define __HAL_DBGMCU_UNFREEZE_TIM17() CLEAR_BIT(DBGMCU->APB2FZ, DBGMCU_APB2FZ_DBG_TIM17_STOP) |
| AnnaBridge | 189:f392fc9709a3 | 359 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 360 | |
| AnnaBridge | 189:f392fc9709a3 | 361 | /** |
| AnnaBridge | 189:f392fc9709a3 | 362 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 363 | */ |
| AnnaBridge | 189:f392fc9709a3 | 364 | |
| AnnaBridge | 189:f392fc9709a3 | 365 | /** @defgroup SYSCFG_Exported_Macros SYSCFG Exported Macros |
| AnnaBridge | 189:f392fc9709a3 | 366 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 367 | */ |
| AnnaBridge | 189:f392fc9709a3 | 368 | |
| AnnaBridge | 189:f392fc9709a3 | 369 | /** @brief Main Flash memory mapped at 0x00000000. |
| AnnaBridge | 189:f392fc9709a3 | 370 | */ |
| AnnaBridge | 189:f392fc9709a3 | 371 | #define __HAL_SYSCFG_REMAPMEMORY_FLASH() CLEAR_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE) |
| AnnaBridge | 189:f392fc9709a3 | 372 | |
| AnnaBridge | 189:f392fc9709a3 | 373 | /** @brief System Flash memory mapped at 0x00000000. |
| AnnaBridge | 189:f392fc9709a3 | 374 | */ |
| AnnaBridge | 189:f392fc9709a3 | 375 | #define __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, SYSCFG_MEMRMP_MEM_MODE_0) |
| AnnaBridge | 189:f392fc9709a3 | 376 | |
| AnnaBridge | 189:f392fc9709a3 | 377 | /** @brief Embedded SRAM mapped at 0x00000000. |
| AnnaBridge | 189:f392fc9709a3 | 378 | */ |
| AnnaBridge | 189:f392fc9709a3 | 379 | #define __HAL_SYSCFG_REMAPMEMORY_SRAM() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, (SYSCFG_MEMRMP_MEM_MODE_1|SYSCFG_MEMRMP_MEM_MODE_0)) |
| AnnaBridge | 189:f392fc9709a3 | 380 | |
| AnnaBridge | 189:f392fc9709a3 | 381 | #if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \ |
| AnnaBridge | 189:f392fc9709a3 | 382 | defined (STM32L496xx) || defined (STM32L4A6xx) || \ |
| AnnaBridge | 189:f392fc9709a3 | 383 | defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) |
| AnnaBridge | 189:f392fc9709a3 | 384 | |
| AnnaBridge | 189:f392fc9709a3 | 385 | /** @brief FMC Bank1 (NOR/PSRAM 1 and 2) mapped at 0x00000000. |
| AnnaBridge | 189:f392fc9709a3 | 386 | */ |
| AnnaBridge | 189:f392fc9709a3 | 387 | #define __HAL_SYSCFG_REMAPMEMORY_FMC() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, SYSCFG_MEMRMP_MEM_MODE_1) |
| AnnaBridge | 189:f392fc9709a3 | 388 | |
| AnnaBridge | 189:f392fc9709a3 | 389 | #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */ |
| AnnaBridge | 189:f392fc9709a3 | 390 | /* STM32L496xx || STM32L4A6xx || */ |
| AnnaBridge | 189:f392fc9709a3 | 391 | /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
| AnnaBridge | 189:f392fc9709a3 | 392 | |
| AnnaBridge | 189:f392fc9709a3 | 393 | #if defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx) |
| AnnaBridge | 189:f392fc9709a3 | 394 | |
| AnnaBridge | 189:f392fc9709a3 | 395 | /** @brief OCTOSPI mapped at 0x00000000. |
| AnnaBridge | 189:f392fc9709a3 | 396 | */ |
| AnnaBridge | 189:f392fc9709a3 | 397 | #define __HAL_SYSCFG_REMAPMEMORY_OCTOSPI1() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, (SYSCFG_MEMRMP_MEM_MODE_2)) |
| AnnaBridge | 189:f392fc9709a3 | 398 | #define __HAL_SYSCFG_REMAPMEMORY_OCTOSPI2() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, (SYSCFG_MEMRMP_MEM_MODE_2|SYSCFG_MEMRMP_MEM_MODE_0)) |
| AnnaBridge | 189:f392fc9709a3 | 399 | |
| AnnaBridge | 189:f392fc9709a3 | 400 | #else |
| AnnaBridge | 189:f392fc9709a3 | 401 | |
| AnnaBridge | 189:f392fc9709a3 | 402 | /** @brief QUADSPI mapped at 0x00000000. |
| AnnaBridge | 189:f392fc9709a3 | 403 | */ |
| AnnaBridge | 189:f392fc9709a3 | 404 | #define __HAL_SYSCFG_REMAPMEMORY_QUADSPI() MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, (SYSCFG_MEMRMP_MEM_MODE_2|SYSCFG_MEMRMP_MEM_MODE_1)) |
| AnnaBridge | 189:f392fc9709a3 | 405 | |
| AnnaBridge | 189:f392fc9709a3 | 406 | #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
| AnnaBridge | 189:f392fc9709a3 | 407 | |
| AnnaBridge | 189:f392fc9709a3 | 408 | /** |
| AnnaBridge | 189:f392fc9709a3 | 409 | * @brief Return the boot mode as configured by user. |
| AnnaBridge | 189:f392fc9709a3 | 410 | * @retval The boot mode as configured by user. The returned value can be one |
| AnnaBridge | 189:f392fc9709a3 | 411 | * of the following values: |
| AnnaBridge | 189:f392fc9709a3 | 412 | * @arg @ref SYSCFG_BOOT_MAINFLASH |
| AnnaBridge | 189:f392fc9709a3 | 413 | * @arg @ref SYSCFG_BOOT_SYSTEMFLASH |
| AnnaBridge | 189:f392fc9709a3 | 414 | @if STM32L486xx |
| AnnaBridge | 189:f392fc9709a3 | 415 | * @arg @ref SYSCFG_BOOT_FMC |
| AnnaBridge | 189:f392fc9709a3 | 416 | @endif |
| AnnaBridge | 189:f392fc9709a3 | 417 | * @arg @ref SYSCFG_BOOT_SRAM |
| AnnaBridge | 189:f392fc9709a3 | 418 | * @arg @ref SYSCFG_BOOT_QUADSPI |
| AnnaBridge | 189:f392fc9709a3 | 419 | */ |
| AnnaBridge | 189:f392fc9709a3 | 420 | #define __HAL_SYSCFG_GET_BOOT_MODE() READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE) |
| AnnaBridge | 189:f392fc9709a3 | 421 | |
| AnnaBridge | 189:f392fc9709a3 | 422 | /** @brief SRAM2 page 0 to 31 write protection enable macro |
| AnnaBridge | 189:f392fc9709a3 | 423 | * @param __SRAM2WRP__ This parameter can be a combination of values of @ref SYSCFG_SRAM2WRP |
| AnnaBridge | 189:f392fc9709a3 | 424 | * @note Write protection can only be disabled by a system reset |
| AnnaBridge | 189:f392fc9709a3 | 425 | */ |
| AnnaBridge | 189:f392fc9709a3 | 426 | #define __HAL_SYSCFG_SRAM2_WRP_1_31_ENABLE(__SRAM2WRP__) do {assert_param(IS_SYSCFG_SRAM2WRP_PAGE((__SRAM2WRP__)));\ |
| AnnaBridge | 189:f392fc9709a3 | 427 | SET_BIT(SYSCFG->SWPR, (__SRAM2WRP__));\ |
| AnnaBridge | 189:f392fc9709a3 | 428 | }while(0) |
| AnnaBridge | 189:f392fc9709a3 | 429 | |
| AnnaBridge | 189:f392fc9709a3 | 430 | #if defined(SYSCFG_SWPR2_PAGE63) |
| AnnaBridge | 189:f392fc9709a3 | 431 | /** @brief SRAM2 page 32 to 63 write protection enable macro |
| AnnaBridge | 189:f392fc9709a3 | 432 | * @param __SRAM2WRP__ This parameter can be a combination of values of @ref SYSCFG_SRAM2WRP_32_63 |
| AnnaBridge | 189:f392fc9709a3 | 433 | * @note Write protection can only be disabled by a system reset |
| AnnaBridge | 189:f392fc9709a3 | 434 | */ |
| AnnaBridge | 189:f392fc9709a3 | 435 | #define __HAL_SYSCFG_SRAM2_WRP_32_63_ENABLE(__SRAM2WRP__) do {assert_param(IS_SYSCFG_SRAM2WRP_PAGE((__SRAM2WRP__)));\ |
| AnnaBridge | 189:f392fc9709a3 | 436 | SET_BIT(SYSCFG->SWPR2, (__SRAM2WRP__));\ |
| AnnaBridge | 189:f392fc9709a3 | 437 | }while(0) |
| AnnaBridge | 189:f392fc9709a3 | 438 | #endif /* SYSCFG_SWPR2_PAGE63 */ |
| AnnaBridge | 189:f392fc9709a3 | 439 | |
| AnnaBridge | 189:f392fc9709a3 | 440 | /** @brief SRAM2 page write protection unlock prior to erase |
| AnnaBridge | 189:f392fc9709a3 | 441 | * @note Writing a wrong key reactivates the write protection |
| AnnaBridge | 189:f392fc9709a3 | 442 | */ |
| AnnaBridge | 189:f392fc9709a3 | 443 | #define __HAL_SYSCFG_SRAM2_WRP_UNLOCK() do {SYSCFG->SKR = 0xCA;\ |
| AnnaBridge | 189:f392fc9709a3 | 444 | SYSCFG->SKR = 0x53;\ |
| AnnaBridge | 189:f392fc9709a3 | 445 | }while(0) |
| AnnaBridge | 189:f392fc9709a3 | 446 | |
| AnnaBridge | 189:f392fc9709a3 | 447 | /** @brief SRAM2 erase |
| AnnaBridge | 189:f392fc9709a3 | 448 | * @note __SYSCFG_GET_FLAG(SYSCFG_FLAG_SRAM2_BUSY) may be used to check end of erase |
| AnnaBridge | 189:f392fc9709a3 | 449 | */ |
| AnnaBridge | 189:f392fc9709a3 | 450 | #define __HAL_SYSCFG_SRAM2_ERASE() SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER) |
| AnnaBridge | 189:f392fc9709a3 | 451 | |
| AnnaBridge | 189:f392fc9709a3 | 452 | /** @brief Floating Point Unit interrupt enable/disable macros |
| AnnaBridge | 189:f392fc9709a3 | 453 | * @param __INTERRUPT__ This parameter can be a value of @ref SYSCFG_FPU_Interrupts |
| AnnaBridge | 189:f392fc9709a3 | 454 | */ |
| AnnaBridge | 189:f392fc9709a3 | 455 | #define __HAL_SYSCFG_FPU_INTERRUPT_ENABLE(__INTERRUPT__) do {assert_param(IS_SYSCFG_FPU_INTERRUPT((__INTERRUPT__)));\ |
| AnnaBridge | 189:f392fc9709a3 | 456 | SET_BIT(SYSCFG->CFGR1, (__INTERRUPT__));\ |
| AnnaBridge | 189:f392fc9709a3 | 457 | }while(0) |
| AnnaBridge | 189:f392fc9709a3 | 458 | |
| AnnaBridge | 189:f392fc9709a3 | 459 | #define __HAL_SYSCFG_FPU_INTERRUPT_DISABLE(__INTERRUPT__) do {assert_param(IS_SYSCFG_FPU_INTERRUPT((__INTERRUPT__)));\ |
| AnnaBridge | 189:f392fc9709a3 | 460 | CLEAR_BIT(SYSCFG->CFGR1, (__INTERRUPT__));\ |
| AnnaBridge | 189:f392fc9709a3 | 461 | }while(0) |
| AnnaBridge | 189:f392fc9709a3 | 462 | |
| AnnaBridge | 189:f392fc9709a3 | 463 | /** @brief SYSCFG Break ECC lock. |
| AnnaBridge | 189:f392fc9709a3 | 464 | * Enable and lock the connection of Flash ECC error connection to TIM1/8/15/16/17 Break input. |
| AnnaBridge | 189:f392fc9709a3 | 465 | * @note The selected configuration is locked and can be unlocked only by system reset. |
| AnnaBridge | 189:f392fc9709a3 | 466 | */ |
| AnnaBridge | 189:f392fc9709a3 | 467 | #define __HAL_SYSCFG_BREAK_ECC_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_ECCL) |
| AnnaBridge | 189:f392fc9709a3 | 468 | |
| AnnaBridge | 189:f392fc9709a3 | 469 | /** @brief SYSCFG Break Cortex-M4 Lockup lock. |
| AnnaBridge | 189:f392fc9709a3 | 470 | * Enable and lock the connection of Cortex-M4 LOCKUP (Hardfault) output to TIM1/8/15/16/17 Break input. |
| AnnaBridge | 189:f392fc9709a3 | 471 | * @note The selected configuration is locked and can be unlocked only by system reset. |
| AnnaBridge | 189:f392fc9709a3 | 472 | */ |
| AnnaBridge | 189:f392fc9709a3 | 473 | #define __HAL_SYSCFG_BREAK_LOCKUP_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL) |
| AnnaBridge | 189:f392fc9709a3 | 474 | |
| AnnaBridge | 189:f392fc9709a3 | 475 | /** @brief SYSCFG Break PVD lock. |
| AnnaBridge | 189:f392fc9709a3 | 476 | * Enable and lock the PVD connection to Timer1/8/15/16/17 Break input, as well as the PVDE and PLS[2:0] in the PWR_CR2 register. |
| AnnaBridge | 189:f392fc9709a3 | 477 | * @note The selected configuration is locked and can be unlocked only by system reset. |
| AnnaBridge | 189:f392fc9709a3 | 478 | */ |
| AnnaBridge | 189:f392fc9709a3 | 479 | #define __HAL_SYSCFG_BREAK_PVD_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_PVDL) |
| AnnaBridge | 189:f392fc9709a3 | 480 | |
| AnnaBridge | 189:f392fc9709a3 | 481 | /** @brief SYSCFG Break SRAM2 parity lock. |
| AnnaBridge | 189:f392fc9709a3 | 482 | * Enable and lock the SRAM2 parity error signal connection to TIM1/8/15/16/17 Break input. |
| AnnaBridge | 189:f392fc9709a3 | 483 | * @note The selected configuration is locked and can be unlocked by system reset. |
| AnnaBridge | 189:f392fc9709a3 | 484 | */ |
| AnnaBridge | 189:f392fc9709a3 | 485 | #define __HAL_SYSCFG_BREAK_SRAM2PARITY_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPL) |
| AnnaBridge | 189:f392fc9709a3 | 486 | |
| AnnaBridge | 189:f392fc9709a3 | 487 | /** @brief Check SYSCFG flag is set or not. |
| AnnaBridge | 189:f392fc9709a3 | 488 | * @param __FLAG__ specifies the flag to check. |
| AnnaBridge | 189:f392fc9709a3 | 489 | * This parameter can be one of the following values: |
| AnnaBridge | 189:f392fc9709a3 | 490 | * @arg @ref SYSCFG_FLAG_SRAM2_PE SRAM2 Parity Error Flag |
| AnnaBridge | 189:f392fc9709a3 | 491 | * @arg @ref SYSCFG_FLAG_SRAM2_BUSY SRAM2 Erase Ongoing |
| AnnaBridge | 189:f392fc9709a3 | 492 | * @retval The new state of __FLAG__ (TRUE or FALSE). |
| AnnaBridge | 189:f392fc9709a3 | 493 | */ |
| AnnaBridge | 189:f392fc9709a3 | 494 | #define __HAL_SYSCFG_GET_FLAG(__FLAG__) ((((((__FLAG__) == SYSCFG_SCSR_SRAM2BSY)? SYSCFG->SCSR : SYSCFG->CFGR2) & (__FLAG__))!= 0) ? 1 : 0) |
| AnnaBridge | 189:f392fc9709a3 | 495 | |
| AnnaBridge | 189:f392fc9709a3 | 496 | /** @brief Set the SPF bit to clear the SRAM Parity Error Flag. |
| AnnaBridge | 189:f392fc9709a3 | 497 | */ |
| AnnaBridge | 189:f392fc9709a3 | 498 | #define __HAL_SYSCFG_CLEAR_FLAG() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) |
| AnnaBridge | 189:f392fc9709a3 | 499 | |
| AnnaBridge | 189:f392fc9709a3 | 500 | /** @brief Fast-mode Plus driving capability enable/disable macros |
| AnnaBridge | 189:f392fc9709a3 | 501 | * @param __FASTMODEPLUS__ This parameter can be a value of : |
| AnnaBridge | 189:f392fc9709a3 | 502 | * @arg @ref SYSCFG_FASTMODEPLUS_PB6 Fast-mode Plus driving capability activation on PB6 |
| AnnaBridge | 189:f392fc9709a3 | 503 | * @arg @ref SYSCFG_FASTMODEPLUS_PB7 Fast-mode Plus driving capability activation on PB7 |
| AnnaBridge | 189:f392fc9709a3 | 504 | * @arg @ref SYSCFG_FASTMODEPLUS_PB8 Fast-mode Plus driving capability activation on PB8 |
| AnnaBridge | 189:f392fc9709a3 | 505 | * @arg @ref SYSCFG_FASTMODEPLUS_PB9 Fast-mode Plus driving capability activation on PB9 |
| AnnaBridge | 189:f392fc9709a3 | 506 | */ |
| AnnaBridge | 189:f392fc9709a3 | 507 | #define __HAL_SYSCFG_FASTMODEPLUS_ENABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\ |
| AnnaBridge | 189:f392fc9709a3 | 508 | SET_BIT(SYSCFG->CFGR1, (__FASTMODEPLUS__));\ |
| AnnaBridge | 189:f392fc9709a3 | 509 | }while(0) |
| AnnaBridge | 189:f392fc9709a3 | 510 | |
| AnnaBridge | 189:f392fc9709a3 | 511 | #define __HAL_SYSCFG_FASTMODEPLUS_DISABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\ |
| AnnaBridge | 189:f392fc9709a3 | 512 | CLEAR_BIT(SYSCFG->CFGR1, (__FASTMODEPLUS__));\ |
| AnnaBridge | 189:f392fc9709a3 | 513 | }while(0) |
| AnnaBridge | 189:f392fc9709a3 | 514 | |
| AnnaBridge | 189:f392fc9709a3 | 515 | /** |
| AnnaBridge | 189:f392fc9709a3 | 516 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 517 | */ |
| AnnaBridge | 189:f392fc9709a3 | 518 | |
| AnnaBridge | 189:f392fc9709a3 | 519 | /* Private macros ------------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 520 | /** @defgroup SYSCFG_Private_Macros SYSCFG Private Macros |
| AnnaBridge | 189:f392fc9709a3 | 521 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 522 | */ |
| AnnaBridge | 189:f392fc9709a3 | 523 | |
| AnnaBridge | 189:f392fc9709a3 | 524 | #define IS_SYSCFG_FPU_INTERRUPT(__INTERRUPT__) ((((__INTERRUPT__) & SYSCFG_IT_FPU_IOC) == SYSCFG_IT_FPU_IOC) || \ |
| AnnaBridge | 189:f392fc9709a3 | 525 | (((__INTERRUPT__) & SYSCFG_IT_FPU_DZC) == SYSCFG_IT_FPU_DZC) || \ |
| AnnaBridge | 189:f392fc9709a3 | 526 | (((__INTERRUPT__) & SYSCFG_IT_FPU_UFC) == SYSCFG_IT_FPU_UFC) || \ |
| AnnaBridge | 189:f392fc9709a3 | 527 | (((__INTERRUPT__) & SYSCFG_IT_FPU_OFC) == SYSCFG_IT_FPU_OFC) || \ |
| AnnaBridge | 189:f392fc9709a3 | 528 | (((__INTERRUPT__) & SYSCFG_IT_FPU_IDC) == SYSCFG_IT_FPU_IDC) || \ |
| AnnaBridge | 189:f392fc9709a3 | 529 | (((__INTERRUPT__) & SYSCFG_IT_FPU_IXC) == SYSCFG_IT_FPU_IXC)) |
| AnnaBridge | 189:f392fc9709a3 | 530 | |
| AnnaBridge | 189:f392fc9709a3 | 531 | #define IS_SYSCFG_BREAK_CONFIG(__CONFIG__) (((__CONFIG__) == SYSCFG_BREAK_ECC) || \ |
| AnnaBridge | 189:f392fc9709a3 | 532 | ((__CONFIG__) == SYSCFG_BREAK_PVD) || \ |
| AnnaBridge | 189:f392fc9709a3 | 533 | ((__CONFIG__) == SYSCFG_BREAK_SRAM2_PARITY) || \ |
| AnnaBridge | 189:f392fc9709a3 | 534 | ((__CONFIG__) == SYSCFG_BREAK_LOCKUP)) |
| AnnaBridge | 189:f392fc9709a3 | 535 | |
| AnnaBridge | 189:f392fc9709a3 | 536 | #define IS_SYSCFG_SRAM2WRP_PAGE(__PAGE__) (((__PAGE__) > 0) && ((__PAGE__) <= 0xFFFFFFFF)) |
| AnnaBridge | 189:f392fc9709a3 | 537 | |
| AnnaBridge | 189:f392fc9709a3 | 538 | #if defined(VREFBUF) |
| AnnaBridge | 189:f392fc9709a3 | 539 | #define IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(__SCALE__) (((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE0) || \ |
| AnnaBridge | 189:f392fc9709a3 | 540 | ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE1)) |
| AnnaBridge | 189:f392fc9709a3 | 541 | |
| AnnaBridge | 189:f392fc9709a3 | 542 | #define IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(__VALUE__) (((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE) || \ |
| AnnaBridge | 189:f392fc9709a3 | 543 | ((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE)) |
| AnnaBridge | 189:f392fc9709a3 | 544 | |
| AnnaBridge | 189:f392fc9709a3 | 545 | #define IS_SYSCFG_VREFBUF_TRIMMING(__VALUE__) (((__VALUE__) > 0) && ((__VALUE__) <= VREFBUF_CCR_TRIM)) |
| AnnaBridge | 189:f392fc9709a3 | 546 | #endif /* VREFBUF */ |
| AnnaBridge | 189:f392fc9709a3 | 547 | |
| AnnaBridge | 189:f392fc9709a3 | 548 | #if defined(SYSCFG_FASTMODEPLUS_PB8) && defined(SYSCFG_FASTMODEPLUS_PB9) |
| AnnaBridge | 189:f392fc9709a3 | 549 | #define IS_SYSCFG_FASTMODEPLUS(__PIN__) ((((__PIN__) & SYSCFG_FASTMODEPLUS_PB6) == SYSCFG_FASTMODEPLUS_PB6) || \ |
| AnnaBridge | 189:f392fc9709a3 | 550 | (((__PIN__) & SYSCFG_FASTMODEPLUS_PB7) == SYSCFG_FASTMODEPLUS_PB7) || \ |
| AnnaBridge | 189:f392fc9709a3 | 551 | (((__PIN__) & SYSCFG_FASTMODEPLUS_PB8) == SYSCFG_FASTMODEPLUS_PB8) || \ |
| AnnaBridge | 189:f392fc9709a3 | 552 | (((__PIN__) & SYSCFG_FASTMODEPLUS_PB9) == SYSCFG_FASTMODEPLUS_PB9)) |
| AnnaBridge | 189:f392fc9709a3 | 553 | #elif defined(SYSCFG_FASTMODEPLUS_PB8) |
| AnnaBridge | 189:f392fc9709a3 | 554 | #define IS_SYSCFG_FASTMODEPLUS(__PIN__) ((((__PIN__) & SYSCFG_FASTMODEPLUS_PB6) == SYSCFG_FASTMODEPLUS_PB6) || \ |
| AnnaBridge | 189:f392fc9709a3 | 555 | (((__PIN__) & SYSCFG_FASTMODEPLUS_PB7) == SYSCFG_FASTMODEPLUS_PB7) || \ |
| AnnaBridge | 189:f392fc9709a3 | 556 | (((__PIN__) & SYSCFG_FASTMODEPLUS_PB8) == SYSCFG_FASTMODEPLUS_PB8)) |
| AnnaBridge | 189:f392fc9709a3 | 557 | #elif defined(SYSCFG_FASTMODEPLUS_PB9) |
| AnnaBridge | 189:f392fc9709a3 | 558 | #define IS_SYSCFG_FASTMODEPLUS(__PIN__) ((((__PIN__) & SYSCFG_FASTMODEPLUS_PB6) == SYSCFG_FASTMODEPLUS_PB6) || \ |
| AnnaBridge | 189:f392fc9709a3 | 559 | (((__PIN__) & SYSCFG_FASTMODEPLUS_PB7) == SYSCFG_FASTMODEPLUS_PB7) || \ |
| AnnaBridge | 189:f392fc9709a3 | 560 | (((__PIN__) & SYSCFG_FASTMODEPLUS_PB9) == SYSCFG_FASTMODEPLUS_PB9)) |
| AnnaBridge | 189:f392fc9709a3 | 561 | #else |
| AnnaBridge | 189:f392fc9709a3 | 562 | #define IS_SYSCFG_FASTMODEPLUS(__PIN__) ((((__PIN__) & SYSCFG_FASTMODEPLUS_PB6) == SYSCFG_FASTMODEPLUS_PB6) || \ |
| AnnaBridge | 189:f392fc9709a3 | 563 | (((__PIN__) & SYSCFG_FASTMODEPLUS_PB7) == SYSCFG_FASTMODEPLUS_PB7)) |
| AnnaBridge | 189:f392fc9709a3 | 564 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 565 | /** |
| AnnaBridge | 189:f392fc9709a3 | 566 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 567 | */ |
| AnnaBridge | 189:f392fc9709a3 | 568 | |
| AnnaBridge | 189:f392fc9709a3 | 569 | /* Exported functions --------------------------------------------------------*/ |
| AnnaBridge | 189:f392fc9709a3 | 570 | |
| AnnaBridge | 189:f392fc9709a3 | 571 | /** @addtogroup HAL_Exported_Functions |
| AnnaBridge | 189:f392fc9709a3 | 572 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 573 | */ |
| AnnaBridge | 189:f392fc9709a3 | 574 | |
| AnnaBridge | 189:f392fc9709a3 | 575 | /** @addtogroup HAL_Exported_Functions_Group1 |
| AnnaBridge | 189:f392fc9709a3 | 576 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 577 | */ |
| AnnaBridge | 189:f392fc9709a3 | 578 | |
| AnnaBridge | 189:f392fc9709a3 | 579 | /* Initialization and de-initialization functions ******************************/ |
| AnnaBridge | 189:f392fc9709a3 | 580 | HAL_StatusTypeDef HAL_Init(void); |
| AnnaBridge | 189:f392fc9709a3 | 581 | HAL_StatusTypeDef HAL_DeInit(void); |
| AnnaBridge | 189:f392fc9709a3 | 582 | void HAL_MspInit(void); |
| AnnaBridge | 189:f392fc9709a3 | 583 | void HAL_MspDeInit(void); |
| AnnaBridge | 189:f392fc9709a3 | 584 | HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority); |
| AnnaBridge | 189:f392fc9709a3 | 585 | |
| AnnaBridge | 189:f392fc9709a3 | 586 | /** |
| AnnaBridge | 189:f392fc9709a3 | 587 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 588 | */ |
| AnnaBridge | 189:f392fc9709a3 | 589 | |
| AnnaBridge | 189:f392fc9709a3 | 590 | /** @addtogroup HAL_Exported_Functions_Group2 |
| AnnaBridge | 189:f392fc9709a3 | 591 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 592 | */ |
| AnnaBridge | 189:f392fc9709a3 | 593 | |
| AnnaBridge | 189:f392fc9709a3 | 594 | /* Peripheral Control functions ************************************************/ |
| AnnaBridge | 189:f392fc9709a3 | 595 | void HAL_IncTick(void); |
| AnnaBridge | 189:f392fc9709a3 | 596 | void HAL_Delay(uint32_t Delay); |
| AnnaBridge | 189:f392fc9709a3 | 597 | uint32_t HAL_GetTick(void); |
| AnnaBridge | 189:f392fc9709a3 | 598 | void HAL_SuspendTick(void); |
| AnnaBridge | 189:f392fc9709a3 | 599 | void HAL_ResumeTick(void); |
| AnnaBridge | 189:f392fc9709a3 | 600 | uint32_t HAL_GetHalVersion(void); |
| AnnaBridge | 189:f392fc9709a3 | 601 | uint32_t HAL_GetREVID(void); |
| AnnaBridge | 189:f392fc9709a3 | 602 | uint32_t HAL_GetDEVID(void); |
| AnnaBridge | 189:f392fc9709a3 | 603 | uint32_t HAL_GetUIDw0(void); |
| AnnaBridge | 189:f392fc9709a3 | 604 | uint32_t HAL_GetUIDw1(void); |
| AnnaBridge | 189:f392fc9709a3 | 605 | uint32_t HAL_GetUIDw2(void); |
| AnnaBridge | 189:f392fc9709a3 | 606 | |
| AnnaBridge | 189:f392fc9709a3 | 607 | /** |
| AnnaBridge | 189:f392fc9709a3 | 608 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 609 | */ |
| AnnaBridge | 189:f392fc9709a3 | 610 | |
| AnnaBridge | 189:f392fc9709a3 | 611 | /** @addtogroup HAL_Exported_Functions_Group3 |
| AnnaBridge | 189:f392fc9709a3 | 612 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 613 | */ |
| AnnaBridge | 189:f392fc9709a3 | 614 | |
| AnnaBridge | 189:f392fc9709a3 | 615 | /* DBGMCU Peripheral Control functions *****************************************/ |
| AnnaBridge | 189:f392fc9709a3 | 616 | void HAL_DBGMCU_EnableDBGSleepMode(void); |
| AnnaBridge | 189:f392fc9709a3 | 617 | void HAL_DBGMCU_DisableDBGSleepMode(void); |
| AnnaBridge | 189:f392fc9709a3 | 618 | void HAL_DBGMCU_EnableDBGStopMode(void); |
| AnnaBridge | 189:f392fc9709a3 | 619 | void HAL_DBGMCU_DisableDBGStopMode(void); |
| AnnaBridge | 189:f392fc9709a3 | 620 | void HAL_DBGMCU_EnableDBGStandbyMode(void); |
| AnnaBridge | 189:f392fc9709a3 | 621 | void HAL_DBGMCU_DisableDBGStandbyMode(void); |
| AnnaBridge | 189:f392fc9709a3 | 622 | |
| AnnaBridge | 189:f392fc9709a3 | 623 | /** |
| AnnaBridge | 189:f392fc9709a3 | 624 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 625 | */ |
| AnnaBridge | 189:f392fc9709a3 | 626 | |
| AnnaBridge | 189:f392fc9709a3 | 627 | /** @addtogroup HAL_Exported_Functions_Group4 |
| AnnaBridge | 189:f392fc9709a3 | 628 | * @{ |
| AnnaBridge | 189:f392fc9709a3 | 629 | */ |
| AnnaBridge | 189:f392fc9709a3 | 630 | |
| AnnaBridge | 189:f392fc9709a3 | 631 | /* SYSCFG Control functions ****************************************************/ |
| AnnaBridge | 189:f392fc9709a3 | 632 | void HAL_SYSCFG_SRAM2Erase(void); |
| AnnaBridge | 189:f392fc9709a3 | 633 | void HAL_SYSCFG_EnableMemorySwappingBank(void); |
| AnnaBridge | 189:f392fc9709a3 | 634 | void HAL_SYSCFG_DisableMemorySwappingBank(void); |
| AnnaBridge | 189:f392fc9709a3 | 635 | |
| AnnaBridge | 189:f392fc9709a3 | 636 | #if defined(VREFBUF) |
| AnnaBridge | 189:f392fc9709a3 | 637 | void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling); |
| AnnaBridge | 189:f392fc9709a3 | 638 | void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode); |
| AnnaBridge | 189:f392fc9709a3 | 639 | void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue); |
| AnnaBridge | 189:f392fc9709a3 | 640 | HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void); |
| AnnaBridge | 189:f392fc9709a3 | 641 | void HAL_SYSCFG_DisableVREFBUF(void); |
| AnnaBridge | 189:f392fc9709a3 | 642 | #endif /* VREFBUF */ |
| AnnaBridge | 189:f392fc9709a3 | 643 | |
| AnnaBridge | 189:f392fc9709a3 | 644 | void HAL_SYSCFG_EnableIOAnalogSwitchBooster(void); |
| AnnaBridge | 189:f392fc9709a3 | 645 | void HAL_SYSCFG_DisableIOAnalogSwitchBooster(void); |
| AnnaBridge | 189:f392fc9709a3 | 646 | |
| AnnaBridge | 189:f392fc9709a3 | 647 | /** |
| AnnaBridge | 189:f392fc9709a3 | 648 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 649 | */ |
| AnnaBridge | 189:f392fc9709a3 | 650 | |
| AnnaBridge | 189:f392fc9709a3 | 651 | /** |
| AnnaBridge | 189:f392fc9709a3 | 652 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 653 | */ |
| AnnaBridge | 189:f392fc9709a3 | 654 | |
| AnnaBridge | 189:f392fc9709a3 | 655 | /** |
| AnnaBridge | 189:f392fc9709a3 | 656 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 657 | */ |
| AnnaBridge | 189:f392fc9709a3 | 658 | |
| AnnaBridge | 189:f392fc9709a3 | 659 | /** |
| AnnaBridge | 189:f392fc9709a3 | 660 | * @} |
| AnnaBridge | 189:f392fc9709a3 | 661 | */ |
| AnnaBridge | 189:f392fc9709a3 | 662 | |
| AnnaBridge | 189:f392fc9709a3 | 663 | #ifdef __cplusplus |
| AnnaBridge | 189:f392fc9709a3 | 664 | } |
| AnnaBridge | 189:f392fc9709a3 | 665 | #endif |
| AnnaBridge | 189:f392fc9709a3 | 666 | |
| AnnaBridge | 189:f392fc9709a3 | 667 | #endif /* __STM32L4xx_HAL_H */ |
| AnnaBridge | 189:f392fc9709a3 | 668 | |
| AnnaBridge | 189:f392fc9709a3 | 669 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |
