mbed official / mbed-dev

mbed library sources. Supersedes mbed-src.

Dependents:   Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more

cmsis/BUILD/mbed/TARGET_DISCO_L496AG/TOOLCHAIN_ARM_STD/core_sc000.h@189:f392fc9709a3, 2019-02-20 (annotated)

Committer:
AnnaBridge
Date:
Wed Feb 20 22:31:08 2019 +0000
Revision:
189:f392fc9709a3
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 189:f392fc9709a3 1 /**************************************************************************//**
AnnaBridge 189:f392fc9709a3 2 * @file core_sc000.h
AnnaBridge 189:f392fc9709a3 3 * @brief CMSIS SC000 Core Peripheral Access Layer Header File
AnnaBridge 189:f392fc9709a3 4 * @version V5.0.5
AnnaBridge 189:f392fc9709a3 5 * @date 28. May 2018
AnnaBridge 189:f392fc9709a3 6 ******************************************************************************/
AnnaBridge 189:f392fc9709a3 7 /*
AnnaBridge 189:f392fc9709a3 8 * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
AnnaBridge 189:f392fc9709a3 9 *
AnnaBridge 189:f392fc9709a3 10 * SPDX-License-Identifier: Apache-2.0
AnnaBridge 189:f392fc9709a3 11 *
AnnaBridge 189:f392fc9709a3 12 * Licensed under the Apache License, Version 2.0 (the License); you may
AnnaBridge 189:f392fc9709a3 13 * not use this file except in compliance with the License.
AnnaBridge 189:f392fc9709a3 14 * You may obtain a copy of the License at
AnnaBridge 189:f392fc9709a3 15 *
AnnaBridge 189:f392fc9709a3 16 * www.apache.org/licenses/LICENSE-2.0
AnnaBridge 189:f392fc9709a3 17 *
AnnaBridge 189:f392fc9709a3 18 * Unless required by applicable law or agreed to in writing, software
AnnaBridge 189:f392fc9709a3 19 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
AnnaBridge 189:f392fc9709a3 20 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
AnnaBridge 189:f392fc9709a3 21 * See the License for the specific language governing permissions and
AnnaBridge 189:f392fc9709a3 22 * limitations under the License.
AnnaBridge 189:f392fc9709a3 23 */
AnnaBridge 189:f392fc9709a3 24
AnnaBridge 189:f392fc9709a3 25 #if defined ( __ICCARM__ )
AnnaBridge 189:f392fc9709a3 26 #pragma system_include /* treat file as system include file for MISRA check */
AnnaBridge 189:f392fc9709a3 27 #elif defined (__clang__)
AnnaBridge 189:f392fc9709a3 28 #pragma clang system_header /* treat file as system include file */
AnnaBridge 189:f392fc9709a3 29 #endif
AnnaBridge 189:f392fc9709a3 30
AnnaBridge 189:f392fc9709a3 31 #ifndef __CORE_SC000_H_GENERIC
AnnaBridge 189:f392fc9709a3 32 #define __CORE_SC000_H_GENERIC
AnnaBridge 189:f392fc9709a3 33
AnnaBridge 189:f392fc9709a3 34 #include <stdint.h>
AnnaBridge 189:f392fc9709a3 35
AnnaBridge 189:f392fc9709a3 36 #ifdef __cplusplus
AnnaBridge 189:f392fc9709a3 37 extern "C" {
AnnaBridge 189:f392fc9709a3 38 #endif
AnnaBridge 189:f392fc9709a3 39
AnnaBridge 189:f392fc9709a3 40 /**
AnnaBridge 189:f392fc9709a3 41 \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
AnnaBridge 189:f392fc9709a3 42 CMSIS violates the following MISRA-C:2004 rules:
AnnaBridge 189:f392fc9709a3 43
AnnaBridge 189:f392fc9709a3 44 \li Required Rule 8.5, object/function definition in header file.<br>
AnnaBridge 189:f392fc9709a3 45 Function definitions in header files are used to allow 'inlining'.
AnnaBridge 189:f392fc9709a3 46
AnnaBridge 189:f392fc9709a3 47 \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
AnnaBridge 189:f392fc9709a3 48 Unions are used for effective representation of core registers.
AnnaBridge 189:f392fc9709a3 49
AnnaBridge 189:f392fc9709a3 50 \li Advisory Rule 19.7, Function-like macro defined.<br>
AnnaBridge 189:f392fc9709a3 51 Function-like macros are used to allow more efficient code.
AnnaBridge 189:f392fc9709a3 52 */
AnnaBridge 189:f392fc9709a3 53
AnnaBridge 189:f392fc9709a3 54
AnnaBridge 189:f392fc9709a3 55 /*******************************************************************************
AnnaBridge 189:f392fc9709a3 56 * CMSIS definitions
AnnaBridge 189:f392fc9709a3 57 ******************************************************************************/
AnnaBridge 189:f392fc9709a3 58 /**
AnnaBridge 189:f392fc9709a3 59 \ingroup SC000
AnnaBridge 189:f392fc9709a3 60 @{
AnnaBridge 189:f392fc9709a3 61 */
AnnaBridge 189:f392fc9709a3 62
AnnaBridge 189:f392fc9709a3 63 #include "cmsis_version.h"
AnnaBridge 189:f392fc9709a3 64
AnnaBridge 189:f392fc9709a3 65 /* CMSIS SC000 definitions */
AnnaBridge 189:f392fc9709a3 66 #define __SC000_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */
AnnaBridge 189:f392fc9709a3 67 #define __SC000_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */
AnnaBridge 189:f392fc9709a3 68 #define __SC000_CMSIS_VERSION ((__SC000_CMSIS_VERSION_MAIN << 16U) | \
AnnaBridge 189:f392fc9709a3 69 __SC000_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */
AnnaBridge 189:f392fc9709a3 70
AnnaBridge 189:f392fc9709a3 71 #define __CORTEX_SC (000U) /*!< Cortex secure core */
AnnaBridge 189:f392fc9709a3 72
AnnaBridge 189:f392fc9709a3 73 /** __FPU_USED indicates whether an FPU is used or not.
AnnaBridge 189:f392fc9709a3 74 This core does not support an FPU at all
AnnaBridge 189:f392fc9709a3 75 */
AnnaBridge 189:f392fc9709a3 76 #define __FPU_USED 0U
AnnaBridge 189:f392fc9709a3 77
AnnaBridge 189:f392fc9709a3 78 #if defined ( __CC_ARM )
AnnaBridge 189:f392fc9709a3 79 #if defined __TARGET_FPU_VFP
AnnaBridge 189:f392fc9709a3 80 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge 189:f392fc9709a3 81 #endif
AnnaBridge 189:f392fc9709a3 82
AnnaBridge 189:f392fc9709a3 83 #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
AnnaBridge 189:f392fc9709a3 84 #if defined __ARM_FP
AnnaBridge 189:f392fc9709a3 85 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge 189:f392fc9709a3 86 #endif
AnnaBridge 189:f392fc9709a3 87
AnnaBridge 189:f392fc9709a3 88 #elif defined ( __GNUC__ )
AnnaBridge 189:f392fc9709a3 89 #if defined (__VFP_FP__) && !defined(__SOFTFP__)
AnnaBridge 189:f392fc9709a3 90 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge 189:f392fc9709a3 91 #endif
AnnaBridge 189:f392fc9709a3 92
AnnaBridge 189:f392fc9709a3 93 #elif defined ( __ICCARM__ )
AnnaBridge 189:f392fc9709a3 94 #if defined __ARMVFP__
AnnaBridge 189:f392fc9709a3 95 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge 189:f392fc9709a3 96 #endif
AnnaBridge 189:f392fc9709a3 97
AnnaBridge 189:f392fc9709a3 98 #elif defined ( __TI_ARM__ )
AnnaBridge 189:f392fc9709a3 99 #if defined __TI_VFP_SUPPORT__
AnnaBridge 189:f392fc9709a3 100 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge 189:f392fc9709a3 101 #endif
AnnaBridge 189:f392fc9709a3 102
AnnaBridge 189:f392fc9709a3 103 #elif defined ( __TASKING__ )
AnnaBridge 189:f392fc9709a3 104 #if defined __FPU_VFP__
AnnaBridge 189:f392fc9709a3 105 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge 189:f392fc9709a3 106 #endif
AnnaBridge 189:f392fc9709a3 107
AnnaBridge 189:f392fc9709a3 108 #elif defined ( __CSMC__ )
AnnaBridge 189:f392fc9709a3 109 #if ( __CSMC__ & 0x400U)
AnnaBridge 189:f392fc9709a3 110 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
AnnaBridge 189:f392fc9709a3 111 #endif
AnnaBridge 189:f392fc9709a3 112
AnnaBridge 189:f392fc9709a3 113 #endif
AnnaBridge 189:f392fc9709a3 114
AnnaBridge 189:f392fc9709a3 115 #include "cmsis_compiler.h" /* CMSIS compiler specific defines */
AnnaBridge 189:f392fc9709a3 116
AnnaBridge 189:f392fc9709a3 117
AnnaBridge 189:f392fc9709a3 118 #ifdef __cplusplus
AnnaBridge 189:f392fc9709a3 119 }
AnnaBridge 189:f392fc9709a3 120 #endif
AnnaBridge 189:f392fc9709a3 121
AnnaBridge 189:f392fc9709a3 122 #endif /* __CORE_SC000_H_GENERIC */
AnnaBridge 189:f392fc9709a3 123
AnnaBridge 189:f392fc9709a3 124 #ifndef __CMSIS_GENERIC
AnnaBridge 189:f392fc9709a3 125
AnnaBridge 189:f392fc9709a3 126 #ifndef __CORE_SC000_H_DEPENDANT
AnnaBridge 189:f392fc9709a3 127 #define __CORE_SC000_H_DEPENDANT
AnnaBridge 189:f392fc9709a3 128
AnnaBridge 189:f392fc9709a3 129 #ifdef __cplusplus
AnnaBridge 189:f392fc9709a3 130 extern "C" {
AnnaBridge 189:f392fc9709a3 131 #endif
AnnaBridge 189:f392fc9709a3 132
AnnaBridge 189:f392fc9709a3 133 /* check device defines and use defaults */
AnnaBridge 189:f392fc9709a3 134 #if defined __CHECK_DEVICE_DEFINES
AnnaBridge 189:f392fc9709a3 135 #ifndef __SC000_REV
AnnaBridge 189:f392fc9709a3 136 #define __SC000_REV 0x0000U
AnnaBridge 189:f392fc9709a3 137 #warning "__SC000_REV not defined in device header file; using default!"
AnnaBridge 189:f392fc9709a3 138 #endif
AnnaBridge 189:f392fc9709a3 139
AnnaBridge 189:f392fc9709a3 140 #ifndef __MPU_PRESENT
AnnaBridge 189:f392fc9709a3 141 #define __MPU_PRESENT 0U
AnnaBridge 189:f392fc9709a3 142 #warning "__MPU_PRESENT not defined in device header file; using default!"
AnnaBridge 189:f392fc9709a3 143 #endif
AnnaBridge 189:f392fc9709a3 144
AnnaBridge 189:f392fc9709a3 145 #ifndef __NVIC_PRIO_BITS
AnnaBridge 189:f392fc9709a3 146 #define __NVIC_PRIO_BITS 2U
AnnaBridge 189:f392fc9709a3 147 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
AnnaBridge 189:f392fc9709a3 148 #endif
AnnaBridge 189:f392fc9709a3 149
AnnaBridge 189:f392fc9709a3 150 #ifndef __Vendor_SysTickConfig
AnnaBridge 189:f392fc9709a3 151 #define __Vendor_SysTickConfig 0U
AnnaBridge 189:f392fc9709a3 152 #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
AnnaBridge 189:f392fc9709a3 153 #endif
AnnaBridge 189:f392fc9709a3 154 #endif
AnnaBridge 189:f392fc9709a3 155
AnnaBridge 189:f392fc9709a3 156 /* IO definitions (access restrictions to peripheral registers) */
AnnaBridge 189:f392fc9709a3 157 /**
AnnaBridge 189:f392fc9709a3 158 \defgroup CMSIS_glob_defs CMSIS Global Defines
AnnaBridge 189:f392fc9709a3 159
AnnaBridge 189:f392fc9709a3 160 <strong>IO Type Qualifiers</strong> are used
AnnaBridge 189:f392fc9709a3 161 \li to specify the access to peripheral variables.
AnnaBridge 189:f392fc9709a3 162 \li for automatic generation of peripheral register debug information.
AnnaBridge 189:f392fc9709a3 163 */
AnnaBridge 189:f392fc9709a3 164 #ifdef __cplusplus
AnnaBridge 189:f392fc9709a3 165 #define __I volatile /*!< Defines 'read only' permissions */
AnnaBridge 189:f392fc9709a3 166 #else
AnnaBridge 189:f392fc9709a3 167 #define __I volatile const /*!< Defines 'read only' permissions */
AnnaBridge 189:f392fc9709a3 168 #endif
AnnaBridge 189:f392fc9709a3 169 #define __O volatile /*!< Defines 'write only' permissions */
AnnaBridge 189:f392fc9709a3 170 #define __IO volatile /*!< Defines 'read / write' permissions */
AnnaBridge 189:f392fc9709a3 171
AnnaBridge 189:f392fc9709a3 172 /* following defines should be used for structure members */
AnnaBridge 189:f392fc9709a3 173 #define __IM volatile const /*! Defines 'read only' structure member permissions */
AnnaBridge 189:f392fc9709a3 174 #define __OM volatile /*! Defines 'write only' structure member permissions */
AnnaBridge 189:f392fc9709a3 175 #define __IOM volatile /*! Defines 'read / write' structure member permissions */
AnnaBridge 189:f392fc9709a3 176
AnnaBridge 189:f392fc9709a3 177 /*@} end of group SC000 */
AnnaBridge 189:f392fc9709a3 178
AnnaBridge 189:f392fc9709a3 179
AnnaBridge 189:f392fc9709a3 180
AnnaBridge 189:f392fc9709a3 181 /*******************************************************************************
AnnaBridge 189:f392fc9709a3 182 * Register Abstraction
AnnaBridge 189:f392fc9709a3 183 Core Register contain:
AnnaBridge 189:f392fc9709a3 184 - Core Register
AnnaBridge 189:f392fc9709a3 185 - Core NVIC Register
AnnaBridge 189:f392fc9709a3 186 - Core SCB Register
AnnaBridge 189:f392fc9709a3 187 - Core SysTick Register
AnnaBridge 189:f392fc9709a3 188 - Core MPU Register
AnnaBridge 189:f392fc9709a3 189 ******************************************************************************/
AnnaBridge 189:f392fc9709a3 190 /**
AnnaBridge 189:f392fc9709a3 191 \defgroup CMSIS_core_register Defines and Type Definitions
AnnaBridge 189:f392fc9709a3 192 \brief Type definitions and defines for Cortex-M processor based devices.
AnnaBridge 189:f392fc9709a3 193 */
AnnaBridge 189:f392fc9709a3 194
AnnaBridge 189:f392fc9709a3 195 /**
AnnaBridge 189:f392fc9709a3 196 \ingroup CMSIS_core_register
AnnaBridge 189:f392fc9709a3 197 \defgroup CMSIS_CORE Status and Control Registers
AnnaBridge 189:f392fc9709a3 198 \brief Core Register type definitions.
AnnaBridge 189:f392fc9709a3 199 @{
AnnaBridge 189:f392fc9709a3 200 */
AnnaBridge 189:f392fc9709a3 201
AnnaBridge 189:f392fc9709a3 202 /**
AnnaBridge 189:f392fc9709a3 203 \brief Union type to access the Application Program Status Register (APSR).
AnnaBridge 189:f392fc9709a3 204 */
AnnaBridge 189:f392fc9709a3 205 typedef union
AnnaBridge 189:f392fc9709a3 206 {
AnnaBridge 189:f392fc9709a3 207 struct
AnnaBridge 189:f392fc9709a3 208 {
AnnaBridge 189:f392fc9709a3 209 uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */
AnnaBridge 189:f392fc9709a3 210 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
AnnaBridge 189:f392fc9709a3 211 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
AnnaBridge 189:f392fc9709a3 212 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
AnnaBridge 189:f392fc9709a3 213 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
AnnaBridge 189:f392fc9709a3 214 } b; /*!< Structure used for bit access */
AnnaBridge 189:f392fc9709a3 215 uint32_t w; /*!< Type used for word access */
AnnaBridge 189:f392fc9709a3 216 } APSR_Type;
AnnaBridge 189:f392fc9709a3 217
AnnaBridge 189:f392fc9709a3 218 /* APSR Register Definitions */
AnnaBridge 189:f392fc9709a3 219 #define APSR_N_Pos 31U /*!< APSR: N Position */
AnnaBridge 189:f392fc9709a3 220 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
AnnaBridge 189:f392fc9709a3 221
AnnaBridge 189:f392fc9709a3 222 #define APSR_Z_Pos 30U /*!< APSR: Z Position */
AnnaBridge 189:f392fc9709a3 223 #define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */
AnnaBridge 189:f392fc9709a3 224
AnnaBridge 189:f392fc9709a3 225 #define APSR_C_Pos 29U /*!< APSR: C Position */
AnnaBridge 189:f392fc9709a3 226 #define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */
AnnaBridge 189:f392fc9709a3 227
AnnaBridge 189:f392fc9709a3 228 #define APSR_V_Pos 28U /*!< APSR: V Position */
AnnaBridge 189:f392fc9709a3 229 #define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */
AnnaBridge 189:f392fc9709a3 230
AnnaBridge 189:f392fc9709a3 231
AnnaBridge 189:f392fc9709a3 232 /**
AnnaBridge 189:f392fc9709a3 233 \brief Union type to access the Interrupt Program Status Register (IPSR).
AnnaBridge 189:f392fc9709a3 234 */
AnnaBridge 189:f392fc9709a3 235 typedef union
AnnaBridge 189:f392fc9709a3 236 {
AnnaBridge 189:f392fc9709a3 237 struct
AnnaBridge 189:f392fc9709a3 238 {
AnnaBridge 189:f392fc9709a3 239 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
AnnaBridge 189:f392fc9709a3 240 uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
AnnaBridge 189:f392fc9709a3 241 } b; /*!< Structure used for bit access */
AnnaBridge 189:f392fc9709a3 242 uint32_t w; /*!< Type used for word access */
AnnaBridge 189:f392fc9709a3 243 } IPSR_Type;
AnnaBridge 189:f392fc9709a3 244
AnnaBridge 189:f392fc9709a3 245 /* IPSR Register Definitions */
AnnaBridge 189:f392fc9709a3 246 #define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */
AnnaBridge 189:f392fc9709a3 247 #define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */
AnnaBridge 189:f392fc9709a3 248
AnnaBridge 189:f392fc9709a3 249
AnnaBridge 189:f392fc9709a3 250 /**
AnnaBridge 189:f392fc9709a3 251 \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
AnnaBridge 189:f392fc9709a3 252 */
AnnaBridge 189:f392fc9709a3 253 typedef union
AnnaBridge 189:f392fc9709a3 254 {
AnnaBridge 189:f392fc9709a3 255 struct
AnnaBridge 189:f392fc9709a3 256 {
AnnaBridge 189:f392fc9709a3 257 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
AnnaBridge 189:f392fc9709a3 258 uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */
AnnaBridge 189:f392fc9709a3 259 uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
AnnaBridge 189:f392fc9709a3 260 uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */
AnnaBridge 189:f392fc9709a3 261 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
AnnaBridge 189:f392fc9709a3 262 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
AnnaBridge 189:f392fc9709a3 263 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
AnnaBridge 189:f392fc9709a3 264 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
AnnaBridge 189:f392fc9709a3 265 } b; /*!< Structure used for bit access */
AnnaBridge 189:f392fc9709a3 266 uint32_t w; /*!< Type used for word access */
AnnaBridge 189:f392fc9709a3 267 } xPSR_Type;
AnnaBridge 189:f392fc9709a3 268
AnnaBridge 189:f392fc9709a3 269 /* xPSR Register Definitions */
AnnaBridge 189:f392fc9709a3 270 #define xPSR_N_Pos 31U /*!< xPSR: N Position */
AnnaBridge 189:f392fc9709a3 271 #define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */
AnnaBridge 189:f392fc9709a3 272
AnnaBridge 189:f392fc9709a3 273 #define xPSR_Z_Pos 30U /*!< xPSR: Z Position */
AnnaBridge 189:f392fc9709a3 274 #define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */
AnnaBridge 189:f392fc9709a3 275
AnnaBridge 189:f392fc9709a3 276 #define xPSR_C_Pos 29U /*!< xPSR: C Position */
AnnaBridge 189:f392fc9709a3 277 #define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */
AnnaBridge 189:f392fc9709a3 278
AnnaBridge 189:f392fc9709a3 279 #define xPSR_V_Pos 28U /*!< xPSR: V Position */
AnnaBridge 189:f392fc9709a3 280 #define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */
AnnaBridge 189:f392fc9709a3 281
AnnaBridge 189:f392fc9709a3 282 #define xPSR_T_Pos 24U /*!< xPSR: T Position */
AnnaBridge 189:f392fc9709a3 283 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
AnnaBridge 189:f392fc9709a3 284
AnnaBridge 189:f392fc9709a3 285 #define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */
AnnaBridge 189:f392fc9709a3 286 #define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */
AnnaBridge 189:f392fc9709a3 287
AnnaBridge 189:f392fc9709a3 288
AnnaBridge 189:f392fc9709a3 289 /**
AnnaBridge 189:f392fc9709a3 290 \brief Union type to access the Control Registers (CONTROL).
AnnaBridge 189:f392fc9709a3 291 */
AnnaBridge 189:f392fc9709a3 292 typedef union
AnnaBridge 189:f392fc9709a3 293 {
AnnaBridge 189:f392fc9709a3 294 struct
AnnaBridge 189:f392fc9709a3 295 {
AnnaBridge 189:f392fc9709a3 296 uint32_t _reserved0:1; /*!< bit: 0 Reserved */
AnnaBridge 189:f392fc9709a3 297 uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
AnnaBridge 189:f392fc9709a3 298 uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */
AnnaBridge 189:f392fc9709a3 299 } b; /*!< Structure used for bit access */
AnnaBridge 189:f392fc9709a3 300 uint32_t w; /*!< Type used for word access */
AnnaBridge 189:f392fc9709a3 301 } CONTROL_Type;
AnnaBridge 189:f392fc9709a3 302
AnnaBridge 189:f392fc9709a3 303 /* CONTROL Register Definitions */
AnnaBridge 189:f392fc9709a3 304 #define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */
AnnaBridge 189:f392fc9709a3 305 #define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */
AnnaBridge 189:f392fc9709a3 306
AnnaBridge 189:f392fc9709a3 307 /*@} end of group CMSIS_CORE */
AnnaBridge 189:f392fc9709a3 308
AnnaBridge 189:f392fc9709a3 309
AnnaBridge 189:f392fc9709a3 310 /**
AnnaBridge 189:f392fc9709a3 311 \ingroup CMSIS_core_register
AnnaBridge 189:f392fc9709a3 312 \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
AnnaBridge 189:f392fc9709a3 313 \brief Type definitions for the NVIC Registers
AnnaBridge 189:f392fc9709a3 314 @{
AnnaBridge 189:f392fc9709a3 315 */
AnnaBridge 189:f392fc9709a3 316
AnnaBridge 189:f392fc9709a3 317 /**
AnnaBridge 189:f392fc9709a3 318 \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
AnnaBridge 189:f392fc9709a3 319 */
AnnaBridge 189:f392fc9709a3 320 typedef struct
AnnaBridge 189:f392fc9709a3 321 {
AnnaBridge 189:f392fc9709a3 322 __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
AnnaBridge 189:f392fc9709a3 323 uint32_t RESERVED0[31U];
AnnaBridge 189:f392fc9709a3 324 __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
AnnaBridge 189:f392fc9709a3 325 uint32_t RSERVED1[31U];
AnnaBridge 189:f392fc9709a3 326 __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
AnnaBridge 189:f392fc9709a3 327 uint32_t RESERVED2[31U];
AnnaBridge 189:f392fc9709a3 328 __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
AnnaBridge 189:f392fc9709a3 329 uint32_t RESERVED3[31U];
AnnaBridge 189:f392fc9709a3 330 uint32_t RESERVED4[64U];
AnnaBridge 189:f392fc9709a3 331 __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */
AnnaBridge 189:f392fc9709a3 332 } NVIC_Type;
AnnaBridge 189:f392fc9709a3 333
AnnaBridge 189:f392fc9709a3 334 /*@} end of group CMSIS_NVIC */
AnnaBridge 189:f392fc9709a3 335
AnnaBridge 189:f392fc9709a3 336
AnnaBridge 189:f392fc9709a3 337 /**
AnnaBridge 189:f392fc9709a3 338 \ingroup CMSIS_core_register
AnnaBridge 189:f392fc9709a3 339 \defgroup CMSIS_SCB System Control Block (SCB)
AnnaBridge 189:f392fc9709a3 340 \brief Type definitions for the System Control Block Registers
AnnaBridge 189:f392fc9709a3 341 @{
AnnaBridge 189:f392fc9709a3 342 */
AnnaBridge 189:f392fc9709a3 343
AnnaBridge 189:f392fc9709a3 344 /**
AnnaBridge 189:f392fc9709a3 345 \brief Structure type to access the System Control Block (SCB).
AnnaBridge 189:f392fc9709a3 346 */
AnnaBridge 189:f392fc9709a3 347 typedef struct
AnnaBridge 189:f392fc9709a3 348 {
AnnaBridge 189:f392fc9709a3 349 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
AnnaBridge 189:f392fc9709a3 350 __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
AnnaBridge 189:f392fc9709a3 351 __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */
AnnaBridge 189:f392fc9709a3 352 __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
AnnaBridge 189:f392fc9709a3 353 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
AnnaBridge 189:f392fc9709a3 354 __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
AnnaBridge 189:f392fc9709a3 355 uint32_t RESERVED0[1U];
AnnaBridge 189:f392fc9709a3 356 __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */
AnnaBridge 189:f392fc9709a3 357 __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
AnnaBridge 189:f392fc9709a3 358 uint32_t RESERVED1[154U];
AnnaBridge 189:f392fc9709a3 359 __IOM uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Control Register */
AnnaBridge 189:f392fc9709a3 360 } SCB_Type;
AnnaBridge 189:f392fc9709a3 361
AnnaBridge 189:f392fc9709a3 362 /* SCB CPUID Register Definitions */
AnnaBridge 189:f392fc9709a3 363 #define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */
AnnaBridge 189:f392fc9709a3 364 #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
AnnaBridge 189:f392fc9709a3 365
AnnaBridge 189:f392fc9709a3 366 #define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */
AnnaBridge 189:f392fc9709a3 367 #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
AnnaBridge 189:f392fc9709a3 368
AnnaBridge 189:f392fc9709a3 369 #define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */
AnnaBridge 189:f392fc9709a3 370 #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
AnnaBridge 189:f392fc9709a3 371
AnnaBridge 189:f392fc9709a3 372 #define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */
AnnaBridge 189:f392fc9709a3 373 #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
AnnaBridge 189:f392fc9709a3 374
AnnaBridge 189:f392fc9709a3 375 #define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */
AnnaBridge 189:f392fc9709a3 376 #define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */
AnnaBridge 189:f392fc9709a3 377
AnnaBridge 189:f392fc9709a3 378 /* SCB Interrupt Control State Register Definitions */
AnnaBridge 189:f392fc9709a3 379 #define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */
AnnaBridge 189:f392fc9709a3 380 #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
AnnaBridge 189:f392fc9709a3 381
AnnaBridge 189:f392fc9709a3 382 #define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */
AnnaBridge 189:f392fc9709a3 383 #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
AnnaBridge 189:f392fc9709a3 384
AnnaBridge 189:f392fc9709a3 385 #define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */
AnnaBridge 189:f392fc9709a3 386 #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
AnnaBridge 189:f392fc9709a3 387
AnnaBridge 189:f392fc9709a3 388 #define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */
AnnaBridge 189:f392fc9709a3 389 #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
AnnaBridge 189:f392fc9709a3 390
AnnaBridge 189:f392fc9709a3 391 #define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */
AnnaBridge 189:f392fc9709a3 392 #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
AnnaBridge 189:f392fc9709a3 393
AnnaBridge 189:f392fc9709a3 394 #define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */
AnnaBridge 189:f392fc9709a3 395 #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
AnnaBridge 189:f392fc9709a3 396
AnnaBridge 189:f392fc9709a3 397 #define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */
AnnaBridge 189:f392fc9709a3 398 #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
AnnaBridge 189:f392fc9709a3 399
AnnaBridge 189:f392fc9709a3 400 #define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */
AnnaBridge 189:f392fc9709a3 401 #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
AnnaBridge 189:f392fc9709a3 402
AnnaBridge 189:f392fc9709a3 403 #define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */
AnnaBridge 189:f392fc9709a3 404 #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */
AnnaBridge 189:f392fc9709a3 405
AnnaBridge 189:f392fc9709a3 406 /* SCB Interrupt Control State Register Definitions */
AnnaBridge 189:f392fc9709a3 407 #define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */
AnnaBridge 189:f392fc9709a3 408 #define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */
AnnaBridge 189:f392fc9709a3 409
AnnaBridge 189:f392fc9709a3 410 /* SCB Application Interrupt and Reset Control Register Definitions */
AnnaBridge 189:f392fc9709a3 411 #define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */
AnnaBridge 189:f392fc9709a3 412 #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
AnnaBridge 189:f392fc9709a3 413
AnnaBridge 189:f392fc9709a3 414 #define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */
AnnaBridge 189:f392fc9709a3 415 #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
AnnaBridge 189:f392fc9709a3 416
AnnaBridge 189:f392fc9709a3 417 #define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */
AnnaBridge 189:f392fc9709a3 418 #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
AnnaBridge 189:f392fc9709a3 419
AnnaBridge 189:f392fc9709a3 420 #define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */
AnnaBridge 189:f392fc9709a3 421 #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
AnnaBridge 189:f392fc9709a3 422
AnnaBridge 189:f392fc9709a3 423 #define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */
AnnaBridge 189:f392fc9709a3 424 #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
AnnaBridge 189:f392fc9709a3 425
AnnaBridge 189:f392fc9709a3 426 /* SCB System Control Register Definitions */
AnnaBridge 189:f392fc9709a3 427 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */
AnnaBridge 189:f392fc9709a3 428 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
AnnaBridge 189:f392fc9709a3 429
AnnaBridge 189:f392fc9709a3 430 #define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */
AnnaBridge 189:f392fc9709a3 431 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
AnnaBridge 189:f392fc9709a3 432
AnnaBridge 189:f392fc9709a3 433 #define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */
AnnaBridge 189:f392fc9709a3 434 #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
AnnaBridge 189:f392fc9709a3 435
AnnaBridge 189:f392fc9709a3 436 /* SCB Configuration Control Register Definitions */
AnnaBridge 189:f392fc9709a3 437 #define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */
AnnaBridge 189:f392fc9709a3 438 #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
AnnaBridge 189:f392fc9709a3 439
AnnaBridge 189:f392fc9709a3 440 #define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */
AnnaBridge 189:f392fc9709a3 441 #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
AnnaBridge 189:f392fc9709a3 442
AnnaBridge 189:f392fc9709a3 443 /* SCB System Handler Control and State Register Definitions */
AnnaBridge 189:f392fc9709a3 444 #define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */
AnnaBridge 189:f392fc9709a3 445 #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
AnnaBridge 189:f392fc9709a3 446
AnnaBridge 189:f392fc9709a3 447 /*@} end of group CMSIS_SCB */
AnnaBridge 189:f392fc9709a3 448
AnnaBridge 189:f392fc9709a3 449
AnnaBridge 189:f392fc9709a3 450 /**
AnnaBridge 189:f392fc9709a3 451 \ingroup CMSIS_core_register
AnnaBridge 189:f392fc9709a3 452 \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
AnnaBridge 189:f392fc9709a3 453 \brief Type definitions for the System Control and ID Register not in the SCB
AnnaBridge 189:f392fc9709a3 454 @{
AnnaBridge 189:f392fc9709a3 455 */
AnnaBridge 189:f392fc9709a3 456
AnnaBridge 189:f392fc9709a3 457 /**
AnnaBridge 189:f392fc9709a3 458 \brief Structure type to access the System Control and ID Register not in the SCB.
AnnaBridge 189:f392fc9709a3 459 */
AnnaBridge 189:f392fc9709a3 460 typedef struct
AnnaBridge 189:f392fc9709a3 461 {
AnnaBridge 189:f392fc9709a3 462 uint32_t RESERVED0[2U];
AnnaBridge 189:f392fc9709a3 463 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */
AnnaBridge 189:f392fc9709a3 464 } SCnSCB_Type;
AnnaBridge 189:f392fc9709a3 465
AnnaBridge 189:f392fc9709a3 466 /* Auxiliary Control Register Definitions */
AnnaBridge 189:f392fc9709a3 467 #define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */
AnnaBridge 189:f392fc9709a3 468 #define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */
AnnaBridge 189:f392fc9709a3 469
AnnaBridge 189:f392fc9709a3 470 /*@} end of group CMSIS_SCnotSCB */
AnnaBridge 189:f392fc9709a3 471
AnnaBridge 189:f392fc9709a3 472
AnnaBridge 189:f392fc9709a3 473 /**
AnnaBridge 189:f392fc9709a3 474 \ingroup CMSIS_core_register
AnnaBridge 189:f392fc9709a3 475 \defgroup CMSIS_SysTick System Tick Timer (SysTick)
AnnaBridge 189:f392fc9709a3 476 \brief Type definitions for the System Timer Registers.
AnnaBridge 189:f392fc9709a3 477 @{
AnnaBridge 189:f392fc9709a3 478 */
AnnaBridge 189:f392fc9709a3 479
AnnaBridge 189:f392fc9709a3 480 /**
AnnaBridge 189:f392fc9709a3 481 \brief Structure type to access the System Timer (SysTick).
AnnaBridge 189:f392fc9709a3 482 */
AnnaBridge 189:f392fc9709a3 483 typedef struct
AnnaBridge 189:f392fc9709a3 484 {
AnnaBridge 189:f392fc9709a3 485 __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
AnnaBridge 189:f392fc9709a3 486 __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
AnnaBridge 189:f392fc9709a3 487 __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
AnnaBridge 189:f392fc9709a3 488 __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
AnnaBridge 189:f392fc9709a3 489 } SysTick_Type;
AnnaBridge 189:f392fc9709a3 490
AnnaBridge 189:f392fc9709a3 491 /* SysTick Control / Status Register Definitions */
AnnaBridge 189:f392fc9709a3 492 #define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */
AnnaBridge 189:f392fc9709a3 493 #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
AnnaBridge 189:f392fc9709a3 494
AnnaBridge 189:f392fc9709a3 495 #define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */
AnnaBridge 189:f392fc9709a3 496 #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
AnnaBridge 189:f392fc9709a3 497
AnnaBridge 189:f392fc9709a3 498 #define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */
AnnaBridge 189:f392fc9709a3 499 #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
AnnaBridge 189:f392fc9709a3 500
AnnaBridge 189:f392fc9709a3 501 #define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */
AnnaBridge 189:f392fc9709a3 502 #define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */
AnnaBridge 189:f392fc9709a3 503
AnnaBridge 189:f392fc9709a3 504 /* SysTick Reload Register Definitions */
AnnaBridge 189:f392fc9709a3 505 #define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */
AnnaBridge 189:f392fc9709a3 506 #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */
AnnaBridge 189:f392fc9709a3 507
AnnaBridge 189:f392fc9709a3 508 /* SysTick Current Register Definitions */
AnnaBridge 189:f392fc9709a3 509 #define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */
AnnaBridge 189:f392fc9709a3 510 #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */
AnnaBridge 189:f392fc9709a3 511
AnnaBridge 189:f392fc9709a3 512 /* SysTick Calibration Register Definitions */
AnnaBridge 189:f392fc9709a3 513 #define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */
AnnaBridge 189:f392fc9709a3 514 #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
AnnaBridge 189:f392fc9709a3 515
AnnaBridge 189:f392fc9709a3 516 #define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */
AnnaBridge 189:f392fc9709a3 517 #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
AnnaBridge 189:f392fc9709a3 518
AnnaBridge 189:f392fc9709a3 519 #define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */
AnnaBridge 189:f392fc9709a3 520 #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */
AnnaBridge 189:f392fc9709a3 521
AnnaBridge 189:f392fc9709a3 522 /*@} end of group CMSIS_SysTick */
AnnaBridge 189:f392fc9709a3 523
AnnaBridge 189:f392fc9709a3 524 #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
AnnaBridge 189:f392fc9709a3 525 /**
AnnaBridge 189:f392fc9709a3 526 \ingroup CMSIS_core_register
AnnaBridge 189:f392fc9709a3 527 \defgroup CMSIS_MPU Memory Protection Unit (MPU)
AnnaBridge 189:f392fc9709a3 528 \brief Type definitions for the Memory Protection Unit (MPU)
AnnaBridge 189:f392fc9709a3 529 @{
AnnaBridge 189:f392fc9709a3 530 */
AnnaBridge 189:f392fc9709a3 531
AnnaBridge 189:f392fc9709a3 532 /**
AnnaBridge 189:f392fc9709a3 533 \brief Structure type to access the Memory Protection Unit (MPU).
AnnaBridge 189:f392fc9709a3 534 */
AnnaBridge 189:f392fc9709a3 535 typedef struct
AnnaBridge 189:f392fc9709a3 536 {
AnnaBridge 189:f392fc9709a3 537 __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */
AnnaBridge 189:f392fc9709a3 538 __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */
AnnaBridge 189:f392fc9709a3 539 __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */
AnnaBridge 189:f392fc9709a3 540 __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */
AnnaBridge 189:f392fc9709a3 541 __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */
AnnaBridge 189:f392fc9709a3 542 } MPU_Type;
AnnaBridge 189:f392fc9709a3 543
AnnaBridge 189:f392fc9709a3 544 /* MPU Type Register Definitions */
AnnaBridge 189:f392fc9709a3 545 #define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */
AnnaBridge 189:f392fc9709a3 546 #define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */
AnnaBridge 189:f392fc9709a3 547
AnnaBridge 189:f392fc9709a3 548 #define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */
AnnaBridge 189:f392fc9709a3 549 #define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */
AnnaBridge 189:f392fc9709a3 550
AnnaBridge 189:f392fc9709a3 551 #define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */
AnnaBridge 189:f392fc9709a3 552 #define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */
AnnaBridge 189:f392fc9709a3 553
AnnaBridge 189:f392fc9709a3 554 /* MPU Control Register Definitions */
AnnaBridge 189:f392fc9709a3 555 #define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */
AnnaBridge 189:f392fc9709a3 556 #define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */
AnnaBridge 189:f392fc9709a3 557
AnnaBridge 189:f392fc9709a3 558 #define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */
AnnaBridge 189:f392fc9709a3 559 #define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */
AnnaBridge 189:f392fc9709a3 560
AnnaBridge 189:f392fc9709a3 561 #define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */
AnnaBridge 189:f392fc9709a3 562 #define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */
AnnaBridge 189:f392fc9709a3 563
AnnaBridge 189:f392fc9709a3 564 /* MPU Region Number Register Definitions */
AnnaBridge 189:f392fc9709a3 565 #define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */
AnnaBridge 189:f392fc9709a3 566 #define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */
AnnaBridge 189:f392fc9709a3 567
AnnaBridge 189:f392fc9709a3 568 /* MPU Region Base Address Register Definitions */
AnnaBridge 189:f392fc9709a3 569 #define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */
AnnaBridge 189:f392fc9709a3 570 #define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */
AnnaBridge 189:f392fc9709a3 571
AnnaBridge 189:f392fc9709a3 572 #define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */
AnnaBridge 189:f392fc9709a3 573 #define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */
AnnaBridge 189:f392fc9709a3 574
AnnaBridge 189:f392fc9709a3 575 #define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */
AnnaBridge 189:f392fc9709a3 576 #define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */
AnnaBridge 189:f392fc9709a3 577
AnnaBridge 189:f392fc9709a3 578 /* MPU Region Attribute and Size Register Definitions */
AnnaBridge 189:f392fc9709a3 579 #define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */
AnnaBridge 189:f392fc9709a3 580 #define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */
AnnaBridge 189:f392fc9709a3 581
AnnaBridge 189:f392fc9709a3 582 #define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */
AnnaBridge 189:f392fc9709a3 583 #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */
AnnaBridge 189:f392fc9709a3 584
AnnaBridge 189:f392fc9709a3 585 #define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */
AnnaBridge 189:f392fc9709a3 586 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */
AnnaBridge 189:f392fc9709a3 587
AnnaBridge 189:f392fc9709a3 588 #define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */
AnnaBridge 189:f392fc9709a3 589 #define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */
AnnaBridge 189:f392fc9709a3 590
AnnaBridge 189:f392fc9709a3 591 #define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */
AnnaBridge 189:f392fc9709a3 592 #define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */
AnnaBridge 189:f392fc9709a3 593
AnnaBridge 189:f392fc9709a3 594 #define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */
AnnaBridge 189:f392fc9709a3 595 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */
AnnaBridge 189:f392fc9709a3 596
AnnaBridge 189:f392fc9709a3 597 #define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */
AnnaBridge 189:f392fc9709a3 598 #define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */
AnnaBridge 189:f392fc9709a3 599
AnnaBridge 189:f392fc9709a3 600 #define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */
AnnaBridge 189:f392fc9709a3 601 #define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */
AnnaBridge 189:f392fc9709a3 602
AnnaBridge 189:f392fc9709a3 603 #define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */
AnnaBridge 189:f392fc9709a3 604 #define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */
AnnaBridge 189:f392fc9709a3 605
AnnaBridge 189:f392fc9709a3 606 #define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */
AnnaBridge 189:f392fc9709a3 607 #define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */
AnnaBridge 189:f392fc9709a3 608
AnnaBridge 189:f392fc9709a3 609 /*@} end of group CMSIS_MPU */
AnnaBridge 189:f392fc9709a3 610 #endif
AnnaBridge 189:f392fc9709a3 611
AnnaBridge 189:f392fc9709a3 612
AnnaBridge 189:f392fc9709a3 613 /**
AnnaBridge 189:f392fc9709a3 614 \ingroup CMSIS_core_register
AnnaBridge 189:f392fc9709a3 615 \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
AnnaBridge 189:f392fc9709a3 616 \brief SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
AnnaBridge 189:f392fc9709a3 617 Therefore they are not covered by the SC000 header file.
AnnaBridge 189:f392fc9709a3 618 @{
AnnaBridge 189:f392fc9709a3 619 */
AnnaBridge 189:f392fc9709a3 620 /*@} end of group CMSIS_CoreDebug */
AnnaBridge 189:f392fc9709a3 621
AnnaBridge 189:f392fc9709a3 622
AnnaBridge 189:f392fc9709a3 623 /**
AnnaBridge 189:f392fc9709a3 624 \ingroup CMSIS_core_register
AnnaBridge 189:f392fc9709a3 625 \defgroup CMSIS_core_bitfield Core register bit field macros
AnnaBridge 189:f392fc9709a3 626 \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
AnnaBridge 189:f392fc9709a3 627 @{
AnnaBridge 189:f392fc9709a3 628 */
AnnaBridge 189:f392fc9709a3 629
AnnaBridge 189:f392fc9709a3 630 /**
AnnaBridge 189:f392fc9709a3 631 \brief Mask and shift a bit field value for use in a register bit range.
AnnaBridge 189:f392fc9709a3 632 \param[in] field Name of the register bit field.
AnnaBridge 189:f392fc9709a3 633 \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type.
AnnaBridge 189:f392fc9709a3 634 \return Masked and shifted value.
AnnaBridge 189:f392fc9709a3 635 */
AnnaBridge 189:f392fc9709a3 636 #define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
AnnaBridge 189:f392fc9709a3 637
AnnaBridge 189:f392fc9709a3 638 /**
AnnaBridge 189:f392fc9709a3 639 \brief Mask and shift a register value to extract a bit filed value.
AnnaBridge 189:f392fc9709a3 640 \param[in] field Name of the register bit field.
AnnaBridge 189:f392fc9709a3 641 \param[in] value Value of register. This parameter is interpreted as an uint32_t type.
AnnaBridge 189:f392fc9709a3 642 \return Masked and shifted bit field value.
AnnaBridge 189:f392fc9709a3 643 */
AnnaBridge 189:f392fc9709a3 644 #define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
AnnaBridge 189:f392fc9709a3 645
AnnaBridge 189:f392fc9709a3 646 /*@} end of group CMSIS_core_bitfield */
AnnaBridge 189:f392fc9709a3 647
AnnaBridge 189:f392fc9709a3 648
AnnaBridge 189:f392fc9709a3 649 /**
AnnaBridge 189:f392fc9709a3 650 \ingroup CMSIS_core_register
AnnaBridge 189:f392fc9709a3 651 \defgroup CMSIS_core_base Core Definitions
AnnaBridge 189:f392fc9709a3 652 \brief Definitions for base addresses, unions, and structures.
AnnaBridge 189:f392fc9709a3 653 @{
AnnaBridge 189:f392fc9709a3 654 */
AnnaBridge 189:f392fc9709a3 655
AnnaBridge 189:f392fc9709a3 656 /* Memory mapping of Core Hardware */
AnnaBridge 189:f392fc9709a3 657 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
AnnaBridge 189:f392fc9709a3 658 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
AnnaBridge 189:f392fc9709a3 659 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
AnnaBridge 189:f392fc9709a3 660 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
AnnaBridge 189:f392fc9709a3 661
AnnaBridge 189:f392fc9709a3 662 #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */
AnnaBridge 189:f392fc9709a3 663 #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
AnnaBridge 189:f392fc9709a3 664 #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
AnnaBridge 189:f392fc9709a3 665 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
AnnaBridge 189:f392fc9709a3 666
AnnaBridge 189:f392fc9709a3 667 #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
AnnaBridge 189:f392fc9709a3 668 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
AnnaBridge 189:f392fc9709a3 669 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */
AnnaBridge 189:f392fc9709a3 670 #endif
AnnaBridge 189:f392fc9709a3 671
AnnaBridge 189:f392fc9709a3 672 /*@} */
AnnaBridge 189:f392fc9709a3 673
AnnaBridge 189:f392fc9709a3 674
AnnaBridge 189:f392fc9709a3 675
AnnaBridge 189:f392fc9709a3 676 /*******************************************************************************
AnnaBridge 189:f392fc9709a3 677 * Hardware Abstraction Layer
AnnaBridge 189:f392fc9709a3 678 Core Function Interface contains:
AnnaBridge 189:f392fc9709a3 679 - Core NVIC Functions
AnnaBridge 189:f392fc9709a3 680 - Core SysTick Functions
AnnaBridge 189:f392fc9709a3 681 - Core Register Access Functions
AnnaBridge 189:f392fc9709a3 682 ******************************************************************************/
AnnaBridge 189:f392fc9709a3 683 /**
AnnaBridge 189:f392fc9709a3 684 \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
AnnaBridge 189:f392fc9709a3 685 */
AnnaBridge 189:f392fc9709a3 686
AnnaBridge 189:f392fc9709a3 687
AnnaBridge 189:f392fc9709a3 688
AnnaBridge 189:f392fc9709a3 689 /* ########################## NVIC functions #################################### */
AnnaBridge 189:f392fc9709a3 690 /**
AnnaBridge 189:f392fc9709a3 691 \ingroup CMSIS_Core_FunctionInterface
AnnaBridge 189:f392fc9709a3 692 \defgroup CMSIS_Core_NVICFunctions NVIC Functions
AnnaBridge 189:f392fc9709a3 693 \brief Functions that manage interrupts and exceptions via the NVIC.
AnnaBridge 189:f392fc9709a3 694 @{
AnnaBridge 189:f392fc9709a3 695 */
AnnaBridge 189:f392fc9709a3 696
AnnaBridge 189:f392fc9709a3 697 #ifdef CMSIS_NVIC_VIRTUAL
AnnaBridge 189:f392fc9709a3 698 #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
AnnaBridge 189:f392fc9709a3 699 #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
AnnaBridge 189:f392fc9709a3 700 #endif
AnnaBridge 189:f392fc9709a3 701 #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
AnnaBridge 189:f392fc9709a3 702 #else
AnnaBridge 189:f392fc9709a3 703 /*#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping not available for SC000 */
AnnaBridge 189:f392fc9709a3 704 /*#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping not available for SC000 */
AnnaBridge 189:f392fc9709a3 705 #define NVIC_EnableIRQ __NVIC_EnableIRQ
AnnaBridge 189:f392fc9709a3 706 #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ
AnnaBridge 189:f392fc9709a3 707 #define NVIC_DisableIRQ __NVIC_DisableIRQ
AnnaBridge 189:f392fc9709a3 708 #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ
AnnaBridge 189:f392fc9709a3 709 #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
AnnaBridge 189:f392fc9709a3 710 #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
AnnaBridge 189:f392fc9709a3 711 /*#define NVIC_GetActive __NVIC_GetActive not available for SC000 */
AnnaBridge 189:f392fc9709a3 712 #define NVIC_SetPriority __NVIC_SetPriority
AnnaBridge 189:f392fc9709a3 713 #define NVIC_GetPriority __NVIC_GetPriority
AnnaBridge 189:f392fc9709a3 714 #define NVIC_SystemReset __NVIC_SystemReset
AnnaBridge 189:f392fc9709a3 715 #endif /* CMSIS_NVIC_VIRTUAL */
AnnaBridge 189:f392fc9709a3 716
AnnaBridge 189:f392fc9709a3 717 #ifdef CMSIS_VECTAB_VIRTUAL
AnnaBridge 189:f392fc9709a3 718 #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
AnnaBridge 189:f392fc9709a3 719 #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
AnnaBridge 189:f392fc9709a3 720 #endif
AnnaBridge 189:f392fc9709a3 721 #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
AnnaBridge 189:f392fc9709a3 722 #else
AnnaBridge 189:f392fc9709a3 723 #define NVIC_SetVector __NVIC_SetVector
AnnaBridge 189:f392fc9709a3 724 #define NVIC_GetVector __NVIC_GetVector
AnnaBridge 189:f392fc9709a3 725 #endif /* (CMSIS_VECTAB_VIRTUAL) */
AnnaBridge 189:f392fc9709a3 726
AnnaBridge 189:f392fc9709a3 727 #define NVIC_USER_IRQ_OFFSET 16
AnnaBridge 189:f392fc9709a3 728
AnnaBridge 189:f392fc9709a3 729
AnnaBridge 189:f392fc9709a3 730 /* The following EXC_RETURN values are saved the LR on exception entry */
AnnaBridge 189:f392fc9709a3 731 #define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */
AnnaBridge 189:f392fc9709a3 732 #define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */
AnnaBridge 189:f392fc9709a3 733 #define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */
AnnaBridge 189:f392fc9709a3 734
AnnaBridge 189:f392fc9709a3 735
AnnaBridge 189:f392fc9709a3 736 /* Interrupt Priorities are WORD accessible only under Armv6-M */
AnnaBridge 189:f392fc9709a3 737 /* The following MACROS handle generation of the register offset and byte masks */
AnnaBridge 189:f392fc9709a3 738 #define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
AnnaBridge 189:f392fc9709a3 739 #define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )
AnnaBridge 189:f392fc9709a3 740 #define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )
AnnaBridge 189:f392fc9709a3 741
AnnaBridge 189:f392fc9709a3 742
AnnaBridge 189:f392fc9709a3 743 /**
AnnaBridge 189:f392fc9709a3 744 \brief Enable Interrupt
AnnaBridge 189:f392fc9709a3 745 \details Enables a device specific interrupt in the NVIC interrupt controller.
AnnaBridge 189:f392fc9709a3 746 \param [in] IRQn Device specific interrupt number.
AnnaBridge 189:f392fc9709a3 747 \note IRQn must not be negative.
AnnaBridge 189:f392fc9709a3 748 */
AnnaBridge 189:f392fc9709a3 749 __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
AnnaBridge 189:f392fc9709a3 750 {
AnnaBridge 189:f392fc9709a3 751 if ((int32_t)(IRQn) >= 0)
AnnaBridge 189:f392fc9709a3 752 {
AnnaBridge 189:f392fc9709a3 753 NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
AnnaBridge 189:f392fc9709a3 754 }
AnnaBridge 189:f392fc9709a3 755 }
AnnaBridge 189:f392fc9709a3 756
AnnaBridge 189:f392fc9709a3 757
AnnaBridge 189:f392fc9709a3 758 /**
AnnaBridge 189:f392fc9709a3 759 \brief Get Interrupt Enable status
AnnaBridge 189:f392fc9709a3 760 \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
AnnaBridge 189:f392fc9709a3 761 \param [in] IRQn Device specific interrupt number.
AnnaBridge 189:f392fc9709a3 762 \return 0 Interrupt is not enabled.
AnnaBridge 189:f392fc9709a3 763 \return 1 Interrupt is enabled.
AnnaBridge 189:f392fc9709a3 764 \note IRQn must not be negative.
AnnaBridge 189:f392fc9709a3 765 */
AnnaBridge 189:f392fc9709a3 766 __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
AnnaBridge 189:f392fc9709a3 767 {
AnnaBridge 189:f392fc9709a3 768 if ((int32_t)(IRQn) >= 0)
AnnaBridge 189:f392fc9709a3 769 {
AnnaBridge 189:f392fc9709a3 770 return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
AnnaBridge 189:f392fc9709a3 771 }
AnnaBridge 189:f392fc9709a3 772 else
AnnaBridge 189:f392fc9709a3 773 {
AnnaBridge 189:f392fc9709a3 774 return(0U);
AnnaBridge 189:f392fc9709a3 775 }
AnnaBridge 189:f392fc9709a3 776 }
AnnaBridge 189:f392fc9709a3 777
AnnaBridge 189:f392fc9709a3 778
AnnaBridge 189:f392fc9709a3 779 /**
AnnaBridge 189:f392fc9709a3 780 \brief Disable Interrupt
AnnaBridge 189:f392fc9709a3 781 \details Disables a device specific interrupt in the NVIC interrupt controller.
AnnaBridge 189:f392fc9709a3 782 \param [in] IRQn Device specific interrupt number.
AnnaBridge 189:f392fc9709a3 783 \note IRQn must not be negative.
AnnaBridge 189:f392fc9709a3 784 */
AnnaBridge 189:f392fc9709a3 785 __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
AnnaBridge 189:f392fc9709a3 786 {
AnnaBridge 189:f392fc9709a3 787 if ((int32_t)(IRQn) >= 0)
AnnaBridge 189:f392fc9709a3 788 {
AnnaBridge 189:f392fc9709a3 789 NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
AnnaBridge 189:f392fc9709a3 790 __DSB();
AnnaBridge 189:f392fc9709a3 791 __ISB();
AnnaBridge 189:f392fc9709a3 792 }
AnnaBridge 189:f392fc9709a3 793 }
AnnaBridge 189:f392fc9709a3 794
AnnaBridge 189:f392fc9709a3 795
AnnaBridge 189:f392fc9709a3 796 /**
AnnaBridge 189:f392fc9709a3 797 \brief Get Pending Interrupt
AnnaBridge 189:f392fc9709a3 798 \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
AnnaBridge 189:f392fc9709a3 799 \param [in] IRQn Device specific interrupt number.
AnnaBridge 189:f392fc9709a3 800 \return 0 Interrupt status is not pending.
AnnaBridge 189:f392fc9709a3 801 \return 1 Interrupt status is pending.
AnnaBridge 189:f392fc9709a3 802 \note IRQn must not be negative.
AnnaBridge 189:f392fc9709a3 803 */
AnnaBridge 189:f392fc9709a3 804 __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
AnnaBridge 189:f392fc9709a3 805 {
AnnaBridge 189:f392fc9709a3 806 if ((int32_t)(IRQn) >= 0)
AnnaBridge 189:f392fc9709a3 807 {
AnnaBridge 189:f392fc9709a3 808 return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
AnnaBridge 189:f392fc9709a3 809 }
AnnaBridge 189:f392fc9709a3 810 else
AnnaBridge 189:f392fc9709a3 811 {
AnnaBridge 189:f392fc9709a3 812 return(0U);
AnnaBridge 189:f392fc9709a3 813 }
AnnaBridge 189:f392fc9709a3 814 }
AnnaBridge 189:f392fc9709a3 815
AnnaBridge 189:f392fc9709a3 816
AnnaBridge 189:f392fc9709a3 817 /**
AnnaBridge 189:f392fc9709a3 818 \brief Set Pending Interrupt
AnnaBridge 189:f392fc9709a3 819 \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
AnnaBridge 189:f392fc9709a3 820 \param [in] IRQn Device specific interrupt number.
AnnaBridge 189:f392fc9709a3 821 \note IRQn must not be negative.
AnnaBridge 189:f392fc9709a3 822 */
AnnaBridge 189:f392fc9709a3 823 __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
AnnaBridge 189:f392fc9709a3 824 {
AnnaBridge 189:f392fc9709a3 825 if ((int32_t)(IRQn) >= 0)
AnnaBridge 189:f392fc9709a3 826 {
AnnaBridge 189:f392fc9709a3 827 NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
AnnaBridge 189:f392fc9709a3 828 }
AnnaBridge 189:f392fc9709a3 829 }
AnnaBridge 189:f392fc9709a3 830
AnnaBridge 189:f392fc9709a3 831
AnnaBridge 189:f392fc9709a3 832 /**
AnnaBridge 189:f392fc9709a3 833 \brief Clear Pending Interrupt
AnnaBridge 189:f392fc9709a3 834 \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
AnnaBridge 189:f392fc9709a3 835 \param [in] IRQn Device specific interrupt number.
AnnaBridge 189:f392fc9709a3 836 \note IRQn must not be negative.
AnnaBridge 189:f392fc9709a3 837 */
AnnaBridge 189:f392fc9709a3 838 __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
AnnaBridge 189:f392fc9709a3 839 {
AnnaBridge 189:f392fc9709a3 840 if ((int32_t)(IRQn) >= 0)
AnnaBridge 189:f392fc9709a3 841 {
AnnaBridge 189:f392fc9709a3 842 NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
AnnaBridge 189:f392fc9709a3 843 }
AnnaBridge 189:f392fc9709a3 844 }
AnnaBridge 189:f392fc9709a3 845
AnnaBridge 189:f392fc9709a3 846
AnnaBridge 189:f392fc9709a3 847 /**
AnnaBridge 189:f392fc9709a3 848 \brief Set Interrupt Priority
AnnaBridge 189:f392fc9709a3 849 \details Sets the priority of a device specific interrupt or a processor exception.
AnnaBridge 189:f392fc9709a3 850 The interrupt number can be positive to specify a device specific interrupt,
AnnaBridge 189:f392fc9709a3 851 or negative to specify a processor exception.
AnnaBridge 189:f392fc9709a3 852 \param [in] IRQn Interrupt number.
AnnaBridge 189:f392fc9709a3 853 \param [in] priority Priority to set.
AnnaBridge 189:f392fc9709a3 854 \note The priority cannot be set for every processor exception.
AnnaBridge 189:f392fc9709a3 855 */
AnnaBridge 189:f392fc9709a3 856 __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
AnnaBridge 189:f392fc9709a3 857 {
AnnaBridge 189:f392fc9709a3 858 if ((int32_t)(IRQn) >= 0)
AnnaBridge 189:f392fc9709a3 859 {
AnnaBridge 189:f392fc9709a3 860 NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
AnnaBridge 189:f392fc9709a3 861 (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
AnnaBridge 189:f392fc9709a3 862 }
AnnaBridge 189:f392fc9709a3 863 else
AnnaBridge 189:f392fc9709a3 864 {
AnnaBridge 189:f392fc9709a3 865 SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
AnnaBridge 189:f392fc9709a3 866 (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
AnnaBridge 189:f392fc9709a3 867 }
AnnaBridge 189:f392fc9709a3 868 }
AnnaBridge 189:f392fc9709a3 869
AnnaBridge 189:f392fc9709a3 870
AnnaBridge 189:f392fc9709a3 871 /**
AnnaBridge 189:f392fc9709a3 872 \brief Get Interrupt Priority
AnnaBridge 189:f392fc9709a3 873 \details Reads the priority of a device specific interrupt or a processor exception.
AnnaBridge 189:f392fc9709a3 874 The interrupt number can be positive to specify a device specific interrupt,
AnnaBridge 189:f392fc9709a3 875 or negative to specify a processor exception.
AnnaBridge 189:f392fc9709a3 876 \param [in] IRQn Interrupt number.
AnnaBridge 189:f392fc9709a3 877 \return Interrupt Priority.
AnnaBridge 189:f392fc9709a3 878 Value is aligned automatically to the implemented priority bits of the microcontroller.
AnnaBridge 189:f392fc9709a3 879 */
AnnaBridge 189:f392fc9709a3 880 __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
AnnaBridge 189:f392fc9709a3 881 {
AnnaBridge 189:f392fc9709a3 882
AnnaBridge 189:f392fc9709a3 883 if ((int32_t)(IRQn) >= 0)
AnnaBridge 189:f392fc9709a3 884 {
AnnaBridge 189:f392fc9709a3 885 return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
AnnaBridge 189:f392fc9709a3 886 }
AnnaBridge 189:f392fc9709a3 887 else
AnnaBridge 189:f392fc9709a3 888 {
AnnaBridge 189:f392fc9709a3 889 return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
AnnaBridge 189:f392fc9709a3 890 }
AnnaBridge 189:f392fc9709a3 891 }
AnnaBridge 189:f392fc9709a3 892
AnnaBridge 189:f392fc9709a3 893
AnnaBridge 189:f392fc9709a3 894 /**
AnnaBridge 189:f392fc9709a3 895 \brief Set Interrupt Vector
AnnaBridge 189:f392fc9709a3 896 \details Sets an interrupt vector in SRAM based interrupt vector table.
AnnaBridge 189:f392fc9709a3 897 The interrupt number can be positive to specify a device specific interrupt,
AnnaBridge 189:f392fc9709a3 898 or negative to specify a processor exception.
AnnaBridge 189:f392fc9709a3 899 VTOR must been relocated to SRAM before.
AnnaBridge 189:f392fc9709a3 900 \param [in] IRQn Interrupt number
AnnaBridge 189:f392fc9709a3 901 \param [in] vector Address of interrupt handler function
AnnaBridge 189:f392fc9709a3 902 */
AnnaBridge 189:f392fc9709a3 903 __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
AnnaBridge 189:f392fc9709a3 904 {
AnnaBridge 189:f392fc9709a3 905 uint32_t *vectors = (uint32_t *)SCB->VTOR;
AnnaBridge 189:f392fc9709a3 906 vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
AnnaBridge 189:f392fc9709a3 907 }
AnnaBridge 189:f392fc9709a3 908
AnnaBridge 189:f392fc9709a3 909
AnnaBridge 189:f392fc9709a3 910 /**
AnnaBridge 189:f392fc9709a3 911 \brief Get Interrupt Vector
AnnaBridge 189:f392fc9709a3 912 \details Reads an interrupt vector from interrupt vector table.
AnnaBridge 189:f392fc9709a3 913 The interrupt number can be positive to specify a device specific interrupt,
AnnaBridge 189:f392fc9709a3 914 or negative to specify a processor exception.
AnnaBridge 189:f392fc9709a3 915 \param [in] IRQn Interrupt number.
AnnaBridge 189:f392fc9709a3 916 \return Address of interrupt handler function
AnnaBridge 189:f392fc9709a3 917 */
AnnaBridge 189:f392fc9709a3 918 __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
AnnaBridge 189:f392fc9709a3 919 {
AnnaBridge 189:f392fc9709a3 920 uint32_t *vectors = (uint32_t *)SCB->VTOR;
AnnaBridge 189:f392fc9709a3 921 return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
AnnaBridge 189:f392fc9709a3 922 }
AnnaBridge 189:f392fc9709a3 923
AnnaBridge 189:f392fc9709a3 924
AnnaBridge 189:f392fc9709a3 925 /**
AnnaBridge 189:f392fc9709a3 926 \brief System Reset
AnnaBridge 189:f392fc9709a3 927 \details Initiates a system reset request to reset the MCU.
AnnaBridge 189:f392fc9709a3 928 */
AnnaBridge 189:f392fc9709a3 929 __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
AnnaBridge 189:f392fc9709a3 930 {
AnnaBridge 189:f392fc9709a3 931 __DSB(); /* Ensure all outstanding memory accesses included
AnnaBridge 189:f392fc9709a3 932 buffered write are completed before reset */
AnnaBridge 189:f392fc9709a3 933 SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
AnnaBridge 189:f392fc9709a3 934 SCB_AIRCR_SYSRESETREQ_Msk);
AnnaBridge 189:f392fc9709a3 935 __DSB(); /* Ensure completion of memory access */
AnnaBridge 189:f392fc9709a3 936
AnnaBridge 189:f392fc9709a3 937 for(;;) /* wait until reset */
AnnaBridge 189:f392fc9709a3 938 {
AnnaBridge 189:f392fc9709a3 939 __NOP();
AnnaBridge 189:f392fc9709a3 940 }
AnnaBridge 189:f392fc9709a3 941 }
AnnaBridge 189:f392fc9709a3 942
AnnaBridge 189:f392fc9709a3 943 /*@} end of CMSIS_Core_NVICFunctions */
AnnaBridge 189:f392fc9709a3 944
AnnaBridge 189:f392fc9709a3 945
AnnaBridge 189:f392fc9709a3 946 /* ########################## FPU functions #################################### */
AnnaBridge 189:f392fc9709a3 947 /**
AnnaBridge 189:f392fc9709a3 948 \ingroup CMSIS_Core_FunctionInterface
AnnaBridge 189:f392fc9709a3 949 \defgroup CMSIS_Core_FpuFunctions FPU Functions
AnnaBridge 189:f392fc9709a3 950 \brief Function that provides FPU type.
AnnaBridge 189:f392fc9709a3 951 @{
AnnaBridge 189:f392fc9709a3 952 */
AnnaBridge 189:f392fc9709a3 953
AnnaBridge 189:f392fc9709a3 954 /**
AnnaBridge 189:f392fc9709a3 955 \brief get FPU type
AnnaBridge 189:f392fc9709a3 956 \details returns the FPU type
AnnaBridge 189:f392fc9709a3 957 \returns
AnnaBridge 189:f392fc9709a3 958 - \b 0: No FPU
AnnaBridge 189:f392fc9709a3 959 - \b 1: Single precision FPU
AnnaBridge 189:f392fc9709a3 960 - \b 2: Double + Single precision FPU
AnnaBridge 189:f392fc9709a3 961 */
AnnaBridge 189:f392fc9709a3 962 __STATIC_INLINE uint32_t SCB_GetFPUType(void)
AnnaBridge 189:f392fc9709a3 963 {
AnnaBridge 189:f392fc9709a3 964 return 0U; /* No FPU */
AnnaBridge 189:f392fc9709a3 965 }
AnnaBridge 189:f392fc9709a3 966
AnnaBridge 189:f392fc9709a3 967
AnnaBridge 189:f392fc9709a3 968 /*@} end of CMSIS_Core_FpuFunctions */
AnnaBridge 189:f392fc9709a3 969
AnnaBridge 189:f392fc9709a3 970
AnnaBridge 189:f392fc9709a3 971
AnnaBridge 189:f392fc9709a3 972 /* ################################## SysTick function ############################################ */
AnnaBridge 189:f392fc9709a3 973 /**
AnnaBridge 189:f392fc9709a3 974 \ingroup CMSIS_Core_FunctionInterface
AnnaBridge 189:f392fc9709a3 975 \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
AnnaBridge 189:f392fc9709a3 976 \brief Functions that configure the System.
AnnaBridge 189:f392fc9709a3 977 @{
AnnaBridge 189:f392fc9709a3 978 */
AnnaBridge 189:f392fc9709a3 979
AnnaBridge 189:f392fc9709a3 980 #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
AnnaBridge 189:f392fc9709a3 981
AnnaBridge 189:f392fc9709a3 982 /**
AnnaBridge 189:f392fc9709a3 983 \brief System Tick Configuration
AnnaBridge 189:f392fc9709a3 984 \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
AnnaBridge 189:f392fc9709a3 985 Counter is in free running mode to generate periodic interrupts.
AnnaBridge 189:f392fc9709a3 986 \param [in] ticks Number of ticks between two interrupts.
AnnaBridge 189:f392fc9709a3 987 \return 0 Function succeeded.
AnnaBridge 189:f392fc9709a3 988 \return 1 Function failed.
AnnaBridge 189:f392fc9709a3 989 \note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
AnnaBridge 189:f392fc9709a3 990 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
AnnaBridge 189:f392fc9709a3 991 must contain a vendor-specific implementation of this function.
AnnaBridge 189:f392fc9709a3 992 */
AnnaBridge 189:f392fc9709a3 993 __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
AnnaBridge 189:f392fc9709a3 994 {
AnnaBridge 189:f392fc9709a3 995 if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
AnnaBridge 189:f392fc9709a3 996 {
AnnaBridge 189:f392fc9709a3 997 return (1UL); /* Reload value impossible */
AnnaBridge 189:f392fc9709a3 998 }
AnnaBridge 189:f392fc9709a3 999
AnnaBridge 189:f392fc9709a3 1000 SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
AnnaBridge 189:f392fc9709a3 1001 NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
AnnaBridge 189:f392fc9709a3 1002 SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
AnnaBridge 189:f392fc9709a3 1003 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
AnnaBridge 189:f392fc9709a3 1004 SysTick_CTRL_TICKINT_Msk |
AnnaBridge 189:f392fc9709a3 1005 SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
AnnaBridge 189:f392fc9709a3 1006 return (0UL); /* Function successful */
AnnaBridge 189:f392fc9709a3 1007 }
AnnaBridge 189:f392fc9709a3 1008
AnnaBridge 189:f392fc9709a3 1009 #endif
AnnaBridge 189:f392fc9709a3 1010
AnnaBridge 189:f392fc9709a3 1011 /*@} end of CMSIS_Core_SysTickFunctions */
AnnaBridge 189:f392fc9709a3 1012
AnnaBridge 189:f392fc9709a3 1013
AnnaBridge 189:f392fc9709a3 1014
AnnaBridge 189:f392fc9709a3 1015
AnnaBridge 189:f392fc9709a3 1016 #ifdef __cplusplus
AnnaBridge 189:f392fc9709a3 1017 }
AnnaBridge 189:f392fc9709a3 1018 #endif
AnnaBridge 189:f392fc9709a3 1019
AnnaBridge 189:f392fc9709a3 1020 #endif /* __CORE_SC000_H_DEPENDANT */
AnnaBridge 189:f392fc9709a3 1021
AnnaBridge 189:f392fc9709a3 1022 #endif /* __CMSIS_GENERIC */