Thomas Lyp / DevLibMemoryController

Initial commit

Dependencies:   FastPWM

mbed-dev-master/targets/TARGET_STM/TARGET_STM32F4/device/stm32f4xx_hal_sram.h@0:bb348c97df44, 2020-09-16 (annotated)

Committer:
lypinator
Date:
Wed Sep 16 01:11:49 2020 +0000
Revision:
0:bb348c97df44
Added PWM

Who changed what in which revision?

UserRevisionLine numberNew contents of line
lypinator 0:bb348c97df44 1 /**
lypinator 0:bb348c97df44 2 ******************************************************************************
lypinator 0:bb348c97df44 3 * @file stm32f4xx_hal_sram.h
lypinator 0:bb348c97df44 4 * @author MCD Application Team
lypinator 0:bb348c97df44 5 * @brief Header file of SRAM HAL module.
lypinator 0:bb348c97df44 6 ******************************************************************************
lypinator 0:bb348c97df44 7 * @attention
lypinator 0:bb348c97df44 8 *
lypinator 0:bb348c97df44 9 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
lypinator 0:bb348c97df44 10 *
lypinator 0:bb348c97df44 11 * Redistribution and use in source and binary forms, with or without modification,
lypinator 0:bb348c97df44 12 * are permitted provided that the following conditions are met:
lypinator 0:bb348c97df44 13 * 1. Redistributions of source code must retain the above copyright notice,
lypinator 0:bb348c97df44 14 * this list of conditions and the following disclaimer.
lypinator 0:bb348c97df44 15 * 2. Redistributions in binary form must reproduce the above copyright notice,
lypinator 0:bb348c97df44 16 * this list of conditions and the following disclaimer in the documentation
lypinator 0:bb348c97df44 17 * and/or other materials provided with the distribution.
lypinator 0:bb348c97df44 18 * 3. Neither the name of STMicroelectronics nor the names of its contributors
lypinator 0:bb348c97df44 19 * may be used to endorse or promote products derived from this software
lypinator 0:bb348c97df44 20 * without specific prior written permission.
lypinator 0:bb348c97df44 21 *
lypinator 0:bb348c97df44 22 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
lypinator 0:bb348c97df44 23 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
lypinator 0:bb348c97df44 24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
lypinator 0:bb348c97df44 25 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
lypinator 0:bb348c97df44 26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
lypinator 0:bb348c97df44 27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
lypinator 0:bb348c97df44 28 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
lypinator 0:bb348c97df44 29 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
lypinator 0:bb348c97df44 30 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
lypinator 0:bb348c97df44 31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
lypinator 0:bb348c97df44 32 *
lypinator 0:bb348c97df44 33 ******************************************************************************
lypinator 0:bb348c97df44 34 */
lypinator 0:bb348c97df44 35
lypinator 0:bb348c97df44 36 /* Define to prevent recursive inclusion -------------------------------------*/
lypinator 0:bb348c97df44 37 #ifndef __STM32F4xx_HAL_SRAM_H
lypinator 0:bb348c97df44 38 #define __STM32F4xx_HAL_SRAM_H
lypinator 0:bb348c97df44 39
lypinator 0:bb348c97df44 40 #ifdef __cplusplus
lypinator 0:bb348c97df44 41 extern "C" {
lypinator 0:bb348c97df44 42 #endif
lypinator 0:bb348c97df44 43
lypinator 0:bb348c97df44 44 /* Includes ------------------------------------------------------------------*/
lypinator 0:bb348c97df44 45 #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F412Zx) ||\
lypinator 0:bb348c97df44 46 defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
lypinator 0:bb348c97df44 47 #include "stm32f4xx_ll_fsmc.h"
lypinator 0:bb348c97df44 48 #endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
lypinator 0:bb348c97df44 49
lypinator 0:bb348c97df44 50 #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
lypinator 0:bb348c97df44 51 defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
lypinator 0:bb348c97df44 52 #include "stm32f4xx_ll_fmc.h"
lypinator 0:bb348c97df44 53 #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
lypinator 0:bb348c97df44 54
lypinator 0:bb348c97df44 55
lypinator 0:bb348c97df44 56 /** @addtogroup STM32F4xx_HAL_Driver
lypinator 0:bb348c97df44 57 * @{
lypinator 0:bb348c97df44 58 */
lypinator 0:bb348c97df44 59
lypinator 0:bb348c97df44 60 #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
lypinator 0:bb348c97df44 61 defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
lypinator 0:bb348c97df44 62 defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\
lypinator 0:bb348c97df44 63 defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
lypinator 0:bb348c97df44 64
lypinator 0:bb348c97df44 65 /** @addtogroup SRAM
lypinator 0:bb348c97df44 66 * @{
lypinator 0:bb348c97df44 67 */
lypinator 0:bb348c97df44 68
lypinator 0:bb348c97df44 69 /* Exported typedef ----------------------------------------------------------*/
lypinator 0:bb348c97df44 70
lypinator 0:bb348c97df44 71 /** @defgroup SRAM_Exported_Types SRAM Exported Types
lypinator 0:bb348c97df44 72 * @{
lypinator 0:bb348c97df44 73 */
lypinator 0:bb348c97df44 74 /**
lypinator 0:bb348c97df44 75 * @brief HAL SRAM State structures definition
lypinator 0:bb348c97df44 76 */
lypinator 0:bb348c97df44 77 typedef enum
lypinator 0:bb348c97df44 78 {
lypinator 0:bb348c97df44 79 HAL_SRAM_STATE_RESET = 0x00U, /*!< SRAM not yet initialized or disabled */
lypinator 0:bb348c97df44 80 HAL_SRAM_STATE_READY = 0x01U, /*!< SRAM initialized and ready for use */
lypinator 0:bb348c97df44 81 HAL_SRAM_STATE_BUSY = 0x02U, /*!< SRAM internal process is ongoing */
lypinator 0:bb348c97df44 82 HAL_SRAM_STATE_ERROR = 0x03U, /*!< SRAM error state */
lypinator 0:bb348c97df44 83 HAL_SRAM_STATE_PROTECTED = 0x04U /*!< SRAM peripheral NORSRAM device write protected */
lypinator 0:bb348c97df44 84
lypinator 0:bb348c97df44 85 }HAL_SRAM_StateTypeDef;
lypinator 0:bb348c97df44 86
lypinator 0:bb348c97df44 87 /**
lypinator 0:bb348c97df44 88 * @brief SRAM handle Structure definition
lypinator 0:bb348c97df44 89 */
lypinator 0:bb348c97df44 90 typedef struct
lypinator 0:bb348c97df44 91 {
lypinator 0:bb348c97df44 92 FMC_NORSRAM_TypeDef *Instance; /*!< Register base address */
lypinator 0:bb348c97df44 93
lypinator 0:bb348c97df44 94 FMC_NORSRAM_EXTENDED_TypeDef *Extended; /*!< Extended mode register base address */
lypinator 0:bb348c97df44 95
lypinator 0:bb348c97df44 96 FMC_NORSRAM_InitTypeDef Init; /*!< SRAM device control configuration parameters */
lypinator 0:bb348c97df44 97
lypinator 0:bb348c97df44 98 HAL_LockTypeDef Lock; /*!< SRAM locking object */
lypinator 0:bb348c97df44 99
lypinator 0:bb348c97df44 100 __IO HAL_SRAM_StateTypeDef State; /*!< SRAM device access state */
lypinator 0:bb348c97df44 101
lypinator 0:bb348c97df44 102 DMA_HandleTypeDef *hdma; /*!< Pointer DMA handler */
lypinator 0:bb348c97df44 103
lypinator 0:bb348c97df44 104 }SRAM_HandleTypeDef;
lypinator 0:bb348c97df44 105
lypinator 0:bb348c97df44 106 /**
lypinator 0:bb348c97df44 107 * @}
lypinator 0:bb348c97df44 108 */
lypinator 0:bb348c97df44 109
lypinator 0:bb348c97df44 110 /* Exported constants --------------------------------------------------------*/
lypinator 0:bb348c97df44 111 /* Exported macro ------------------------------------------------------------*/
lypinator 0:bb348c97df44 112
lypinator 0:bb348c97df44 113 /** @defgroup SRAM_Exported_Macros SRAM Exported Macros
lypinator 0:bb348c97df44 114 * @{
lypinator 0:bb348c97df44 115 */
lypinator 0:bb348c97df44 116 /** @brief Reset SRAM handle state
lypinator 0:bb348c97df44 117 * @param __HANDLE__ SRAM handle
lypinator 0:bb348c97df44 118 * @retval None
lypinator 0:bb348c97df44 119 */
lypinator 0:bb348c97df44 120 #define __HAL_SRAM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SRAM_STATE_RESET)
lypinator 0:bb348c97df44 121
lypinator 0:bb348c97df44 122 /**
lypinator 0:bb348c97df44 123 * @}
lypinator 0:bb348c97df44 124 */
lypinator 0:bb348c97df44 125 /* Exported functions --------------------------------------------------------*/
lypinator 0:bb348c97df44 126
lypinator 0:bb348c97df44 127 /** @addtogroup SRAM_Exported_Functions
lypinator 0:bb348c97df44 128 * @{
lypinator 0:bb348c97df44 129 */
lypinator 0:bb348c97df44 130
lypinator 0:bb348c97df44 131 /** @addtogroup SRAM_Exported_Functions_Group1
lypinator 0:bb348c97df44 132 * @{
lypinator 0:bb348c97df44 133 */
lypinator 0:bb348c97df44 134 /* Initialization/de-initialization functions **********************************/
lypinator 0:bb348c97df44 135 HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming);
lypinator 0:bb348c97df44 136 HAL_StatusTypeDef HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram);
lypinator 0:bb348c97df44 137 void HAL_SRAM_MspInit(SRAM_HandleTypeDef *hsram);
lypinator 0:bb348c97df44 138 void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef *hsram);
lypinator 0:bb348c97df44 139
lypinator 0:bb348c97df44 140 void HAL_SRAM_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma);
lypinator 0:bb348c97df44 141 void HAL_SRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma);
lypinator 0:bb348c97df44 142 /**
lypinator 0:bb348c97df44 143 * @}
lypinator 0:bb348c97df44 144 */
lypinator 0:bb348c97df44 145
lypinator 0:bb348c97df44 146 /** @addtogroup SRAM_Exported_Functions_Group2
lypinator 0:bb348c97df44 147 * @{
lypinator 0:bb348c97df44 148 */
lypinator 0:bb348c97df44 149 /* I/O operation functions *****************************************************/
lypinator 0:bb348c97df44 150 HAL_StatusTypeDef HAL_SRAM_Read_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize);
lypinator 0:bb348c97df44 151 HAL_StatusTypeDef HAL_SRAM_Write_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize);
lypinator 0:bb348c97df44 152 HAL_StatusTypeDef HAL_SRAM_Read_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize);
lypinator 0:bb348c97df44 153 HAL_StatusTypeDef HAL_SRAM_Write_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize);
lypinator 0:bb348c97df44 154 HAL_StatusTypeDef HAL_SRAM_Read_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize);
lypinator 0:bb348c97df44 155 HAL_StatusTypeDef HAL_SRAM_Write_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize);
lypinator 0:bb348c97df44 156 HAL_StatusTypeDef HAL_SRAM_Read_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize);
lypinator 0:bb348c97df44 157 HAL_StatusTypeDef HAL_SRAM_Write_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize);
lypinator 0:bb348c97df44 158 /**
lypinator 0:bb348c97df44 159 * @}
lypinator 0:bb348c97df44 160 */
lypinator 0:bb348c97df44 161
lypinator 0:bb348c97df44 162 /** @addtogroup SRAM_Exported_Functions_Group3
lypinator 0:bb348c97df44 163 * @{
lypinator 0:bb348c97df44 164 */
lypinator 0:bb348c97df44 165 /* SRAM Control functions ******************************************************/
lypinator 0:bb348c97df44 166 HAL_StatusTypeDef HAL_SRAM_WriteOperation_Enable(SRAM_HandleTypeDef *hsram);
lypinator 0:bb348c97df44 167 HAL_StatusTypeDef HAL_SRAM_WriteOperation_Disable(SRAM_HandleTypeDef *hsram);
lypinator 0:bb348c97df44 168 /**
lypinator 0:bb348c97df44 169 * @}
lypinator 0:bb348c97df44 170 */
lypinator 0:bb348c97df44 171
lypinator 0:bb348c97df44 172 /** @addtogroup SRAM_Exported_Functions_Group4
lypinator 0:bb348c97df44 173 * @{
lypinator 0:bb348c97df44 174 */
lypinator 0:bb348c97df44 175 /* SRAM State functions *********************************************************/
lypinator 0:bb348c97df44 176 HAL_SRAM_StateTypeDef HAL_SRAM_GetState(SRAM_HandleTypeDef *hsram);
lypinator 0:bb348c97df44 177 /**
lypinator 0:bb348c97df44 178 * @}
lypinator 0:bb348c97df44 179 */
lypinator 0:bb348c97df44 180
lypinator 0:bb348c97df44 181 /**
lypinator 0:bb348c97df44 182 * @}
lypinator 0:bb348c97df44 183 */
lypinator 0:bb348c97df44 184
lypinator 0:bb348c97df44 185 /* Private types -------------------------------------------------------------*/
lypinator 0:bb348c97df44 186 /* Private variables ---------------------------------------------------------*/
lypinator 0:bb348c97df44 187 /* Private constants ---------------------------------------------------------*/
lypinator 0:bb348c97df44 188 /* Private macros ------------------------------------------------------------*/
lypinator 0:bb348c97df44 189 /* Private functions ---------------------------------------------------------*/
lypinator 0:bb348c97df44 190 /**
lypinator 0:bb348c97df44 191 * @}
lypinator 0:bb348c97df44 192 */
lypinator 0:bb348c97df44 193
lypinator 0:bb348c97df44 194 #endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx ||\
lypinator 0:bb348c97df44 195 STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
lypinator 0:bb348c97df44 196 STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
lypinator 0:bb348c97df44 197 /**
lypinator 0:bb348c97df44 198 * @}
lypinator 0:bb348c97df44 199 */
lypinator 0:bb348c97df44 200 #ifdef __cplusplus
lypinator 0:bb348c97df44 201 }
lypinator 0:bb348c97df44 202 #endif
lypinator 0:bb348c97df44 203
lypinator 0:bb348c97df44 204 #endif /* __STM32F4xx_HAL_SRAM_H */
lypinator 0:bb348c97df44 205
lypinator 0:bb348c97df44 206 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/