Kevin Kadooka / mbed-dev

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of mbed-dev by mbed official

targets/cmsis/TARGET_STM/TARGET_STM32L4/stm32l4xx_hal_can.h@144:ef7eb2e8f9f7, 2016-09-02 (annotated)

Committer:
<>
Date:
Fri Sep 02 15:07:44 2016 +0100
Revision:
144:ef7eb2e8f9f7
Parent:
0:9b334a45a8ff 
This updates the lib to the mbed lib v125

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 144:ef7eb2e8f9f7 1 /**
<> 144:ef7eb2e8f9f7 2 ******************************************************************************
<> 144:ef7eb2e8f9f7 3 * @file stm32l4xx_hal_can.h
<> 144:ef7eb2e8f9f7 4 * @author MCD Application Team
<> 144:ef7eb2e8f9f7 5 * @version V1.5.1
<> 144:ef7eb2e8f9f7 6 * @date 31-May-2016
<> 144:ef7eb2e8f9f7 7 * @brief Header file of CAN HAL module.
<> 144:ef7eb2e8f9f7 8 ******************************************************************************
<> 144:ef7eb2e8f9f7 9 * @attention
<> 144:ef7eb2e8f9f7 10 *
<> 144:ef7eb2e8f9f7 11 * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
<> 144:ef7eb2e8f9f7 12 *
<> 144:ef7eb2e8f9f7 13 * Redistribution and use in source and binary forms, with or without modification,
<> 144:ef7eb2e8f9f7 14 * are permitted provided that the following conditions are met:
<> 144:ef7eb2e8f9f7 15 * 1. Redistributions of source code must retain the above copyright notice,
<> 144:ef7eb2e8f9f7 16 * this list of conditions and the following disclaimer.
<> 144:ef7eb2e8f9f7 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
<> 144:ef7eb2e8f9f7 18 * this list of conditions and the following disclaimer in the documentation
<> 144:ef7eb2e8f9f7 19 * and/or other materials provided with the distribution.
<> 144:ef7eb2e8f9f7 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
<> 144:ef7eb2e8f9f7 21 * may be used to endorse or promote products derived from this software
<> 144:ef7eb2e8f9f7 22 * without specific prior written permission.
<> 144:ef7eb2e8f9f7 23 *
<> 144:ef7eb2e8f9f7 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
<> 144:ef7eb2e8f9f7 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
<> 144:ef7eb2e8f9f7 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
<> 144:ef7eb2e8f9f7 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
<> 144:ef7eb2e8f9f7 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
<> 144:ef7eb2e8f9f7 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
<> 144:ef7eb2e8f9f7 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
<> 144:ef7eb2e8f9f7 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
<> 144:ef7eb2e8f9f7 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
<> 144:ef7eb2e8f9f7 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
<> 144:ef7eb2e8f9f7 34 *
<> 144:ef7eb2e8f9f7 35 ******************************************************************************
<> 144:ef7eb2e8f9f7 36 */
<> 144:ef7eb2e8f9f7 37
<> 144:ef7eb2e8f9f7 38 /* Define to prevent recursive inclusion -------------------------------------*/
<> 144:ef7eb2e8f9f7 39 #ifndef __STM32L4xx_CAN_H
<> 144:ef7eb2e8f9f7 40 #define __STM32L4xx_CAN_H
<> 144:ef7eb2e8f9f7 41
<> 144:ef7eb2e8f9f7 42 #ifdef __cplusplus
<> 144:ef7eb2e8f9f7 43 extern "C" {
<> 144:ef7eb2e8f9f7 44 #endif
<> 144:ef7eb2e8f9f7 45
<> 144:ef7eb2e8f9f7 46 /* Includes ------------------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 47 #include "stm32l4xx_hal_def.h"
<> 144:ef7eb2e8f9f7 48
<> 144:ef7eb2e8f9f7 49 /** @addtogroup STM32L4xx_HAL_Driver
<> 144:ef7eb2e8f9f7 50 * @{
<> 144:ef7eb2e8f9f7 51 */
<> 144:ef7eb2e8f9f7 52
<> 144:ef7eb2e8f9f7 53 /** @addtogroup CAN
<> 144:ef7eb2e8f9f7 54 * @{
<> 144:ef7eb2e8f9f7 55 */
<> 144:ef7eb2e8f9f7 56
<> 144:ef7eb2e8f9f7 57 /* Exported types ------------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 58 /** @defgroup CAN_Exported_Types CAN Exported Types
<> 144:ef7eb2e8f9f7 59 * @{
<> 144:ef7eb2e8f9f7 60 */
<> 144:ef7eb2e8f9f7 61
<> 144:ef7eb2e8f9f7 62 /**
<> 144:ef7eb2e8f9f7 63 * @brief HAL State structures definition
<> 144:ef7eb2e8f9f7 64 */
<> 144:ef7eb2e8f9f7 65 typedef enum
<> 144:ef7eb2e8f9f7 66 {
<> 144:ef7eb2e8f9f7 67 HAL_CAN_STATE_RESET = 0x00, /*!< CAN not yet initialized or disabled */
<> 144:ef7eb2e8f9f7 68 HAL_CAN_STATE_READY = 0x01, /*!< CAN initialized and ready for use */
<> 144:ef7eb2e8f9f7 69 HAL_CAN_STATE_BUSY = 0x02, /*!< CAN process is ongoing */
<> 144:ef7eb2e8f9f7 70 HAL_CAN_STATE_BUSY_TX = 0x12, /*!< CAN process is ongoing */
<> 144:ef7eb2e8f9f7 71 HAL_CAN_STATE_BUSY_RX = 0x22, /*!< CAN process is ongoing */
<> 144:ef7eb2e8f9f7 72 HAL_CAN_STATE_BUSY_TX_RX = 0x32, /*!< CAN process is ongoing */
<> 144:ef7eb2e8f9f7 73 HAL_CAN_STATE_TIMEOUT = 0x03, /*!< Timeout state */
<> 144:ef7eb2e8f9f7 74 HAL_CAN_STATE_ERROR = 0x04 /*!< CAN error state */
<> 144:ef7eb2e8f9f7 75
<> 144:ef7eb2e8f9f7 76 }HAL_CAN_StateTypeDef;
<> 144:ef7eb2e8f9f7 77
<> 144:ef7eb2e8f9f7 78 /**
<> 144:ef7eb2e8f9f7 79 * @brief CAN init structure definition
<> 144:ef7eb2e8f9f7 80 */
<> 144:ef7eb2e8f9f7 81 typedef struct
<> 144:ef7eb2e8f9f7 82 {
<> 144:ef7eb2e8f9f7 83 uint32_t Prescaler; /*!< Specifies the length of a time quantum.
<> 144:ef7eb2e8f9f7 84 This parameter must be a number between Min_Data = 1 and Max_Data = 1024 */
<> 144:ef7eb2e8f9f7 85
<> 144:ef7eb2e8f9f7 86 uint32_t Mode; /*!< Specifies the CAN operating mode.
<> 144:ef7eb2e8f9f7 87 This parameter can be a value of @ref CAN_operating_mode */
<> 144:ef7eb2e8f9f7 88
<> 144:ef7eb2e8f9f7 89 uint32_t SJW; /*!< Specifies the maximum number of time quanta
<> 144:ef7eb2e8f9f7 90 the CAN hardware is allowed to lengthen or
<> 144:ef7eb2e8f9f7 91 shorten a bit to perform resynchronization.
<> 144:ef7eb2e8f9f7 92 This parameter can be a value of @ref CAN_synchronisation_jump_width */
<> 144:ef7eb2e8f9f7 93
<> 144:ef7eb2e8f9f7 94 uint32_t BS1; /*!< Specifies the number of time quanta in Bit Segment 1.
<> 144:ef7eb2e8f9f7 95 This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_1 */
<> 144:ef7eb2e8f9f7 96
<> 144:ef7eb2e8f9f7 97 uint32_t BS2; /*!< Specifies the number of time quanta in Bit Segment 2.
<> 144:ef7eb2e8f9f7 98 This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_2 */
<> 144:ef7eb2e8f9f7 99
<> 144:ef7eb2e8f9f7 100 uint32_t TTCM; /*!< Enable or disable the time triggered communication mode.
<> 144:ef7eb2e8f9f7 101 This parameter can be set to ENABLE or DISABLE. */
<> 144:ef7eb2e8f9f7 102
<> 144:ef7eb2e8f9f7 103 uint32_t ABOM; /*!< Enable or disable the automatic bus-off management.
<> 144:ef7eb2e8f9f7 104 This parameter can be set to ENABLE or DISABLE */
<> 144:ef7eb2e8f9f7 105
<> 144:ef7eb2e8f9f7 106 uint32_t AWUM; /*!< Enable or disable the automatic wake-up mode.
<> 144:ef7eb2e8f9f7 107 This parameter can be set to ENABLE or DISABLE */
<> 144:ef7eb2e8f9f7 108
<> 144:ef7eb2e8f9f7 109 uint32_t NART; /*!< Enable or disable the non-automatic retransmission mode.
<> 144:ef7eb2e8f9f7 110 This parameter can be set to ENABLE or DISABLE */
<> 144:ef7eb2e8f9f7 111
<> 144:ef7eb2e8f9f7 112 uint32_t RFLM; /*!< Enable or disable the receive FIFO Locked mode.
<> 144:ef7eb2e8f9f7 113 This parameter can be set to ENABLE or DISABLE */
<> 144:ef7eb2e8f9f7 114
<> 144:ef7eb2e8f9f7 115 uint32_t TXFP; /*!< Enable or disable the transmit FIFO priority.
<> 144:ef7eb2e8f9f7 116 This parameter can be set to ENABLE or DISABLE */
<> 144:ef7eb2e8f9f7 117 }CAN_InitTypeDef;
<> 144:ef7eb2e8f9f7 118
<> 144:ef7eb2e8f9f7 119 /**
<> 144:ef7eb2e8f9f7 120 * @brief CAN filter configuration structure definition
<> 144:ef7eb2e8f9f7 121 */
<> 144:ef7eb2e8f9f7 122 typedef struct
<> 144:ef7eb2e8f9f7 123 {
<> 144:ef7eb2e8f9f7 124 uint32_t FilterIdHigh; /*!< Specifies the filter identification number (MSBs for a 32-bit
<> 144:ef7eb2e8f9f7 125 configuration, first one for a 16-bit configuration).
<> 144:ef7eb2e8f9f7 126 This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
<> 144:ef7eb2e8f9f7 127
<> 144:ef7eb2e8f9f7 128 uint32_t FilterIdLow; /*!< Specifies the filter identification number (LSBs for a 32-bit
<> 144:ef7eb2e8f9f7 129 configuration, second one for a 16-bit configuration).
<> 144:ef7eb2e8f9f7 130 This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
<> 144:ef7eb2e8f9f7 131
<> 144:ef7eb2e8f9f7 132 uint32_t FilterMaskIdHigh; /*!< Specifies the filter mask number or identification number,
<> 144:ef7eb2e8f9f7 133 according to the mode (MSBs for a 32-bit configuration,
<> 144:ef7eb2e8f9f7 134 first one for a 16-bit configuration).
<> 144:ef7eb2e8f9f7 135 This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
<> 144:ef7eb2e8f9f7 136
<> 144:ef7eb2e8f9f7 137 uint32_t FilterMaskIdLow; /*!< Specifies the filter mask number or identification number,
<> 144:ef7eb2e8f9f7 138 according to the mode (LSBs for a 32-bit configuration,
<> 144:ef7eb2e8f9f7 139 second one for a 16-bit configuration).
<> 144:ef7eb2e8f9f7 140 This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
<> 144:ef7eb2e8f9f7 141
<> 144:ef7eb2e8f9f7 142 uint32_t FilterFIFOAssignment; /*!< Specifies the FIFO (0 or 1) which will be assigned to the filter.
<> 144:ef7eb2e8f9f7 143 This parameter can be a value of @ref CAN_filter_FIFO */
<> 144:ef7eb2e8f9f7 144
<> 144:ef7eb2e8f9f7 145 uint32_t FilterNumber; /*!< Specifies the filter which will be initialized.
<> 144:ef7eb2e8f9f7 146 This parameter must be a number between Min_Data = 0 and Max_Data = 27 */
<> 144:ef7eb2e8f9f7 147
<> 144:ef7eb2e8f9f7 148 uint32_t FilterMode; /*!< Specifies the filter mode to be initialized.
<> 144:ef7eb2e8f9f7 149 This parameter can be a value of @ref CAN_filter_mode */
<> 144:ef7eb2e8f9f7 150
<> 144:ef7eb2e8f9f7 151 uint32_t FilterScale; /*!< Specifies the filter scale.
<> 144:ef7eb2e8f9f7 152 This parameter can be a value of @ref CAN_filter_scale */
<> 144:ef7eb2e8f9f7 153
<> 144:ef7eb2e8f9f7 154 uint32_t FilterActivation; /*!< Enable or disable the filter.
<> 144:ef7eb2e8f9f7 155 This parameter can be set to ENABLE or DISABLE */
<> 144:ef7eb2e8f9f7 156
<> 144:ef7eb2e8f9f7 157 uint32_t BankNumber; /*!< Select the start slave bank filter.
<> 144:ef7eb2e8f9f7 158 This parameter must be a number between Min_Data = 0 and Max_Data = 28 */
<> 144:ef7eb2e8f9f7 159
<> 144:ef7eb2e8f9f7 160 }CAN_FilterConfTypeDef;
<> 144:ef7eb2e8f9f7 161
<> 144:ef7eb2e8f9f7 162 /**
<> 144:ef7eb2e8f9f7 163 * @brief CAN Tx message structure definition
<> 144:ef7eb2e8f9f7 164 */
<> 144:ef7eb2e8f9f7 165 typedef struct
<> 144:ef7eb2e8f9f7 166 {
<> 144:ef7eb2e8f9f7 167 uint32_t StdId; /*!< Specifies the standard identifier.
<> 144:ef7eb2e8f9f7 168 This parameter must be a number between Min_Data = 0 and Max_Data = 0x7FF */
<> 144:ef7eb2e8f9f7 169
<> 144:ef7eb2e8f9f7 170 uint32_t ExtId; /*!< Specifies the extended identifier.
<> 144:ef7eb2e8f9f7 171 This parameter must be a number between Min_Data = 0 and Max_Data = 0x1FFFFFFF */
<> 144:ef7eb2e8f9f7 172
<> 144:ef7eb2e8f9f7 173 uint32_t IDE; /*!< Specifies the type of identifier for the message that will be transmitted.
<> 144:ef7eb2e8f9f7 174 This parameter can be a value of @ref CAN_identifier_type */
<> 144:ef7eb2e8f9f7 175
<> 144:ef7eb2e8f9f7 176 uint32_t RTR; /*!< Specifies the type of frame for the message that will be transmitted.
<> 144:ef7eb2e8f9f7 177 This parameter can be a value of @ref CAN_remote_transmission_request */
<> 144:ef7eb2e8f9f7 178
<> 144:ef7eb2e8f9f7 179 uint32_t DLC; /*!< Specifies the length of the frame that will be transmitted.
<> 144:ef7eb2e8f9f7 180 This parameter must be a number between Min_Data = 0 and Max_Data = 8 */
<> 144:ef7eb2e8f9f7 181
<> 144:ef7eb2e8f9f7 182 uint8_t Data[8]; /*!< Contains the data to be transmitted.
<> 144:ef7eb2e8f9f7 183 This parameter must be a number between Min_Data = 0 and Max_Data = 0xFF */
<> 144:ef7eb2e8f9f7 184
<> 144:ef7eb2e8f9f7 185 }CanTxMsgTypeDef;
<> 144:ef7eb2e8f9f7 186
<> 144:ef7eb2e8f9f7 187 /**
<> 144:ef7eb2e8f9f7 188 * @brief CAN Rx message structure definition
<> 144:ef7eb2e8f9f7 189 */
<> 144:ef7eb2e8f9f7 190 typedef struct
<> 144:ef7eb2e8f9f7 191 {
<> 144:ef7eb2e8f9f7 192 uint32_t StdId; /*!< Specifies the standard identifier.
<> 144:ef7eb2e8f9f7 193 This parameter must be a number between Min_Data = 0 and Max_Data = 0x7FF */
<> 144:ef7eb2e8f9f7 194
<> 144:ef7eb2e8f9f7 195 uint32_t ExtId; /*!< Specifies the extended identifier.
<> 144:ef7eb2e8f9f7 196 This parameter must be a number between Min_Data = 0 and Max_Data = 0x1FFFFFFF */
<> 144:ef7eb2e8f9f7 197
<> 144:ef7eb2e8f9f7 198 uint32_t IDE; /*!< Specifies the type of identifier for the message that will be received.
<> 144:ef7eb2e8f9f7 199 This parameter can be a value of @ref CAN_identifier_type */
<> 144:ef7eb2e8f9f7 200
<> 144:ef7eb2e8f9f7 201 uint32_t RTR; /*!< Specifies the type of frame for the received message.
<> 144:ef7eb2e8f9f7 202 This parameter can be a value of @ref CAN_remote_transmission_request */
<> 144:ef7eb2e8f9f7 203
<> 144:ef7eb2e8f9f7 204 uint32_t DLC; /*!< Specifies the length of the frame that will be received.
<> 144:ef7eb2e8f9f7 205 This parameter must be a number between Min_Data = 0 and Max_Data = 8 */
<> 144:ef7eb2e8f9f7 206
<> 144:ef7eb2e8f9f7 207 uint8_t Data[8]; /*!< Contains the data to be received.
<> 144:ef7eb2e8f9f7 208 This parameter must be a number between Min_Data = 0 and Max_Data = 0xFF */
<> 144:ef7eb2e8f9f7 209
<> 144:ef7eb2e8f9f7 210 uint32_t FMI; /*!< Specifies the index of the filter the message stored in the mailbox passes through.
<> 144:ef7eb2e8f9f7 211 This parameter must be a number between Min_Data = 0 and Max_Data = 0xFF */
<> 144:ef7eb2e8f9f7 212
<> 144:ef7eb2e8f9f7 213 uint32_t FIFONumber; /*!< Specifies the receive FIFO number.
<> 144:ef7eb2e8f9f7 214 This parameter can be CAN_FIFO0 or CAN_FIFO1 */
<> 144:ef7eb2e8f9f7 215
<> 144:ef7eb2e8f9f7 216 }CanRxMsgTypeDef;
<> 144:ef7eb2e8f9f7 217
<> 144:ef7eb2e8f9f7 218 /**
<> 144:ef7eb2e8f9f7 219 * @brief CAN handle Structure definition
<> 144:ef7eb2e8f9f7 220 */
<> 144:ef7eb2e8f9f7 221 typedef struct
<> 144:ef7eb2e8f9f7 222 {
<> 144:ef7eb2e8f9f7 223 CAN_TypeDef *Instance; /*!< Register base address */
<> 144:ef7eb2e8f9f7 224
<> 144:ef7eb2e8f9f7 225 CAN_InitTypeDef Init; /*!< CAN required parameters */
<> 144:ef7eb2e8f9f7 226
<> 144:ef7eb2e8f9f7 227 CanTxMsgTypeDef* pTxMsg; /*!< Pointer to transmit structure */
<> 144:ef7eb2e8f9f7 228
<> 144:ef7eb2e8f9f7 229 CanRxMsgTypeDef* pRxMsg; /*!< Pointer to reception structure */
<> 144:ef7eb2e8f9f7 230
<> 144:ef7eb2e8f9f7 231 __IO HAL_CAN_StateTypeDef State; /*!< CAN communication state */
<> 144:ef7eb2e8f9f7 232
<> 144:ef7eb2e8f9f7 233 HAL_LockTypeDef Lock; /*!< CAN locking object */
<> 144:ef7eb2e8f9f7 234
<> 144:ef7eb2e8f9f7 235 __IO uint32_t ErrorCode; /*!< CAN Error code */
<> 144:ef7eb2e8f9f7 236
<> 144:ef7eb2e8f9f7 237 }CAN_HandleTypeDef;
<> 144:ef7eb2e8f9f7 238
<> 144:ef7eb2e8f9f7 239 /**
<> 144:ef7eb2e8f9f7 240 * @}
<> 144:ef7eb2e8f9f7 241 */
<> 144:ef7eb2e8f9f7 242
<> 144:ef7eb2e8f9f7 243 /* Exported constants --------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 244 /** @defgroup CAN_Exported_Constants CAN Exported Constants
<> 144:ef7eb2e8f9f7 245 * @{
<> 144:ef7eb2e8f9f7 246 */
<> 144:ef7eb2e8f9f7 247
<> 144:ef7eb2e8f9f7 248 /** @defgroup CAN_Error_Code CAN Error Code
<> 144:ef7eb2e8f9f7 249 * @{
<> 144:ef7eb2e8f9f7 250 */
<> 144:ef7eb2e8f9f7 251 #define HAL_CAN_ERROR_NONE ((uint32_t)0x00000000) /*!< No error */
<> 144:ef7eb2e8f9f7 252 #define HAL_CAN_ERROR_EWG ((uint32_t)0x00000001) /*!< EWG error */
<> 144:ef7eb2e8f9f7 253 #define HAL_CAN_ERROR_EPV ((uint32_t)0x00000002) /*!< EPV error */
<> 144:ef7eb2e8f9f7 254 #define HAL_CAN_ERROR_BOF ((uint32_t)0x00000004) /*!< BOF error */
<> 144:ef7eb2e8f9f7 255 #define HAL_CAN_ERROR_STF ((uint32_t)0x00000008) /*!< Stuff error */
<> 144:ef7eb2e8f9f7 256 #define HAL_CAN_ERROR_FOR ((uint32_t)0x00000010) /*!< Form error */
<> 144:ef7eb2e8f9f7 257 #define HAL_CAN_ERROR_ACK ((uint32_t)0x00000020) /*!< Acknowledgment error */
<> 144:ef7eb2e8f9f7 258 #define HAL_CAN_ERROR_BR ((uint32_t)0x00000040) /*!< Bit recessive */
<> 144:ef7eb2e8f9f7 259 #define HAL_CAN_ERROR_BD ((uint32_t)0x00000080) /*!< LEC dominant */
<> 144:ef7eb2e8f9f7 260 #define HAL_CAN_ERROR_CRC ((uint32_t)0x00000100) /*!< LEC transfer error */
<> 144:ef7eb2e8f9f7 261 /**
<> 144:ef7eb2e8f9f7 262 * @}
<> 144:ef7eb2e8f9f7 263 */
<> 144:ef7eb2e8f9f7 264
<> 144:ef7eb2e8f9f7 265 /** @defgroup CAN_InitStatus CAN initialization Status
<> 144:ef7eb2e8f9f7 266 * @{
<> 144:ef7eb2e8f9f7 267 */
<> 144:ef7eb2e8f9f7 268 #define CAN_INITSTATUS_FAILED ((uint32_t)0x00000000) /*!< CAN initialization failed */
<> 144:ef7eb2e8f9f7 269 #define CAN_INITSTATUS_SUCCESS ((uint32_t)0x00000001) /*!< CAN initialization OK */
<> 144:ef7eb2e8f9f7 270 /**
<> 144:ef7eb2e8f9f7 271 * @}
<> 144:ef7eb2e8f9f7 272 */
<> 144:ef7eb2e8f9f7 273
<> 144:ef7eb2e8f9f7 274 /** @defgroup CAN_operating_mode CAN Operating Mode
<> 144:ef7eb2e8f9f7 275 * @{
<> 144:ef7eb2e8f9f7 276 */
<> 144:ef7eb2e8f9f7 277 #define CAN_MODE_NORMAL ((uint32_t)0x00000000) /*!< Normal mode */
<> 144:ef7eb2e8f9f7 278 #define CAN_MODE_LOOPBACK ((uint32_t)CAN_BTR_LBKM) /*!< Loopback mode */
<> 144:ef7eb2e8f9f7 279 #define CAN_MODE_SILENT ((uint32_t)CAN_BTR_SILM) /*!< Silent mode */
<> 144:ef7eb2e8f9f7 280 #define CAN_MODE_SILENT_LOOPBACK ((uint32_t)(CAN_BTR_LBKM | CAN_BTR_SILM)) /*!< Loopback combined with silent mode */
<> 144:ef7eb2e8f9f7 281 /**
<> 144:ef7eb2e8f9f7 282 * @}
<> 144:ef7eb2e8f9f7 283 */
<> 144:ef7eb2e8f9f7 284
<> 144:ef7eb2e8f9f7 285
<> 144:ef7eb2e8f9f7 286 /** @defgroup CAN_synchronisation_jump_width CAN Synchronization Jump Width
<> 144:ef7eb2e8f9f7 287 * @{
<> 144:ef7eb2e8f9f7 288 */
<> 144:ef7eb2e8f9f7 289 #define CAN_SJW_1TQ ((uint32_t)0x00000000) /*!< 1 time quantum */
<> 144:ef7eb2e8f9f7 290 #define CAN_SJW_2TQ ((uint32_t)CAN_BTR_SJW_0) /*!< 2 time quantum */
<> 144:ef7eb2e8f9f7 291 #define CAN_SJW_3TQ ((uint32_t)CAN_BTR_SJW_1) /*!< 3 time quantum */
<> 144:ef7eb2e8f9f7 292 #define CAN_SJW_4TQ ((uint32_t)CAN_BTR_SJW) /*!< 4 time quantum */
<> 144:ef7eb2e8f9f7 293 /**
<> 144:ef7eb2e8f9f7 294 * @}
<> 144:ef7eb2e8f9f7 295 */
<> 144:ef7eb2e8f9f7 296
<> 144:ef7eb2e8f9f7 297 /** @defgroup CAN_time_quantum_in_bit_segment_1 CAN Time Quantum in Bit Segment 1
<> 144:ef7eb2e8f9f7 298 * @{
<> 144:ef7eb2e8f9f7 299 */
<> 144:ef7eb2e8f9f7 300 #define CAN_BS1_1TQ ((uint32_t)0x00000000) /*!< 1 time quantum */
<> 144:ef7eb2e8f9f7 301 #define CAN_BS1_2TQ ((uint32_t)CAN_BTR_TS1_0) /*!< 2 time quantum */
<> 144:ef7eb2e8f9f7 302 #define CAN_BS1_3TQ ((uint32_t)CAN_BTR_TS1_1) /*!< 3 time quantum */
<> 144:ef7eb2e8f9f7 303 #define CAN_BS1_4TQ ((uint32_t)(CAN_BTR_TS1_1 | CAN_BTR_TS1_0)) /*!< 4 time quantum */
<> 144:ef7eb2e8f9f7 304 #define CAN_BS1_5TQ ((uint32_t)CAN_BTR_TS1_2) /*!< 5 time quantum */
<> 144:ef7eb2e8f9f7 305 #define CAN_BS1_6TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_0)) /*!< 6 time quantum */
<> 144:ef7eb2e8f9f7 306 #define CAN_BS1_7TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1)) /*!< 7 time quantum */
<> 144:ef7eb2e8f9f7 307 #define CAN_BS1_8TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0)) /*!< 8 time quantum */
<> 144:ef7eb2e8f9f7 308 #define CAN_BS1_9TQ ((uint32_t)CAN_BTR_TS1_3) /*!< 9 time quantum */
<> 144:ef7eb2e8f9f7 309 #define CAN_BS1_10TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_0)) /*!< 10 time quantum */
<> 144:ef7eb2e8f9f7 310 #define CAN_BS1_11TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1)) /*!< 11 time quantum */
<> 144:ef7eb2e8f9f7 311 #define CAN_BS1_12TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0)) /*!< 12 time quantum */
<> 144:ef7eb2e8f9f7 312 #define CAN_BS1_13TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2)) /*!< 13 time quantum */
<> 144:ef7eb2e8f9f7 313 #define CAN_BS1_14TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_0)) /*!< 14 time quantum */
<> 144:ef7eb2e8f9f7 314 #define CAN_BS1_15TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_1)) /*!< 15 time quantum */
<> 144:ef7eb2e8f9f7 315 #define CAN_BS1_16TQ ((uint32_t)CAN_BTR_TS1) /*!< 16 time quantum */
<> 144:ef7eb2e8f9f7 316 /**
<> 144:ef7eb2e8f9f7 317 * @}
<> 144:ef7eb2e8f9f7 318 */
<> 144:ef7eb2e8f9f7 319
<> 144:ef7eb2e8f9f7 320 /** @defgroup CAN_time_quantum_in_bit_segment_2 CAN Time Quantum in Bit Segment 2
<> 144:ef7eb2e8f9f7 321 * @{
<> 144:ef7eb2e8f9f7 322 */
<> 144:ef7eb2e8f9f7 323 #define CAN_BS2_1TQ ((uint32_t)0x00000000) /*!< 1 time quantum */
<> 144:ef7eb2e8f9f7 324 #define CAN_BS2_2TQ ((uint32_t)CAN_BTR_TS2_0) /*!< 2 time quantum */
<> 144:ef7eb2e8f9f7 325 #define CAN_BS2_3TQ ((uint32_t)CAN_BTR_TS2_1) /*!< 3 time quantum */
<> 144:ef7eb2e8f9f7 326 #define CAN_BS2_4TQ ((uint32_t)(CAN_BTR_TS2_1 | CAN_BTR_TS2_0)) /*!< 4 time quantum */
<> 144:ef7eb2e8f9f7 327 #define CAN_BS2_5TQ ((uint32_t)CAN_BTR_TS2_2) /*!< 5 time quantum */
<> 144:ef7eb2e8f9f7 328 #define CAN_BS2_6TQ ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_0)) /*!< 6 time quantum */
<> 144:ef7eb2e8f9f7 329 #define CAN_BS2_7TQ ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_1)) /*!< 7 time quantum */
<> 144:ef7eb2e8f9f7 330 #define CAN_BS2_8TQ ((uint32_t)CAN_BTR_TS2) /*!< 8 time quantum */
<> 144:ef7eb2e8f9f7 331 /**
<> 144:ef7eb2e8f9f7 332 * @}
<> 144:ef7eb2e8f9f7 333 */
<> 144:ef7eb2e8f9f7 334
<> 144:ef7eb2e8f9f7 335 /** @defgroup CAN_filter_mode CAN Filter Mode
<> 144:ef7eb2e8f9f7 336 * @{
<> 144:ef7eb2e8f9f7 337 */
<> 144:ef7eb2e8f9f7 338 #define CAN_FILTERMODE_IDMASK ((uint8_t)0x00) /*!< Identifier mask mode */
<> 144:ef7eb2e8f9f7 339 #define CAN_FILTERMODE_IDLIST ((uint8_t)0x01) /*!< Identifier list mode */
<> 144:ef7eb2e8f9f7 340 /**
<> 144:ef7eb2e8f9f7 341 * @}
<> 144:ef7eb2e8f9f7 342 */
<> 144:ef7eb2e8f9f7 343
<> 144:ef7eb2e8f9f7 344 /** @defgroup CAN_filter_scale CAN Filter Scale
<> 144:ef7eb2e8f9f7 345 * @{
<> 144:ef7eb2e8f9f7 346 */
<> 144:ef7eb2e8f9f7 347 #define CAN_FILTERSCALE_16BIT ((uint8_t)0x00) /*!< Two 16-bit filters */
<> 144:ef7eb2e8f9f7 348 #define CAN_FILTERSCALE_32BIT ((uint8_t)0x01) /*!< One 32-bit filter */
<> 144:ef7eb2e8f9f7 349 /**
<> 144:ef7eb2e8f9f7 350 * @}
<> 144:ef7eb2e8f9f7 351 */
<> 144:ef7eb2e8f9f7 352
<> 144:ef7eb2e8f9f7 353 /** @defgroup CAN_filter_FIFO CAN Filter FIFO
<> 144:ef7eb2e8f9f7 354 * @{
<> 144:ef7eb2e8f9f7 355 */
<> 144:ef7eb2e8f9f7 356 #define CAN_FILTER_FIFO0 ((uint8_t)0x00) /*!< Filter FIFO 0 assignment for filter x */
<> 144:ef7eb2e8f9f7 357 #define CAN_FILTER_FIFO1 ((uint8_t)0x01) /*!< Filter FIFO 1 assignment for filter x */
<> 144:ef7eb2e8f9f7 358 /**
<> 144:ef7eb2e8f9f7 359 * @}
<> 144:ef7eb2e8f9f7 360 */
<> 144:ef7eb2e8f9f7 361
<> 144:ef7eb2e8f9f7 362 /** @defgroup CAN_identifier_type CAN Identifier Type
<> 144:ef7eb2e8f9f7 363 * @{
<> 144:ef7eb2e8f9f7 364 */
<> 144:ef7eb2e8f9f7 365 #define CAN_ID_STD ((uint32_t)0x00000000) /*!< Standard Id */
<> 144:ef7eb2e8f9f7 366 #define CAN_ID_EXT ((uint32_t)0x00000004) /*!< Extended Id */
<> 144:ef7eb2e8f9f7 367 /**
<> 144:ef7eb2e8f9f7 368 * @}
<> 144:ef7eb2e8f9f7 369 */
<> 144:ef7eb2e8f9f7 370
<> 144:ef7eb2e8f9f7 371 /** @defgroup CAN_remote_transmission_request CAN Remote Transmission Request
<> 144:ef7eb2e8f9f7 372 * @{
<> 144:ef7eb2e8f9f7 373 */
<> 144:ef7eb2e8f9f7 374 #define CAN_RTR_DATA ((uint32_t)0x00000000) /*!< Data frame */
<> 144:ef7eb2e8f9f7 375 #define CAN_RTR_REMOTE ((uint32_t)0x00000002) /*!< Remote frame */
<> 144:ef7eb2e8f9f7 376 /**
<> 144:ef7eb2e8f9f7 377 * @}
<> 144:ef7eb2e8f9f7 378 */
<> 144:ef7eb2e8f9f7 379
<> 144:ef7eb2e8f9f7 380 /** @defgroup CAN_receive_FIFO_number_constants CAN Receive FIFO Number
<> 144:ef7eb2e8f9f7 381 * @{
<> 144:ef7eb2e8f9f7 382 */
<> 144:ef7eb2e8f9f7 383 #define CAN_FIFO0 ((uint8_t)0x00) /*!< CAN FIFO 0 used to receive */
<> 144:ef7eb2e8f9f7 384 #define CAN_FIFO1 ((uint8_t)0x01) /*!< CAN FIFO 1 used to receive */
<> 144:ef7eb2e8f9f7 385 /**
<> 144:ef7eb2e8f9f7 386 * @}
<> 144:ef7eb2e8f9f7 387 */
<> 144:ef7eb2e8f9f7 388
<> 144:ef7eb2e8f9f7 389 /** @defgroup CAN_flags CAN Flags
<> 144:ef7eb2e8f9f7 390 * @{
<> 144:ef7eb2e8f9f7 391 */
<> 144:ef7eb2e8f9f7 392 /* If the flag is 0x3XXXXXXX, it means that it can be used with CAN_GetFlagStatus()
<> 144:ef7eb2e8f9f7 393 and CAN_ClearFlag() functions. */
<> 144:ef7eb2e8f9f7 394 /* If the flag is 0x1XXXXXXX, it means that it can only be used with
<> 144:ef7eb2e8f9f7 395 CAN_GetFlagStatus() function. */
<> 144:ef7eb2e8f9f7 396
<> 144:ef7eb2e8f9f7 397 /* Transmit Flags */
<> 144:ef7eb2e8f9f7 398 #define CAN_FLAG_RQCP0 ((uint32_t)0x00000500) /*!< Request MailBox0 flag */
<> 144:ef7eb2e8f9f7 399 #define CAN_FLAG_RQCP1 ((uint32_t)0x00000508) /*!< Request MailBox1 flag */
<> 144:ef7eb2e8f9f7 400 #define CAN_FLAG_RQCP2 ((uint32_t)0x00000510) /*!< Request MailBox2 flag */
<> 144:ef7eb2e8f9f7 401 #define CAN_FLAG_TXOK0 ((uint32_t)0x00000501) /*!< Transmission OK MailBox0 flag */
<> 144:ef7eb2e8f9f7 402 #define CAN_FLAG_TXOK1 ((uint32_t)0x00000509) /*!< Transmission OK MailBox1 flag */
<> 144:ef7eb2e8f9f7 403 #define CAN_FLAG_TXOK2 ((uint32_t)0x00000511) /*!< Transmission OK MailBox2 flag */
<> 144:ef7eb2e8f9f7 404 #define CAN_FLAG_TME0 ((uint32_t)0x0000051A) /*!< Transmit mailbox 0 empty flag */
<> 144:ef7eb2e8f9f7 405 #define CAN_FLAG_TME1 ((uint32_t)0x0000051B) /*!< Transmit mailbox 0 empty flag */
<> 144:ef7eb2e8f9f7 406 #define CAN_FLAG_TME2 ((uint32_t)0x0000051C) /*!< Transmit mailbox 0 empty flag */
<> 144:ef7eb2e8f9f7 407
<> 144:ef7eb2e8f9f7 408 /* Receive Flags */
<> 144:ef7eb2e8f9f7 409 #define CAN_FLAG_FF0 ((uint32_t)0x00000203) /*!< FIFO 0 Full flag */
<> 144:ef7eb2e8f9f7 410 #define CAN_FLAG_FOV0 ((uint32_t)0x00000204) /*!< FIFO 0 Overrun flag */
<> 144:ef7eb2e8f9f7 411
<> 144:ef7eb2e8f9f7 412 #define CAN_FLAG_FF1 ((uint32_t)0x00000403) /*!< FIFO 1 Full flag */
<> 144:ef7eb2e8f9f7 413 #define CAN_FLAG_FOV1 ((uint32_t)0x00000404) /*!< FIFO 1 Overrun flag */
<> 144:ef7eb2e8f9f7 414
<> 144:ef7eb2e8f9f7 415 /* Operating Mode Flags */
<> 144:ef7eb2e8f9f7 416 #define CAN_FLAG_WKU ((uint32_t)0x00000103) /*!< Wake up flag */
<> 144:ef7eb2e8f9f7 417 #define CAN_FLAG_SLAK ((uint32_t)0x00000101) /*!< Sleep acknowledge flag */
<> 144:ef7eb2e8f9f7 418 #define CAN_FLAG_SLAKI ((uint32_t)0x00000104) /*!< Sleep acknowledge flag */
<> 144:ef7eb2e8f9f7 419 /* @note When SLAK interrupt is disabled (SLKIE=0), no polling on SLAKI is possible.
<> 144:ef7eb2e8f9f7 420 In this case the SLAK bit can be polled.*/
<> 144:ef7eb2e8f9f7 421
<> 144:ef7eb2e8f9f7 422 /* Error Flags */
<> 144:ef7eb2e8f9f7 423 #define CAN_FLAG_EWG ((uint32_t)0x00000300) /*!< Error warning flag */
<> 144:ef7eb2e8f9f7 424 #define CAN_FLAG_EPV ((uint32_t)0x00000301) /*!< Error passive flag */
<> 144:ef7eb2e8f9f7 425 #define CAN_FLAG_BOF ((uint32_t)0x00000302) /*!< Bus-Off flag */
<> 144:ef7eb2e8f9f7 426 /**
<> 144:ef7eb2e8f9f7 427 * @}
<> 144:ef7eb2e8f9f7 428 */
<> 144:ef7eb2e8f9f7 429
<> 144:ef7eb2e8f9f7 430 /** @defgroup CAN_interrupts CAN Interrupts
<> 144:ef7eb2e8f9f7 431 * @{
<> 144:ef7eb2e8f9f7 432 */
<> 144:ef7eb2e8f9f7 433 #define CAN_IT_TME ((uint32_t)CAN_IER_TMEIE) /*!< Transmit mailbox empty interrupt */
<> 144:ef7eb2e8f9f7 434
<> 144:ef7eb2e8f9f7 435 /* Receive Interrupts */
<> 144:ef7eb2e8f9f7 436 #define CAN_IT_FMP0 ((uint32_t)CAN_IER_FMPIE0) /*!< FIFO 0 message pending interrupt */
<> 144:ef7eb2e8f9f7 437 #define CAN_IT_FF0 ((uint32_t)CAN_IER_FFIE0) /*!< FIFO 0 full interrupt */
<> 144:ef7eb2e8f9f7 438 #define CAN_IT_FOV0 ((uint32_t)CAN_IER_FOVIE0) /*!< FIFO 0 overrun interrupt */
<> 144:ef7eb2e8f9f7 439 #define CAN_IT_FMP1 ((uint32_t)CAN_IER_FMPIE1) /*!< FIFO 1 message pending interrupt */
<> 144:ef7eb2e8f9f7 440 #define CAN_IT_FF1 ((uint32_t)CAN_IER_FFIE1) /*!< FIFO 1 full interrupt */
<> 144:ef7eb2e8f9f7 441 #define CAN_IT_FOV1 ((uint32_t)CAN_IER_FOVIE1) /*!< FIFO 1 overrun interrupt */
<> 144:ef7eb2e8f9f7 442
<> 144:ef7eb2e8f9f7 443 /* Operating Mode Interrupts */
<> 144:ef7eb2e8f9f7 444 #define CAN_IT_WKU ((uint32_t)CAN_IER_WKUIE) /*!< Wake-up interrupt */
<> 144:ef7eb2e8f9f7 445 #define CAN_IT_SLK ((uint32_t)CAN_IER_SLKIE) /*!< Sleep acknowledge interrupt */
<> 144:ef7eb2e8f9f7 446
<> 144:ef7eb2e8f9f7 447 /* Error Interrupts */
<> 144:ef7eb2e8f9f7 448 #define CAN_IT_EWG ((uint32_t)CAN_IER_EWGIE) /*!< Error warning interrupt */
<> 144:ef7eb2e8f9f7 449 #define CAN_IT_EPV ((uint32_t)CAN_IER_EPVIE) /*!< Error passive interrupt */
<> 144:ef7eb2e8f9f7 450 #define CAN_IT_BOF ((uint32_t)CAN_IER_BOFIE) /*!< Bus-off interrupt */
<> 144:ef7eb2e8f9f7 451 #define CAN_IT_LEC ((uint32_t)CAN_IER_LECIE) /*!< Last error code interrupt */
<> 144:ef7eb2e8f9f7 452 #define CAN_IT_ERR ((uint32_t)CAN_IER_ERRIE) /*!< Error Interrupt */
<> 144:ef7eb2e8f9f7 453
<> 144:ef7eb2e8f9f7 454 /**
<> 144:ef7eb2e8f9f7 455 * @}
<> 144:ef7eb2e8f9f7 456 */
<> 144:ef7eb2e8f9f7 457
<> 144:ef7eb2e8f9f7 458 /* Mailboxes definition */
<> 144:ef7eb2e8f9f7 459 #define CAN_TXMAILBOX_0 ((uint8_t)0x00)
<> 144:ef7eb2e8f9f7 460 #define CAN_TXMAILBOX_1 ((uint8_t)0x01)
<> 144:ef7eb2e8f9f7 461 #define CAN_TXMAILBOX_2 ((uint8_t)0x02)
<> 144:ef7eb2e8f9f7 462
<> 144:ef7eb2e8f9f7 463 /**
<> 144:ef7eb2e8f9f7 464 * @}
<> 144:ef7eb2e8f9f7 465 */
<> 144:ef7eb2e8f9f7 466
<> 144:ef7eb2e8f9f7 467 /* Exported macros -----------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 468 /** @defgroup CAN_Exported_Macro CAN Exported Macros
<> 144:ef7eb2e8f9f7 469 * @{
<> 144:ef7eb2e8f9f7 470 */
<> 144:ef7eb2e8f9f7 471
<> 144:ef7eb2e8f9f7 472 /** @brief Reset CAN handle state.
<> 144:ef7eb2e8f9f7 473 * @param __HANDLE__: CAN handle.
<> 144:ef7eb2e8f9f7 474 * @retval None
<> 144:ef7eb2e8f9f7 475 */
<> 144:ef7eb2e8f9f7 476 #define __HAL_CAN_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CAN_STATE_RESET)
<> 144:ef7eb2e8f9f7 477
<> 144:ef7eb2e8f9f7 478 /**
<> 144:ef7eb2e8f9f7 479 * @brief Enable the specified CAN interrupt.
<> 144:ef7eb2e8f9f7 480 * @param __HANDLE__: CAN handle.
<> 144:ef7eb2e8f9f7 481 * @param __INTERRUPT__: CAN Interrupt.
<> 144:ef7eb2e8f9f7 482 * @retval None
<> 144:ef7eb2e8f9f7 483 */
<> 144:ef7eb2e8f9f7 484 #define __HAL_CAN_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__))
<> 144:ef7eb2e8f9f7 485
<> 144:ef7eb2e8f9f7 486 /**
<> 144:ef7eb2e8f9f7 487 * @brief Disable the specified CAN interrupt.
<> 144:ef7eb2e8f9f7 488 * @param __HANDLE__: CAN handle.
<> 144:ef7eb2e8f9f7 489 * @param __INTERRUPT__: CAN Interrupt.
<> 144:ef7eb2e8f9f7 490 * @retval None
<> 144:ef7eb2e8f9f7 491 */
<> 144:ef7eb2e8f9f7 492 #define __HAL_CAN_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__))
<> 144:ef7eb2e8f9f7 493
<> 144:ef7eb2e8f9f7 494 /**
<> 144:ef7eb2e8f9f7 495 * @brief Return the number of pending received messages.
<> 144:ef7eb2e8f9f7 496 * @param __HANDLE__: CAN handle.
<> 144:ef7eb2e8f9f7 497 * @param __FIFONUMBER__: Receive FIFO number, CAN_FIFO0 or CAN_FIFO1.
<> 144:ef7eb2e8f9f7 498 * @retval The number of pending message.
<> 144:ef7eb2e8f9f7 499 */
<> 144:ef7eb2e8f9f7 500 #define __HAL_CAN_MSG_PENDING(__HANDLE__, __FIFONUMBER__) (((__FIFONUMBER__) == CAN_FIFO0)? \
<> 144:ef7eb2e8f9f7 501 ((uint8_t)((__HANDLE__)->Instance->RF0R&(uint32_t)0x03)) : ((uint8_t)((__HANDLE__)->Instance->RF1R&(uint32_t)0x03)))
<> 144:ef7eb2e8f9f7 502
<> 144:ef7eb2e8f9f7 503 /** @brief Check whether the specified CAN flag is set or not.
<> 144:ef7eb2e8f9f7 504 * @param __HANDLE__: specifies the CAN Handle.
<> 144:ef7eb2e8f9f7 505 * @param __FLAG__: specifies the flag to check.
<> 144:ef7eb2e8f9f7 506 * This parameter can be one of the following values:
<> 144:ef7eb2e8f9f7 507 * @arg CAN_TSR_RQCP0: Request MailBox0 Flag
<> 144:ef7eb2e8f9f7 508 * @arg CAN_TSR_RQCP1: Request MailBox1 Flag
<> 144:ef7eb2e8f9f7 509 * @arg CAN_TSR_RQCP2: Request MailBox2 Flag
<> 144:ef7eb2e8f9f7 510 * @arg CAN_FLAG_TXOK0: Transmission OK MailBox0 Flag
<> 144:ef7eb2e8f9f7 511 * @arg CAN_FLAG_TXOK1: Transmission OK MailBox1 Flag
<> 144:ef7eb2e8f9f7 512 * @arg CAN_FLAG_TXOK2: Transmission OK MailBox2 Flag
<> 144:ef7eb2e8f9f7 513 * @arg CAN_FLAG_TME0: Transmit mailbox 0 empty Flag
<> 144:ef7eb2e8f9f7 514 * @arg CAN_FLAG_TME1: Transmit mailbox 1 empty Flag
<> 144:ef7eb2e8f9f7 515 * @arg CAN_FLAG_TME2: Transmit mailbox 2 empty Flag
<> 144:ef7eb2e8f9f7 516 * @arg CAN_FLAG_FMP0: FIFO 0 Message Pending Flag
<> 144:ef7eb2e8f9f7 517 * @arg CAN_FLAG_FF0: FIFO 0 Full Flag
<> 144:ef7eb2e8f9f7 518 * @arg CAN_FLAG_FOV0: FIFO 0 Overrun Flag
<> 144:ef7eb2e8f9f7 519 * @arg CAN_FLAG_FMP1: FIFO 1 Message Pending Flag
<> 144:ef7eb2e8f9f7 520 * @arg CAN_FLAG_FF1: FIFO 1 Full Flag
<> 144:ef7eb2e8f9f7 521 * @arg CAN_FLAG_FOV1: FIFO 1 Overrun Flag
<> 144:ef7eb2e8f9f7 522 * @arg CAN_FLAG_WKU: Wake up Flag
<> 144:ef7eb2e8f9f7 523 * @arg CAN_FLAG_SLAK: Sleep acknowledge Flag
<> 144:ef7eb2e8f9f7 524 * @arg CAN_FLAG_SLAKI: Sleep acknowledge Flag
<> 144:ef7eb2e8f9f7 525 * @arg CAN_FLAG_EWG: Error Warning Flag
<> 144:ef7eb2e8f9f7 526 * @arg CAN_FLAG_EPV: Error Passive Flag
<> 144:ef7eb2e8f9f7 527 * @arg CAN_FLAG_BOF: Bus-Off Flag
<> 144:ef7eb2e8f9f7 528 * @retval The new state of __FLAG__ (TRUE or FALSE).
<> 144:ef7eb2e8f9f7 529 */
<> 144:ef7eb2e8f9f7 530 #define __HAL_CAN_GET_FLAG(__HANDLE__, __FLAG__) \
<> 144:ef7eb2e8f9f7 531 ((((__FLAG__) >> 8) == 5)? ((((__HANDLE__)->Instance->TSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
<> 144:ef7eb2e8f9f7 532 (((__FLAG__) >> 8) == 2)? ((((__HANDLE__)->Instance->RF0R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
<> 144:ef7eb2e8f9f7 533 (((__FLAG__) >> 8) == 4)? ((((__HANDLE__)->Instance->RF1R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
<> 144:ef7eb2e8f9f7 534 (((__FLAG__) >> 8) == 1)? ((((__HANDLE__)->Instance->MSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
<> 144:ef7eb2e8f9f7 535 ((((__HANDLE__)->Instance->ESR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))))
<> 144:ef7eb2e8f9f7 536
<> 144:ef7eb2e8f9f7 537 /** @brief Clear the specified CAN pending flag.
<> 144:ef7eb2e8f9f7 538 * @param __HANDLE__: specifies the CAN Handle.
<> 144:ef7eb2e8f9f7 539 * @param __FLAG__: specifies the flag to check.
<> 144:ef7eb2e8f9f7 540 * This parameter can be one of the following values:
<> 144:ef7eb2e8f9f7 541 * @arg CAN_TSR_RQCP0: Request MailBox0 Flag
<> 144:ef7eb2e8f9f7 542 * @arg CAN_TSR_RQCP1: Request MailBox1 Flag
<> 144:ef7eb2e8f9f7 543 * @arg CAN_TSR_RQCP2: Request MailBox2 Flag
<> 144:ef7eb2e8f9f7 544 * @arg CAN_FLAG_TXOK0: Transmission OK MailBox0 Flag
<> 144:ef7eb2e8f9f7 545 * @arg CAN_FLAG_TXOK1: Transmission OK MailBox1 Flag
<> 144:ef7eb2e8f9f7 546 * @arg CAN_FLAG_TXOK2: Transmission OK MailBox2 Flag
<> 144:ef7eb2e8f9f7 547 * @arg CAN_FLAG_TME0: Transmit mailbox 0 empty Flag
<> 144:ef7eb2e8f9f7 548 * @arg CAN_FLAG_TME1: Transmit mailbox 1 empty Flag
<> 144:ef7eb2e8f9f7 549 * @arg CAN_FLAG_TME2: Transmit mailbox 2 empty Flag
<> 144:ef7eb2e8f9f7 550 * @arg CAN_FLAG_FMP0: FIFO 0 Message Pending Flag
<> 144:ef7eb2e8f9f7 551 * @arg CAN_FLAG_FF0: FIFO 0 Full Flag
<> 144:ef7eb2e8f9f7 552 * @arg CAN_FLAG_FOV0: FIFO 0 Overrun Flag
<> 144:ef7eb2e8f9f7 553 * @arg CAN_FLAG_FMP1: FIFO 1 Message Pending Flag
<> 144:ef7eb2e8f9f7 554 * @arg CAN_FLAG_FF1: FIFO 1 Full Flag
<> 144:ef7eb2e8f9f7 555 * @arg CAN_FLAG_FOV1: FIFO 1 Overrun Flag
<> 144:ef7eb2e8f9f7 556 * @arg CAN_FLAG_WKU: Wake up Flag
<> 144:ef7eb2e8f9f7 557 * @arg CAN_FLAG_SLAKI: Sleep acknowledge Flag
<> 144:ef7eb2e8f9f7 558 * @retval The new state of __FLAG__ (TRUE or FALSE).
<> 144:ef7eb2e8f9f7 559 */
<> 144:ef7eb2e8f9f7 560 #define __HAL_CAN_CLEAR_FLAG(__HANDLE__, __FLAG__) \
<> 144:ef7eb2e8f9f7 561 ((((__FLAG__) >> 8U) == 5)? (((__HANDLE__)->Instance->TSR) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
<> 144:ef7eb2e8f9f7 562 (((__FLAG__) >> 8U) == 2)? (((__HANDLE__)->Instance->RF0R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
<> 144:ef7eb2e8f9f7 563 (((__FLAG__) >> 8U) == 4)? (((__HANDLE__)->Instance->RF1R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
<> 144:ef7eb2e8f9f7 564 (((__FLAG__) >> 8U) == 1)? (((__HANDLE__)->Instance->MSR) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): 0)
<> 144:ef7eb2e8f9f7 565
<> 144:ef7eb2e8f9f7 566
<> 144:ef7eb2e8f9f7 567 /** @brief Check whether the specified CAN interrupt source is enabled or not.
<> 144:ef7eb2e8f9f7 568 * @param __HANDLE__: specifies the CAN Handle.
<> 144:ef7eb2e8f9f7 569 * @param __INTERRUPT__: specifies the CAN interrupt source to check.
<> 144:ef7eb2e8f9f7 570 * This parameter can be one of the following values:
<> 144:ef7eb2e8f9f7 571 * @arg CAN_IT_TME: Transmit mailbox empty interrupt enable
<> 144:ef7eb2e8f9f7 572 * @arg CAN_IT_FMP0: FIFO0 message pending interrupt enable
<> 144:ef7eb2e8f9f7 573 * @arg CAN_IT_FMP1: FIFO1 message pending interrupt enable
<> 144:ef7eb2e8f9f7 574 * @retval The new state of __IT__ (TRUE or FALSE).
<> 144:ef7eb2e8f9f7 575 */
<> 144:ef7eb2e8f9f7 576 #define __HAL_CAN_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
<> 144:ef7eb2e8f9f7 577
<> 144:ef7eb2e8f9f7 578 /**
<> 144:ef7eb2e8f9f7 579 * @brief Check the transmission status of a CAN Frame.
<> 144:ef7eb2e8f9f7 580 * @param __HANDLE__: specifies the CAN Handle.
<> 144:ef7eb2e8f9f7 581 * @param __TRANSMITMAILBOX__: the number of the mailbox that is used for transmission.
<> 144:ef7eb2e8f9f7 582 * @retval The new status of transmission (TRUE or FALSE).
<> 144:ef7eb2e8f9f7 583 */
<> 144:ef7eb2e8f9f7 584 #define __HAL_CAN_TRANSMIT_STATUS(__HANDLE__, __TRANSMITMAILBOX__)\
<> 144:ef7eb2e8f9f7 585 (((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_0)? ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) == (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) :\
<> 144:ef7eb2e8f9f7 586 ((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_1)? ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) == (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) :\
<> 144:ef7eb2e8f9f7 587 ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)) == (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)))
<> 144:ef7eb2e8f9f7 588
<> 144:ef7eb2e8f9f7 589
<> 144:ef7eb2e8f9f7 590
<> 144:ef7eb2e8f9f7 591 /**
<> 144:ef7eb2e8f9f7 592 * @brief Release the specified receive FIFO.
<> 144:ef7eb2e8f9f7 593 * @param __HANDLE__: CAN handle.
<> 144:ef7eb2e8f9f7 594 * @param __FIFONUMBER__: Receive FIFO number, CAN_FIFO0 or CAN_FIFO1.
<> 144:ef7eb2e8f9f7 595 * @retval None
<> 144:ef7eb2e8f9f7 596 */
<> 144:ef7eb2e8f9f7 597 #define __HAL_CAN_FIFO_RELEASE(__HANDLE__, __FIFONUMBER__) (((__FIFONUMBER__) == CAN_FIFO0)? \
<> 144:ef7eb2e8f9f7 598 ((__HANDLE__)->Instance->RF0R |= CAN_RF0R_RFOM0) : ((__HANDLE__)->Instance->RF1R |= CAN_RF1R_RFOM1))
<> 144:ef7eb2e8f9f7 599
<> 144:ef7eb2e8f9f7 600 /**
<> 144:ef7eb2e8f9f7 601 * @brief Cancel a transmit request.
<> 144:ef7eb2e8f9f7 602 * @param __HANDLE__: specifies the CAN Handle.
<> 144:ef7eb2e8f9f7 603 * @param __TRANSMITMAILBOX__: the number of the mailbox that is used for transmission.
<> 144:ef7eb2e8f9f7 604 * @retval None
<> 144:ef7eb2e8f9f7 605 */
<> 144:ef7eb2e8f9f7 606 #define __HAL_CAN_CANCEL_TRANSMIT(__HANDLE__, __TRANSMITMAILBOX__)\
<> 144:ef7eb2e8f9f7 607 (((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_0)? ((__HANDLE__)->Instance->TSR |= CAN_TSR_ABRQ0) :\
<> 144:ef7eb2e8f9f7 608 ((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_1)? ((__HANDLE__)->Instance->TSR |= CAN_TSR_ABRQ1) :\
<> 144:ef7eb2e8f9f7 609 ((__HANDLE__)->Instance->TSR |= CAN_TSR_ABRQ2))
<> 144:ef7eb2e8f9f7 610
<> 144:ef7eb2e8f9f7 611 /**
<> 144:ef7eb2e8f9f7 612 * @brief Enable or disable the DBG Freeze for CAN.
<> 144:ef7eb2e8f9f7 613 * @param __HANDLE__: specifies the CAN Handle.
<> 144:ef7eb2e8f9f7 614 * @param __NEWSTATE__: new state of the CAN peripheral.
<> 144:ef7eb2e8f9f7 615 * This parameter can be: ENABLE (CAN reception/transmission is frozen
<> 144:ef7eb2e8f9f7 616 * during debug. Reception FIFO can still be accessed/controlled normally)
<> 144:ef7eb2e8f9f7 617 * or DISABLE (CAN is working during debug).
<> 144:ef7eb2e8f9f7 618 * @retval None
<> 144:ef7eb2e8f9f7 619 */
<> 144:ef7eb2e8f9f7 620 #define __HAL_CAN_DBG_FREEZE(__HANDLE__, __NEWSTATE__) (((__NEWSTATE__) == ENABLE)? \
<> 144:ef7eb2e8f9f7 621 ((__HANDLE__)->Instance->MCR |= CAN_MCR_DBF) : ((__HANDLE__)->Instance->MCR &= ~CAN_MCR_DBF))
<> 144:ef7eb2e8f9f7 622
<> 144:ef7eb2e8f9f7 623 /**
<> 144:ef7eb2e8f9f7 624 * @}
<> 144:ef7eb2e8f9f7 625 */
<> 144:ef7eb2e8f9f7 626
<> 144:ef7eb2e8f9f7 627 /* Exported functions --------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 628 /** @addtogroup CAN_Exported_Functions CAN Exported Functions
<> 144:ef7eb2e8f9f7 629 * @{
<> 144:ef7eb2e8f9f7 630 */
<> 144:ef7eb2e8f9f7 631
<> 144:ef7eb2e8f9f7 632 /** @defgroup CAN_Exported_Functions_Group1 Initialization and de-initialization functions
<> 144:ef7eb2e8f9f7 633 * @brief Initialization and Configuration functions
<> 144:ef7eb2e8f9f7 634 * @{
<> 144:ef7eb2e8f9f7 635 */
<> 144:ef7eb2e8f9f7 636 /* addtogroup and de-initialization functions *****************************/
<> 144:ef7eb2e8f9f7 637 HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan);
<> 144:ef7eb2e8f9f7 638 HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig);
<> 144:ef7eb2e8f9f7 639 HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef* hcan);
<> 144:ef7eb2e8f9f7 640 void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan);
<> 144:ef7eb2e8f9f7 641 void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan);
<> 144:ef7eb2e8f9f7 642 /**
<> 144:ef7eb2e8f9f7 643 * @}
<> 144:ef7eb2e8f9f7 644 */
<> 144:ef7eb2e8f9f7 645
<> 144:ef7eb2e8f9f7 646 /** @addtogroup CAN_Exported_Functions_Group2 Input and Output operation functions
<> 144:ef7eb2e8f9f7 647 * @brief I/O operation functions
<> 144:ef7eb2e8f9f7 648 * @{
<> 144:ef7eb2e8f9f7 649 */
<> 144:ef7eb2e8f9f7 650 /* IO operation functions *****************************************************/
<> 144:ef7eb2e8f9f7 651 HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef *hcan, uint32_t Timeout);
<> 144:ef7eb2e8f9f7 652 HAL_StatusTypeDef HAL_CAN_Transmit_IT(CAN_HandleTypeDef *hcan);
<> 144:ef7eb2e8f9f7 653 HAL_StatusTypeDef HAL_CAN_Receive(CAN_HandleTypeDef *hcan, uint8_t FIFONumber, uint32_t Timeout);
<> 144:ef7eb2e8f9f7 654 HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef *hcan, uint8_t FIFONumber);
<> 144:ef7eb2e8f9f7 655 HAL_StatusTypeDef HAL_CAN_Sleep(CAN_HandleTypeDef *hcan);
<> 144:ef7eb2e8f9f7 656 HAL_StatusTypeDef HAL_CAN_WakeUp(CAN_HandleTypeDef *hcan);
<> 144:ef7eb2e8f9f7 657 void HAL_CAN_IRQHandler(CAN_HandleTypeDef* hcan);
<> 144:ef7eb2e8f9f7 658 void HAL_CAN_TxCpltCallback(CAN_HandleTypeDef* hcan);
<> 144:ef7eb2e8f9f7 659 void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* hcan);
<> 144:ef7eb2e8f9f7 660 void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan);
<> 144:ef7eb2e8f9f7 661 /**
<> 144:ef7eb2e8f9f7 662 * @}
<> 144:ef7eb2e8f9f7 663 */
<> 144:ef7eb2e8f9f7 664
<> 144:ef7eb2e8f9f7 665 /** @addtogroup CAN_Exported_Functions_Group3 Peripheral State and Error functions
<> 144:ef7eb2e8f9f7 666 * @brief CAN Peripheral State functions
<> 144:ef7eb2e8f9f7 667 * @{
<> 144:ef7eb2e8f9f7 668 */
<> 144:ef7eb2e8f9f7 669 /* Peripheral State and Error functions ***************************************/
<> 144:ef7eb2e8f9f7 670 uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan);
<> 144:ef7eb2e8f9f7 671 HAL_CAN_StateTypeDef HAL_CAN_GetState(CAN_HandleTypeDef* hcan);
<> 144:ef7eb2e8f9f7 672 /**
<> 144:ef7eb2e8f9f7 673 * @}
<> 144:ef7eb2e8f9f7 674 */
<> 144:ef7eb2e8f9f7 675
<> 144:ef7eb2e8f9f7 676 /**
<> 144:ef7eb2e8f9f7 677 * @}
<> 144:ef7eb2e8f9f7 678 */
<> 144:ef7eb2e8f9f7 679
<> 144:ef7eb2e8f9f7 680 /* Private types -------------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 681 /* Private constants ---------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 682 /** @defgroup CAN_Private_Constants CAN Private Constants
<> 144:ef7eb2e8f9f7 683 * @{
<> 144:ef7eb2e8f9f7 684 */
<> 144:ef7eb2e8f9f7 685 /** @defgroup CAN_transmit_constants CAN Transmit Constants
<> 144:ef7eb2e8f9f7 686 * @{
<> 144:ef7eb2e8f9f7 687 */
<> 144:ef7eb2e8f9f7 688 #define CAN_TXSTATUS_NOMAILBOX ((uint8_t)0x04) /*!< CAN cell did not provide CAN_TxStatus_NoMailBox */
<> 144:ef7eb2e8f9f7 689 /**
<> 144:ef7eb2e8f9f7 690 * @}
<> 144:ef7eb2e8f9f7 691 */
<> 144:ef7eb2e8f9f7 692 #define CAN_FLAG_MASK ((uint32_t)0x000000FF)
<> 144:ef7eb2e8f9f7 693
<> 144:ef7eb2e8f9f7 694
<> 144:ef7eb2e8f9f7 695 /**
<> 144:ef7eb2e8f9f7 696 * @}
<> 144:ef7eb2e8f9f7 697 */
<> 144:ef7eb2e8f9f7 698
<> 144:ef7eb2e8f9f7 699 /* Private macros ------------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 700 /** @defgroup CAN_Private_Macros CAN Private Macros
<> 144:ef7eb2e8f9f7 701 * @{
<> 144:ef7eb2e8f9f7 702 */
<> 144:ef7eb2e8f9f7 703
<> 144:ef7eb2e8f9f7 704 #define IS_CAN_MODE(MODE) (((MODE) == CAN_MODE_NORMAL) || \
<> 144:ef7eb2e8f9f7 705 ((MODE) == CAN_MODE_LOOPBACK)|| \
<> 144:ef7eb2e8f9f7 706 ((MODE) == CAN_MODE_SILENT) || \
<> 144:ef7eb2e8f9f7 707 ((MODE) == CAN_MODE_SILENT_LOOPBACK))
<> 144:ef7eb2e8f9f7 708
<> 144:ef7eb2e8f9f7 709 #define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1TQ) || ((SJW) == CAN_SJW_2TQ)|| \
<> 144:ef7eb2e8f9f7 710 ((SJW) == CAN_SJW_3TQ) || ((SJW) == CAN_SJW_4TQ))
<> 144:ef7eb2e8f9f7 711
<> 144:ef7eb2e8f9f7 712 #define IS_CAN_BS1(BS1) ((BS1) <= CAN_BS1_16TQ)
<> 144:ef7eb2e8f9f7 713
<> 144:ef7eb2e8f9f7 714 #define IS_CAN_BS2(BS2) ((BS2) <= CAN_BS2_8TQ)
<> 144:ef7eb2e8f9f7 715
<> 144:ef7eb2e8f9f7 716 #define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1) && ((PRESCALER) <= 1024))
<> 144:ef7eb2e8f9f7 717
<> 144:ef7eb2e8f9f7 718 #define IS_CAN_FILTER_NUMBER(NUMBER) ((NUMBER) <= 27)
<> 144:ef7eb2e8f9f7 719
<> 144:ef7eb2e8f9f7 720 #define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FILTERMODE_IDMASK) || \
<> 144:ef7eb2e8f9f7 721 ((MODE) == CAN_FILTERMODE_IDLIST))
<> 144:ef7eb2e8f9f7 722
<> 144:ef7eb2e8f9f7 723 #define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FILTERSCALE_16BIT) || \
<> 144:ef7eb2e8f9f7 724 ((SCALE) == CAN_FILTERSCALE_32BIT))
<> 144:ef7eb2e8f9f7 725
<> 144:ef7eb2e8f9f7 726 #define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FILTER_FIFO0) || \
<> 144:ef7eb2e8f9f7 727 ((FIFO) == CAN_FILTER_FIFO1))
<> 144:ef7eb2e8f9f7 728
<> 144:ef7eb2e8f9f7 729 #define IS_CAN_BANKNUMBER(BANKNUMBER) ((BANKNUMBER) <= 28)
<> 144:ef7eb2e8f9f7 730
<> 144:ef7eb2e8f9f7 731 #define IS_CAN_TRANSMITMAILBOX(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= ((uint8_t)0x02))
<> 144:ef7eb2e8f9f7 732
<> 144:ef7eb2e8f9f7 733 #define IS_CAN_STDID(STDID) ((STDID) <= ((uint32_t)0x7FF))
<> 144:ef7eb2e8f9f7 734
<> 144:ef7eb2e8f9f7 735 #define IS_CAN_EXTID(EXTID) ((EXTID) <= ((uint32_t)0x1FFFFFFF))
<> 144:ef7eb2e8f9f7 736
<> 144:ef7eb2e8f9f7 737 #define IS_CAN_DLC(DLC) ((DLC) <= ((uint8_t)0x08))
<> 144:ef7eb2e8f9f7 738
<> 144:ef7eb2e8f9f7 739 #define IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_ID_STD) || \
<> 144:ef7eb2e8f9f7 740 ((IDTYPE) == CAN_ID_EXT))
<> 144:ef7eb2e8f9f7 741
<> 144:ef7eb2e8f9f7 742 #define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_DATA) || ((RTR) == CAN_RTR_REMOTE))
<> 144:ef7eb2e8f9f7 743
<> 144:ef7eb2e8f9f7 744 #define IS_CAN_FIFO(FIFO) (((FIFO) == CAN_FIFO0) || ((FIFO) == CAN_FIFO1))
<> 144:ef7eb2e8f9f7 745
<> 144:ef7eb2e8f9f7 746 /**
<> 144:ef7eb2e8f9f7 747 * @}
<> 144:ef7eb2e8f9f7 748 */
<> 144:ef7eb2e8f9f7 749
<> 144:ef7eb2e8f9f7 750 /* Private functions ---------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 751
<> 144:ef7eb2e8f9f7 752 /**
<> 144:ef7eb2e8f9f7 753 * @}
<> 144:ef7eb2e8f9f7 754 */
<> 144:ef7eb2e8f9f7 755
<> 144:ef7eb2e8f9f7 756 /**
<> 144:ef7eb2e8f9f7 757 * @}
<> 144:ef7eb2e8f9f7 758 */
<> 144:ef7eb2e8f9f7 759
<> 144:ef7eb2e8f9f7 760
<> 144:ef7eb2e8f9f7 761 #ifdef __cplusplus
<> 144:ef7eb2e8f9f7 762 }
<> 144:ef7eb2e8f9f7 763 #endif
<> 144:ef7eb2e8f9f7 764
<> 144:ef7eb2e8f9f7 765 #endif /* __STM32L4xx_CAN_H */
<> 144:ef7eb2e8f9f7 766
<> 144:ef7eb2e8f9f7 767
<> 144:ef7eb2e8f9f7 768 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/