cc y
/
mbed
Important changes to repositories hosted on mbed.com
Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.
To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.
It is also possible to export all your personal repositories from the account settings page.
Fork of
mbed
by 
mbed official
TARGET_NUCLEO_L053R8/TARGET_STM/TARGET_STM32L0/device/stm32l0xx_hal_smbus.h@128:9bcdf88f62b0, 2016-10-27 (annotated)
- Committer:
- <>
- Date:
- Thu Oct 27 16:45:56 2016 +0100
- Revision:
- 128:9bcdf88f62b0
- Parent:
- TARGET_NUCLEO_L053R8/stm32l0xx_hal_smbus.h@119:aae6fcc7d9bb
- Child:
- 130:d75b3fe1f5cb
Release 128 of the mbed library
Ports for Upcoming Targets
Fixes and Changes
2966: Add kw24 support https://github.com/ARMmbed/mbed-os/pull/2966
3068: MultiTech mDot - clean up PeripheralPins.c and add new pin names https://github.com/ARMmbed/mbed-os/pull/3068
3089: Kinetis HAL: Remove clock initialization code from serial and ticker https://github.com/ARMmbed/mbed-os/pull/3089
2943: [NRF5] NVIC_SetVector functionality https://github.com/ARMmbed/mbed-os/pull/2943
2938: InterruptIn changes in NCS36510 HAL. https://github.com/ARMmbed/mbed-os/pull/2938
3108: Fix sleep function for NRF52. https://github.com/ARMmbed/mbed-os/pull/3108
3076: STM32F1: Correct timer master value reading https://github.com/ARMmbed/mbed-os/pull/3076
3085: Add LOWPOWERTIMER capability for NUCLEO_F303ZE https://github.com/ARMmbed/mbed-os/pull/3085
3046: [BEETLE] Update BLE stack on Beetle board https://github.com/ARMmbed/mbed-os/pull/3046
3122: [Silicon Labs] Update of Silicon Labs HAL https://github.com/ARMmbed/mbed-os/pull/3122
3022: OnSemi RAM usage fix https://github.com/ARMmbed/mbed-os/pull/3022
3121: STM32F3: Correct UART4 and UART5 defines when using DEVICE_SERIAL_ASYNCH https://github.com/ARMmbed/mbed-os/pull/3121
3142: Targets- NUMAKER_PFM_NUC47216 remove mbed 2 https://github.com/ARMmbed/mbed-os/pull/3142
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| bogdanm | 84:0b3ab51c8877 | 1 | /** |
| bogdanm | 84:0b3ab51c8877 | 2 | ****************************************************************************** |
| bogdanm | 84:0b3ab51c8877 | 3 | * @file stm32l0xx_hal_smbus.h |
| bogdanm | 84:0b3ab51c8877 | 4 | * @author MCD Application Team |
| Kojto | 119:aae6fcc7d9bb | 5 | * @version V1.5.0 |
| Kojto | 119:aae6fcc7d9bb | 6 | * @date 8-January-2016 |
| bogdanm | 84:0b3ab51c8877 | 7 | * @brief Header file of SMBUS HAL module. |
| bogdanm | 84:0b3ab51c8877 | 8 | ****************************************************************************** |
| bogdanm | 84:0b3ab51c8877 | 9 | * @attention |
| bogdanm | 84:0b3ab51c8877 | 10 | * |
| Kojto | 119:aae6fcc7d9bb | 11 | * <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2> |
| bogdanm | 84:0b3ab51c8877 | 12 | * |
| bogdanm | 84:0b3ab51c8877 | 13 | * Redistribution and use in source and binary forms, with or without modification, |
| bogdanm | 84:0b3ab51c8877 | 14 | * are permitted provided that the following conditions are met: |
| bogdanm | 84:0b3ab51c8877 | 15 | * 1. Redistributions of source code must retain the above copyright notice, |
| bogdanm | 84:0b3ab51c8877 | 16 | * this list of conditions and the following disclaimer. |
| bogdanm | 84:0b3ab51c8877 | 17 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
| bogdanm | 84:0b3ab51c8877 | 18 | * this list of conditions and the following disclaimer in the documentation |
| bogdanm | 84:0b3ab51c8877 | 19 | * and/or other materials provided with the distribution. |
| bogdanm | 84:0b3ab51c8877 | 20 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
| bogdanm | 84:0b3ab51c8877 | 21 | * may be used to endorse or promote products derived from this software |
| bogdanm | 84:0b3ab51c8877 | 22 | * without specific prior written permission. |
| bogdanm | 84:0b3ab51c8877 | 23 | * |
| bogdanm | 84:0b3ab51c8877 | 24 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
| bogdanm | 84:0b3ab51c8877 | 25 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| bogdanm | 84:0b3ab51c8877 | 26 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| bogdanm | 84:0b3ab51c8877 | 27 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
| bogdanm | 84:0b3ab51c8877 | 28 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
| bogdanm | 84:0b3ab51c8877 | 29 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
| bogdanm | 84:0b3ab51c8877 | 30 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
| bogdanm | 84:0b3ab51c8877 | 31 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
| bogdanm | 84:0b3ab51c8877 | 32 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
| bogdanm | 84:0b3ab51c8877 | 33 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| bogdanm | 84:0b3ab51c8877 | 34 | * |
| bogdanm | 84:0b3ab51c8877 | 35 | ****************************************************************************** |
| bogdanm | 84:0b3ab51c8877 | 36 | */ |
| bogdanm | 84:0b3ab51c8877 | 37 | |
| bogdanm | 84:0b3ab51c8877 | 38 | /* Define to prevent recursive inclusion -------------------------------------*/ |
| bogdanm | 84:0b3ab51c8877 | 39 | #ifndef __STM32L0xx_HAL_SMBUS_H |
| bogdanm | 84:0b3ab51c8877 | 40 | #define __STM32L0xx_HAL_SMBUS_H |
| bogdanm | 84:0b3ab51c8877 | 41 | |
| bogdanm | 84:0b3ab51c8877 | 42 | #ifdef __cplusplus |
| bogdanm | 84:0b3ab51c8877 | 43 | extern "C" { |
| bogdanm | 84:0b3ab51c8877 | 44 | #endif |
| bogdanm | 84:0b3ab51c8877 | 45 | |
| bogdanm | 84:0b3ab51c8877 | 46 | /* Includes ------------------------------------------------------------------*/ |
| bogdanm | 84:0b3ab51c8877 | 47 | #include "stm32l0xx_hal_def.h" |
| bogdanm | 84:0b3ab51c8877 | 48 | |
| bogdanm | 84:0b3ab51c8877 | 49 | /** @addtogroup STM32L0xx_HAL_Driver |
| bogdanm | 84:0b3ab51c8877 | 50 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 51 | */ |
| bogdanm | 84:0b3ab51c8877 | 52 | |
| Kojto | 119:aae6fcc7d9bb | 53 | /** @defgroup SMBUS SMBUS |
| bogdanm | 84:0b3ab51c8877 | 54 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 55 | */ |
| bogdanm | 84:0b3ab51c8877 | 56 | |
| bogdanm | 84:0b3ab51c8877 | 57 | /* Exported types ------------------------------------------------------------*/ |
| Kojto | 119:aae6fcc7d9bb | 58 | /** @defgroup SMBUS_Exported_Types SMBUS Exported Types |
| Kojto | 119:aae6fcc7d9bb | 59 | * @{ |
| Kojto | 119:aae6fcc7d9bb | 60 | */ |
| bogdanm | 84:0b3ab51c8877 | 61 | |
| bogdanm | 84:0b3ab51c8877 | 62 | /** |
| bogdanm | 84:0b3ab51c8877 | 63 | * @brief SMBUS Configuration Structure definition |
| bogdanm | 84:0b3ab51c8877 | 64 | */ |
| bogdanm | 84:0b3ab51c8877 | 65 | typedef struct |
| bogdanm | 84:0b3ab51c8877 | 66 | { |
| bogdanm | 84:0b3ab51c8877 | 67 | uint32_t Timing; /*!< Specifies the SMBUS_TIMINGR_register value. |
| bogdanm | 84:0b3ab51c8877 | 68 | This parameter calculated by referring to SMBUS initialization |
| bogdanm | 84:0b3ab51c8877 | 69 | section in Reference manual */ |
| bogdanm | 84:0b3ab51c8877 | 70 | |
| bogdanm | 84:0b3ab51c8877 | 71 | uint32_t AnalogFilter; /*!< Specifies if Analog Filter is enable or not. |
| bogdanm | 84:0b3ab51c8877 | 72 | This parameter can be a a value of @ref SMBUS_Analog_Filter */ |
| bogdanm | 84:0b3ab51c8877 | 73 | |
| bogdanm | 84:0b3ab51c8877 | 74 | uint32_t OwnAddress1; /*!< Specifies the first device own address. |
| bogdanm | 84:0b3ab51c8877 | 75 | This parameter can be a 7-bit or 10-bit address. */ |
| bogdanm | 84:0b3ab51c8877 | 76 | |
| bogdanm | 84:0b3ab51c8877 | 77 | uint32_t AddressingMode; /*!< Specifies if 7-bit or 10-bit addressing mode for master is selected. |
| bogdanm | 84:0b3ab51c8877 | 78 | This parameter can be a value of @ref SMBUS_addressing_mode */ |
| bogdanm | 84:0b3ab51c8877 | 79 | |
| bogdanm | 84:0b3ab51c8877 | 80 | uint32_t DualAddressMode; /*!< Specifies if dual addressing mode is selected. |
| bogdanm | 84:0b3ab51c8877 | 81 | This parameter can be a value of @ref SMBUS_dual_addressing_mode */ |
| bogdanm | 84:0b3ab51c8877 | 82 | |
| bogdanm | 84:0b3ab51c8877 | 83 | uint32_t OwnAddress2; /*!< Specifies the second device own address if dual addressing mode is selected |
| bogdanm | 84:0b3ab51c8877 | 84 | This parameter can be a 7-bit address. */ |
| bogdanm | 84:0b3ab51c8877 | 85 | |
| bogdanm | 84:0b3ab51c8877 | 86 | uint32_t OwnAddress2Masks; /*!< Specifies the acknoledge mask address second device own address if dual addressing mode is selected |
| bogdanm | 92:4fc01daae5a5 | 87 | This parameter can be a value of @ref SMBUS_own_address2_masks */ |
| bogdanm | 84:0b3ab51c8877 | 88 | |
| bogdanm | 84:0b3ab51c8877 | 89 | uint32_t GeneralCallMode; /*!< Specifies if general call mode is selected. |
| bogdanm | 92:4fc01daae5a5 | 90 | This parameter can be a value of @ref SMBUS_general_call_addressing_mode */ |
| bogdanm | 84:0b3ab51c8877 | 91 | |
| bogdanm | 84:0b3ab51c8877 | 92 | uint32_t NoStretchMode; /*!< Specifies if nostretch mode is selected. |
| bogdanm | 84:0b3ab51c8877 | 93 | This parameter can be a value of @ref SMBUS_nostretch_mode */ |
| bogdanm | 84:0b3ab51c8877 | 94 | |
| bogdanm | 84:0b3ab51c8877 | 95 | uint32_t PacketErrorCheckMode; /*!< Specifies if Packet Error Check mode is selected. |
| bogdanm | 84:0b3ab51c8877 | 96 | This parameter can be a value of @ref SMBUS_packet_error_check_mode */ |
| bogdanm | 84:0b3ab51c8877 | 97 | |
| bogdanm | 84:0b3ab51c8877 | 98 | uint32_t PeripheralMode; /*!< Specifies which mode of Periphal is selected. |
| bogdanm | 84:0b3ab51c8877 | 99 | This parameter can be a value of @ref SMBUS_peripheral_mode */ |
| bogdanm | 84:0b3ab51c8877 | 100 | |
| bogdanm | 84:0b3ab51c8877 | 101 | uint32_t SMBusTimeout; /*!< Specifies the content of the 32 Bits SMBUS_TIMEOUT_register value. |
| bogdanm | 84:0b3ab51c8877 | 102 | (Enable bits and different timeout values) |
| bogdanm | 84:0b3ab51c8877 | 103 | This parameter calculated by referring to SMBUS initialization |
| bogdanm | 84:0b3ab51c8877 | 104 | section in Reference manual */ |
| bogdanm | 84:0b3ab51c8877 | 105 | } SMBUS_InitTypeDef; |
| bogdanm | 84:0b3ab51c8877 | 106 | |
| Kojto | 96:487b796308b0 | 107 | /** @defgroup SMBUS_State SMBUS State |
| Kojto | 96:487b796308b0 | 108 | * @brief HAL States definition |
| Kojto | 96:487b796308b0 | 109 | * @{ |
| Kojto | 96:487b796308b0 | 110 | */ |
| Kojto | 96:487b796308b0 | 111 | #define HAL_SMBUS_STATE_RESET 0x00 /*!< SMBUS not yet initialized or disabled */ |
| Kojto | 96:487b796308b0 | 112 | #define HAL_SMBUS_STATE_READY 0x01 /*!< SMBUS initialized and ready for use */ |
| Kojto | 96:487b796308b0 | 113 | #define HAL_SMBUS_STATE_BUSY 0x02 /*!< SMBUS internal process is ongoing */ |
| Kojto | 96:487b796308b0 | 114 | #define HAL_SMBUS_STATE_MASTER_BUSY_TX 0x12 /*!< Master Data Transmission process is ongoing */ |
| Kojto | 96:487b796308b0 | 115 | #define HAL_SMBUS_STATE_MASTER_BUSY_RX 0x22 /*!< Master Data Reception process is ongoing */ |
| Kojto | 96:487b796308b0 | 116 | #define HAL_SMBUS_STATE_SLAVE_BUSY_TX 0x32 /*!< Slave Data Transmission process is ongoing */ |
| Kojto | 96:487b796308b0 | 117 | #define HAL_SMBUS_STATE_SLAVE_BUSY_RX 0x42 /*!< Slave Data Reception process is ongoing */ |
| Kojto | 96:487b796308b0 | 118 | #define HAL_SMBUS_STATE_TIMEOUT 0x03 /*!< Timeout state */ |
| Kojto | 96:487b796308b0 | 119 | #define HAL_SMBUS_STATE_ERROR 0x04 /*!< Reception process is ongoing */ |
| Kojto | 96:487b796308b0 | 120 | #define HAL_SMBUS_STATE_LISTEN 0x08 /*!< Address Listen Mode is ongoing */ |
| Kojto | 96:487b796308b0 | 121 | /** |
| Kojto | 96:487b796308b0 | 122 | * @} |
| Kojto | 96:487b796308b0 | 123 | */ |
| Kojto | 96:487b796308b0 | 124 | |
| Kojto | 96:487b796308b0 | 125 | /** @defgroup SMBUS_Error_Code SMBUS Error Code |
| Kojto | 96:487b796308b0 | 126 | * @brief SMBUS Error Code |
| Kojto | 96:487b796308b0 | 127 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 128 | */ |
| Kojto | 96:487b796308b0 | 129 | #define HAL_SMBUS_ERROR_NONE 0x00 /*!< No error */ |
| Kojto | 96:487b796308b0 | 130 | #define HAL_SMBUS_ERROR_BERR 0x01 /*!< BERR error */ |
| Kojto | 96:487b796308b0 | 131 | #define HAL_SMBUS_ERROR_ARLO 0x02 /*!< ARLO error */ |
| Kojto | 96:487b796308b0 | 132 | #define HAL_SMBUS_ERROR_ACKF 0x04 /*!< ACKF error */ |
| Kojto | 96:487b796308b0 | 133 | #define HAL_SMBUS_ERROR_OVR 0x08 /*!< OVR error */ |
| Kojto | 96:487b796308b0 | 134 | #define HAL_SMBUS_ERROR_HALTIMEOUT 0x10 /*!< Timeout error */ |
| Kojto | 96:487b796308b0 | 135 | #define HAL_SMBUS_ERROR_BUSTIMEOUT 0x20 /*!< Bus Timeout error */ |
| Kojto | 96:487b796308b0 | 136 | #define HAL_SMBUS_ERROR_ALERT 0x40 /*!< Alert error */ |
| Kojto | 96:487b796308b0 | 137 | #define HAL_SMBUS_ERROR_PECERR 0x80 /*!< PEC error */ |
| bogdanm | 84:0b3ab51c8877 | 138 | /** |
| Kojto | 96:487b796308b0 | 139 | * @} |
| Kojto | 96:487b796308b0 | 140 | */ |
| bogdanm | 84:0b3ab51c8877 | 141 | |
| bogdanm | 84:0b3ab51c8877 | 142 | /** |
| bogdanm | 84:0b3ab51c8877 | 143 | * @brief SMBUS handle Structure definition |
| bogdanm | 84:0b3ab51c8877 | 144 | */ |
| bogdanm | 84:0b3ab51c8877 | 145 | typedef struct |
| bogdanm | 84:0b3ab51c8877 | 146 | { |
| Kojto | 96:487b796308b0 | 147 | I2C_TypeDef *Instance; /*!< SMBUS registers base address */ |
| Kojto | 96:487b796308b0 | 148 | |
| Kojto | 96:487b796308b0 | 149 | SMBUS_InitTypeDef Init; /*!< SMBUS communication parameters */ |
| Kojto | 96:487b796308b0 | 150 | |
| Kojto | 96:487b796308b0 | 151 | uint8_t *pBuffPtr; /*!< Pointer to SMBUS transfer buffer */ |
| Kojto | 96:487b796308b0 | 152 | |
| Kojto | 96:487b796308b0 | 153 | uint16_t XferSize; /*!< SMBUS transfer size */ |
| Kojto | 96:487b796308b0 | 154 | |
| Kojto | 96:487b796308b0 | 155 | __IO uint16_t XferCount; /*!< SMBUS transfer counter */ |
| Kojto | 96:487b796308b0 | 156 | |
| Kojto | 96:487b796308b0 | 157 | __IO uint32_t XferOptions; /*!< SMBUS transfer options */ |
| Kojto | 96:487b796308b0 | 158 | |
| Kojto | 96:487b796308b0 | 159 | __IO uint32_t PreviousState; /*!< SMBUS communication Previous tate */ |
| Kojto | 96:487b796308b0 | 160 | |
| Kojto | 96:487b796308b0 | 161 | HAL_LockTypeDef Lock; /*!< SMBUS locking object */ |
| Kojto | 96:487b796308b0 | 162 | |
| Kojto | 96:487b796308b0 | 163 | __IO uint32_t State; /*!< SMBUS communication state */ |
| bogdanm | 84:0b3ab51c8877 | 164 | |
| Kojto | 96:487b796308b0 | 165 | __IO uint32_t ErrorCode; /*!< SMBUS Error code , see SMBUS_Error_Code */ |
| bogdanm | 84:0b3ab51c8877 | 166 | |
| bogdanm | 84:0b3ab51c8877 | 167 | }SMBUS_HandleTypeDef; |
| bogdanm | 84:0b3ab51c8877 | 168 | |
| Kojto | 119:aae6fcc7d9bb | 169 | /** |
| Kojto | 119:aae6fcc7d9bb | 170 | * @} |
| Kojto | 119:aae6fcc7d9bb | 171 | */ |
| Kojto | 119:aae6fcc7d9bb | 172 | |
| bogdanm | 84:0b3ab51c8877 | 173 | /* Exported constants --------------------------------------------------------*/ |
| bogdanm | 84:0b3ab51c8877 | 174 | |
| Kojto | 119:aae6fcc7d9bb | 175 | /** @defgroup SMBUS_Exported_Constants SMBUS Exported Constants |
| bogdanm | 84:0b3ab51c8877 | 176 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 177 | */ |
| bogdanm | 84:0b3ab51c8877 | 178 | |
| Kojto | 119:aae6fcc7d9bb | 179 | /** @defgroup SMBUS_Analog_Filter SMBUS Analog Filter |
| bogdanm | 84:0b3ab51c8877 | 180 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 181 | */ |
| Kojto | 96:487b796308b0 | 182 | #define SMBUS_ANALOGFILTER_ENABLE ((uint32_t)0x00000000) |
| Kojto | 96:487b796308b0 | 183 | #define SMBUS_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF |
| bogdanm | 84:0b3ab51c8877 | 184 | |
| Kojto | 96:487b796308b0 | 185 | #define IS_SMBUS_ANALOG_FILTER(FILTER) (((FILTER) == SMBUS_ANALOGFILTER_ENABLE) || \ |
| Kojto | 96:487b796308b0 | 186 | ((FILTER) == SMBUS_ANALOGFILTER_DISABLE)) |
| bogdanm | 84:0b3ab51c8877 | 187 | /** |
| bogdanm | 84:0b3ab51c8877 | 188 | * @} |
| bogdanm | 84:0b3ab51c8877 | 189 | */ |
| bogdanm | 84:0b3ab51c8877 | 190 | |
| Kojto | 119:aae6fcc7d9bb | 191 | /** @defgroup SMBUS_addressing_mode SMBUS Addressing Mode |
| bogdanm | 84:0b3ab51c8877 | 192 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 193 | */ |
| bogdanm | 84:0b3ab51c8877 | 194 | #define SMBUS_ADDRESSINGMODE_7BIT ((uint32_t)0x00000001) |
| bogdanm | 84:0b3ab51c8877 | 195 | #define SMBUS_ADDRESSINGMODE_10BIT ((uint32_t)0x00000002) |
| bogdanm | 84:0b3ab51c8877 | 196 | |
| bogdanm | 84:0b3ab51c8877 | 197 | #define IS_SMBUS_ADDRESSING_MODE(MODE) (((MODE) == SMBUS_ADDRESSINGMODE_7BIT) || \ |
| bogdanm | 84:0b3ab51c8877 | 198 | ((MODE) == SMBUS_ADDRESSINGMODE_10BIT)) |
| bogdanm | 84:0b3ab51c8877 | 199 | /** |
| bogdanm | 84:0b3ab51c8877 | 200 | * @} |
| bogdanm | 84:0b3ab51c8877 | 201 | */ |
| bogdanm | 84:0b3ab51c8877 | 202 | |
| Kojto | 119:aae6fcc7d9bb | 203 | /** @defgroup SMBUS_dual_addressing_mode SMBUS Dual Addressing Mode |
| bogdanm | 84:0b3ab51c8877 | 204 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 205 | */ |
| bogdanm | 84:0b3ab51c8877 | 206 | |
| Kojto | 96:487b796308b0 | 207 | #define SMBUS_DUALADDRESS_DISABLE ((uint32_t)0x00000000) |
| Kojto | 96:487b796308b0 | 208 | #define SMBUS_DUALADDRESS_ENABLE I2C_OAR2_OA2EN |
| bogdanm | 84:0b3ab51c8877 | 209 | |
| Kojto | 96:487b796308b0 | 210 | #define IS_SMBUS_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == SMBUS_DUALADDRESS_DISABLE) || \ |
| Kojto | 96:487b796308b0 | 211 | ((ADDRESS) == SMBUS_DUALADDRESS_ENABLE)) |
| bogdanm | 84:0b3ab51c8877 | 212 | /** |
| bogdanm | 84:0b3ab51c8877 | 213 | * @} |
| bogdanm | 84:0b3ab51c8877 | 214 | */ |
| bogdanm | 84:0b3ab51c8877 | 215 | |
| Kojto | 119:aae6fcc7d9bb | 216 | /** @defgroup SMBUS_own_address2_masks SMBUS Own Address2 Masks |
| bogdanm | 84:0b3ab51c8877 | 217 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 218 | */ |
| bogdanm | 84:0b3ab51c8877 | 219 | |
| bogdanm | 84:0b3ab51c8877 | 220 | #define SMBUS_OA2_NOMASK ((uint8_t)0x00) |
| bogdanm | 84:0b3ab51c8877 | 221 | #define SMBUS_OA2_MASK01 ((uint8_t)0x01) |
| bogdanm | 84:0b3ab51c8877 | 222 | #define SMBUS_OA2_MASK02 ((uint8_t)0x02) |
| bogdanm | 84:0b3ab51c8877 | 223 | #define SMBUS_OA2_MASK03 ((uint8_t)0x03) |
| bogdanm | 84:0b3ab51c8877 | 224 | #define SMBUS_OA2_MASK04 ((uint8_t)0x04) |
| bogdanm | 84:0b3ab51c8877 | 225 | #define SMBUS_OA2_MASK05 ((uint8_t)0x05) |
| bogdanm | 84:0b3ab51c8877 | 226 | #define SMBUS_OA2_MASK06 ((uint8_t)0x06) |
| bogdanm | 84:0b3ab51c8877 | 227 | #define SMBUS_OA2_MASK07 ((uint8_t)0x07) |
| bogdanm | 84:0b3ab51c8877 | 228 | |
| bogdanm | 84:0b3ab51c8877 | 229 | #define IS_SMBUS_OWN_ADDRESS2_MASK(MASK) (((MASK) == SMBUS_OA2_NOMASK) || \ |
| bogdanm | 84:0b3ab51c8877 | 230 | ((MASK) == SMBUS_OA2_MASK01) || \ |
| bogdanm | 84:0b3ab51c8877 | 231 | ((MASK) == SMBUS_OA2_MASK02) || \ |
| bogdanm | 84:0b3ab51c8877 | 232 | ((MASK) == SMBUS_OA2_MASK03) || \ |
| bogdanm | 84:0b3ab51c8877 | 233 | ((MASK) == SMBUS_OA2_MASK04) || \ |
| bogdanm | 84:0b3ab51c8877 | 234 | ((MASK) == SMBUS_OA2_MASK05) || \ |
| bogdanm | 84:0b3ab51c8877 | 235 | ((MASK) == SMBUS_OA2_MASK06) || \ |
| bogdanm | 84:0b3ab51c8877 | 236 | ((MASK) == SMBUS_OA2_MASK07)) |
| bogdanm | 84:0b3ab51c8877 | 237 | /** |
| bogdanm | 84:0b3ab51c8877 | 238 | * @} |
| bogdanm | 84:0b3ab51c8877 | 239 | */ |
| bogdanm | 84:0b3ab51c8877 | 240 | |
| bogdanm | 84:0b3ab51c8877 | 241 | |
| Kojto | 119:aae6fcc7d9bb | 242 | /** @defgroup SMBUS_general_call_addressing_mode SMBUS General Call Enabling |
| bogdanm | 84:0b3ab51c8877 | 243 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 244 | */ |
| Kojto | 96:487b796308b0 | 245 | #define SMBUS_GENERALCALL_DISABLE ((uint32_t)0x00000000) |
| Kojto | 96:487b796308b0 | 246 | #define SMBUS_GENERALCALL_ENABLE I2C_CR1_GCEN |
| bogdanm | 84:0b3ab51c8877 | 247 | |
| Kojto | 96:487b796308b0 | 248 | #define IS_SMBUS_GENERAL_CALL(CALL) (((CALL) == SMBUS_GENERALCALL_DISABLE) || \ |
| Kojto | 96:487b796308b0 | 249 | ((CALL) == SMBUS_GENERALCALL_ENABLE)) |
| bogdanm | 84:0b3ab51c8877 | 250 | /** |
| bogdanm | 84:0b3ab51c8877 | 251 | * @} |
| bogdanm | 84:0b3ab51c8877 | 252 | */ |
| bogdanm | 84:0b3ab51c8877 | 253 | |
| Kojto | 119:aae6fcc7d9bb | 254 | /** @defgroup SMBUS_nostretch_mode SMBUS Nostretch Enabling |
| bogdanm | 84:0b3ab51c8877 | 255 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 256 | */ |
| Kojto | 96:487b796308b0 | 257 | #define SMBUS_NOSTRETCH_DISABLE ((uint32_t)0x00000000) |
| Kojto | 96:487b796308b0 | 258 | #define SMBUS_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH |
| bogdanm | 84:0b3ab51c8877 | 259 | |
| Kojto | 96:487b796308b0 | 260 | #define IS_SMBUS_NO_STRETCH(STRETCH) (((STRETCH) == SMBUS_NOSTRETCH_DISABLE) || \ |
| Kojto | 96:487b796308b0 | 261 | ((STRETCH) == SMBUS_NOSTRETCH_ENABLE)) |
| bogdanm | 84:0b3ab51c8877 | 262 | /** |
| bogdanm | 84:0b3ab51c8877 | 263 | * @} |
| bogdanm | 84:0b3ab51c8877 | 264 | */ |
| bogdanm | 84:0b3ab51c8877 | 265 | |
| Kojto | 119:aae6fcc7d9bb | 266 | /** @defgroup SMBUS_packet_error_check_mode SMBUS Packet Error Check Enabling |
| bogdanm | 84:0b3ab51c8877 | 267 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 268 | */ |
| Kojto | 96:487b796308b0 | 269 | #define SMBUS_PEC_DISABLE ((uint32_t)0x00000000) |
| Kojto | 96:487b796308b0 | 270 | #define SMBUS_PEC_ENABLE I2C_CR1_PECEN |
| bogdanm | 84:0b3ab51c8877 | 271 | |
| Kojto | 96:487b796308b0 | 272 | #define IS_SMBUS_PEC(PEC) (((PEC) == SMBUS_PEC_DISABLE) || \ |
| Kojto | 96:487b796308b0 | 273 | ((PEC) == SMBUS_PEC_ENABLE)) |
| bogdanm | 84:0b3ab51c8877 | 274 | /** |
| bogdanm | 84:0b3ab51c8877 | 275 | * @} |
| bogdanm | 84:0b3ab51c8877 | 276 | */ |
| bogdanm | 84:0b3ab51c8877 | 277 | |
| Kojto | 119:aae6fcc7d9bb | 278 | /** @defgroup SMBUS_peripheral_mode SMBUS Peripheral Mode |
| bogdanm | 84:0b3ab51c8877 | 279 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 280 | */ |
| bogdanm | 84:0b3ab51c8877 | 281 | #define SMBUS_PERIPHERAL_MODE_SMBUS_HOST (uint32_t)(I2C_CR1_SMBHEN) |
| bogdanm | 84:0b3ab51c8877 | 282 | #define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE (uint32_t)(0x00000000) |
| bogdanm | 84:0b3ab51c8877 | 283 | #define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP (uint32_t)(I2C_CR1_SMBDEN) |
| bogdanm | 84:0b3ab51c8877 | 284 | |
| bogdanm | 84:0b3ab51c8877 | 285 | #define IS_SMBUS_PERIPHERAL_MODE(MODE) (((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_HOST) || \ |
| bogdanm | 84:0b3ab51c8877 | 286 | ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \ |
| bogdanm | 84:0b3ab51c8877 | 287 | ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP)) |
| bogdanm | 84:0b3ab51c8877 | 288 | /** |
| bogdanm | 84:0b3ab51c8877 | 289 | * @} |
| bogdanm | 84:0b3ab51c8877 | 290 | */ |
| bogdanm | 84:0b3ab51c8877 | 291 | |
| Kojto | 119:aae6fcc7d9bb | 292 | /** @defgroup SMBUS_ReloadEndMode_definition SMBUS Mode Definition |
| bogdanm | 84:0b3ab51c8877 | 293 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 294 | */ |
| bogdanm | 84:0b3ab51c8877 | 295 | |
| bogdanm | 84:0b3ab51c8877 | 296 | #define SMBUS_SOFTEND_MODE ((uint32_t)0x00000000) |
| bogdanm | 84:0b3ab51c8877 | 297 | #define SMBUS_RELOAD_MODE I2C_CR2_RELOAD |
| bogdanm | 84:0b3ab51c8877 | 298 | #define SMBUS_AUTOEND_MODE I2C_CR2_AUTOEND |
| bogdanm | 84:0b3ab51c8877 | 299 | #define SMBUS_SENDPEC_MODE I2C_CR2_PECBYTE |
| bogdanm | 84:0b3ab51c8877 | 300 | |
| bogdanm | 84:0b3ab51c8877 | 301 | #define IS_SMBUS_TRANSFER_MODE(MODE) (((MODE) == SMBUS_RELOAD_MODE) || \ |
| bogdanm | 84:0b3ab51c8877 | 302 | ((MODE) == SMBUS_AUTOEND_MODE) || \ |
| bogdanm | 84:0b3ab51c8877 | 303 | ((MODE) == SMBUS_SOFTEND_MODE) || \ |
| bogdanm | 84:0b3ab51c8877 | 304 | ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) || \ |
| bogdanm | 84:0b3ab51c8877 | 305 | ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_RELOAD_MODE)) || \ |
| bogdanm | 84:0b3ab51c8877 | 306 | ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE | SMBUS_RELOAD_MODE ))) |
| bogdanm | 84:0b3ab51c8877 | 307 | |
| bogdanm | 84:0b3ab51c8877 | 308 | /** |
| bogdanm | 84:0b3ab51c8877 | 309 | * @} |
| bogdanm | 84:0b3ab51c8877 | 310 | */ |
| bogdanm | 84:0b3ab51c8877 | 311 | |
| Kojto | 119:aae6fcc7d9bb | 312 | /** @defgroup SMBUS_StartStopMode_definition SMBUS StartStop Mode Definition |
| bogdanm | 84:0b3ab51c8877 | 313 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 314 | */ |
| bogdanm | 84:0b3ab51c8877 | 315 | |
| bogdanm | 84:0b3ab51c8877 | 316 | #define SMBUS_NO_STARTSTOP ((uint32_t)0x00000000) |
| bogdanm | 84:0b3ab51c8877 | 317 | #define SMBUS_GENERATE_STOP I2C_CR2_STOP |
| bogdanm | 84:0b3ab51c8877 | 318 | #define SMBUS_GENERATE_START_READ (uint32_t)(I2C_CR2_START | I2C_CR2_RD_WRN) |
| bogdanm | 84:0b3ab51c8877 | 319 | #define SMBUS_GENERATE_START_WRITE I2C_CR2_START |
| bogdanm | 84:0b3ab51c8877 | 320 | |
| bogdanm | 84:0b3ab51c8877 | 321 | #define IS_SMBUS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == SMBUS_GENERATE_STOP) || \ |
| bogdanm | 84:0b3ab51c8877 | 322 | ((REQUEST) == SMBUS_GENERATE_START_READ) || \ |
| bogdanm | 84:0b3ab51c8877 | 323 | ((REQUEST) == SMBUS_GENERATE_START_WRITE) || \ |
| bogdanm | 84:0b3ab51c8877 | 324 | ((REQUEST) == SMBUS_NO_STARTSTOP)) |
| bogdanm | 84:0b3ab51c8877 | 325 | /** |
| bogdanm | 84:0b3ab51c8877 | 326 | * @} |
| bogdanm | 84:0b3ab51c8877 | 327 | */ |
| bogdanm | 84:0b3ab51c8877 | 328 | |
| Kojto | 119:aae6fcc7d9bb | 329 | /** @defgroup SMBUS_XferOptions_definition SMBUS Transfer Request Definition |
| bogdanm | 84:0b3ab51c8877 | 330 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 331 | */ |
| bogdanm | 84:0b3ab51c8877 | 332 | |
| bogdanm | 84:0b3ab51c8877 | 333 | #define SMBUS_FIRST_FRAME ((uint32_t)(SMBUS_SOFTEND_MODE)) |
| bogdanm | 84:0b3ab51c8877 | 334 | #define SMBUS_NEXT_FRAME ((uint32_t)(SMBUS_RELOAD_MODE | SMBUS_SOFTEND_MODE)) |
| bogdanm | 84:0b3ab51c8877 | 335 | #define SMBUS_FIRST_AND_LAST_FRAME_NO_PEC SMBUS_AUTOEND_MODE |
| bogdanm | 84:0b3ab51c8877 | 336 | #define SMBUS_LAST_FRAME_NO_PEC SMBUS_AUTOEND_MODE |
| bogdanm | 84:0b3ab51c8877 | 337 | #define SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) |
| bogdanm | 84:0b3ab51c8877 | 338 | #define SMBUS_LAST_FRAME_WITH_PEC ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) |
| bogdanm | 84:0b3ab51c8877 | 339 | |
| bogdanm | 84:0b3ab51c8877 | 340 | #define IS_SMBUS_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == SMBUS_FIRST_FRAME) || \ |
| bogdanm | 84:0b3ab51c8877 | 341 | ((REQUEST) == SMBUS_NEXT_FRAME) || \ |
| bogdanm | 84:0b3ab51c8877 | 342 | ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_NO_PEC) || \ |
| bogdanm | 84:0b3ab51c8877 | 343 | ((REQUEST) == SMBUS_LAST_FRAME_NO_PEC) || \ |
| bogdanm | 84:0b3ab51c8877 | 344 | ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC) || \ |
| bogdanm | 84:0b3ab51c8877 | 345 | ((REQUEST) == SMBUS_LAST_FRAME_WITH_PEC)) |
| bogdanm | 84:0b3ab51c8877 | 346 | |
| bogdanm | 84:0b3ab51c8877 | 347 | /** |
| bogdanm | 84:0b3ab51c8877 | 348 | * @} |
| bogdanm | 84:0b3ab51c8877 | 349 | */ |
| bogdanm | 84:0b3ab51c8877 | 350 | |
| Kojto | 119:aae6fcc7d9bb | 351 | /** @defgroup SMBUS_Interrupt_configuration_definition SMBUS Interrupt Configuration Definition |
| bogdanm | 84:0b3ab51c8877 | 352 | * @brief SMBUS Interrupt definition |
| bogdanm | 84:0b3ab51c8877 | 353 | * Elements values convention: 0xXXXXXXXX |
| bogdanm | 84:0b3ab51c8877 | 354 | * - XXXXXXXX : Interrupt control mask |
| bogdanm | 84:0b3ab51c8877 | 355 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 356 | */ |
| bogdanm | 84:0b3ab51c8877 | 357 | #define SMBUS_IT_ERRI I2C_CR1_ERRIE |
| bogdanm | 84:0b3ab51c8877 | 358 | #define SMBUS_IT_TCI I2C_CR1_TCIE |
| bogdanm | 84:0b3ab51c8877 | 359 | #define SMBUS_IT_STOPI I2C_CR1_STOPIE |
| bogdanm | 84:0b3ab51c8877 | 360 | #define SMBUS_IT_NACKI I2C_CR1_NACKIE |
| bogdanm | 84:0b3ab51c8877 | 361 | #define SMBUS_IT_ADDRI I2C_CR1_ADDRIE |
| bogdanm | 84:0b3ab51c8877 | 362 | #define SMBUS_IT_RXI I2C_CR1_RXIE |
| bogdanm | 84:0b3ab51c8877 | 363 | #define SMBUS_IT_TXI I2C_CR1_TXIE |
| bogdanm | 84:0b3ab51c8877 | 364 | #define SMBUS_IT_TX (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_TXI) |
| bogdanm | 84:0b3ab51c8877 | 365 | #define SMBUS_IT_RX (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_NACKI | SMBUS_IT_RXI) |
| bogdanm | 84:0b3ab51c8877 | 366 | #define SMBUS_IT_ALERT (SMBUS_IT_ERRI) |
| bogdanm | 84:0b3ab51c8877 | 367 | #define SMBUS_IT_ADDR (SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI) |
| bogdanm | 84:0b3ab51c8877 | 368 | /** |
| bogdanm | 84:0b3ab51c8877 | 369 | * @} |
| bogdanm | 84:0b3ab51c8877 | 370 | */ |
| bogdanm | 84:0b3ab51c8877 | 371 | |
| Kojto | 119:aae6fcc7d9bb | 372 | /** @defgroup SMBUS_Flag_definition SMBUS Flag Definition |
| bogdanm | 84:0b3ab51c8877 | 373 | * @brief Flag definition |
| bogdanm | 84:0b3ab51c8877 | 374 | * Elements values convention: 0xXXXXYYYY |
| bogdanm | 84:0b3ab51c8877 | 375 | * - XXXXXXXX : Flag mask |
| bogdanm | 84:0b3ab51c8877 | 376 | * @{ |
| bogdanm | 84:0b3ab51c8877 | 377 | */ |
| bogdanm | 84:0b3ab51c8877 | 378 | |
| bogdanm | 84:0b3ab51c8877 | 379 | #define SMBUS_FLAG_TXE I2C_ISR_TXE |
| bogdanm | 84:0b3ab51c8877 | 380 | #define SMBUS_FLAG_TXIS I2C_ISR_TXIS |
| bogdanm | 84:0b3ab51c8877 | 381 | #define SMBUS_FLAG_RXNE I2C_ISR_RXNE |
| bogdanm | 84:0b3ab51c8877 | 382 | #define SMBUS_FLAG_ADDR I2C_ISR_ADDR |
| bogdanm | 84:0b3ab51c8877 | 383 | #define SMBUS_FLAG_AF I2C_ISR_NACKF |
| bogdanm | 84:0b3ab51c8877 | 384 | #define SMBUS_FLAG_STOPF I2C_ISR_STOPF |
| bogdanm | 84:0b3ab51c8877 | 385 | #define SMBUS_FLAG_TC I2C_ISR_TC |
| bogdanm | 84:0b3ab51c8877 | 386 | #define SMBUS_FLAG_TCR I2C_ISR_TCR |
| bogdanm | 84:0b3ab51c8877 | 387 | #define SMBUS_FLAG_BERR I2C_ISR_BERR |
| bogdanm | 84:0b3ab51c8877 | 388 | #define SMBUS_FLAG_ARLO I2C_ISR_ARLO |
| bogdanm | 84:0b3ab51c8877 | 389 | #define SMBUS_FLAG_OVR I2C_ISR_OVR |
| bogdanm | 84:0b3ab51c8877 | 390 | #define SMBUS_FLAG_PECERR I2C_ISR_PECERR |
| bogdanm | 84:0b3ab51c8877 | 391 | #define SMBUS_FLAG_TIMEOUT I2C_ISR_TIMEOUT |
| bogdanm | 84:0b3ab51c8877 | 392 | #define SMBUS_FLAG_ALERT I2C_ISR_ALERT |
| bogdanm | 84:0b3ab51c8877 | 393 | #define SMBUS_FLAG_BUSY I2C_ISR_BUSY |
| bogdanm | 84:0b3ab51c8877 | 394 | #define SMBUS_FLAG_DIR I2C_ISR_DIR |
| bogdanm | 84:0b3ab51c8877 | 395 | /** |
| bogdanm | 84:0b3ab51c8877 | 396 | * @} |
| bogdanm | 84:0b3ab51c8877 | 397 | */ |
| bogdanm | 84:0b3ab51c8877 | 398 | |
| bogdanm | 84:0b3ab51c8877 | 399 | /** |
| bogdanm | 84:0b3ab51c8877 | 400 | * @} |
| bogdanm | 84:0b3ab51c8877 | 401 | */ |
| bogdanm | 84:0b3ab51c8877 | 402 | |
| bogdanm | 84:0b3ab51c8877 | 403 | /* Exported macro ------------------------------------------------------------*/ |
| Kojto | 119:aae6fcc7d9bb | 404 | /** @defgroup SMBUS_Exported_Macros SMBUS Exported Macros |
| Kojto | 119:aae6fcc7d9bb | 405 | * @{ |
| Kojto | 119:aae6fcc7d9bb | 406 | */ |
| bogdanm | 84:0b3ab51c8877 | 407 | |
| bogdanm | 84:0b3ab51c8877 | 408 | /** @brief Reset SMBUS handle state |
| bogdanm | 84:0b3ab51c8877 | 409 | * @param __HANDLE__: specifies the SMBUS Handle. |
| bogdanm | 84:0b3ab51c8877 | 410 | * This parameter can be SMBUSx where x: 1 or 2 to select the SMBUS peripheral. |
| bogdanm | 84:0b3ab51c8877 | 411 | * @retval None |
| bogdanm | 84:0b3ab51c8877 | 412 | */ |
| bogdanm | 84:0b3ab51c8877 | 413 | #define __HAL_SMBUS_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SMBUS_STATE_RESET) |
| bogdanm | 84:0b3ab51c8877 | 414 | |
| bogdanm | 84:0b3ab51c8877 | 415 | /** @brief Enable or disable the specified SMBUS interrupts. |
| bogdanm | 84:0b3ab51c8877 | 416 | * @param __HANDLE__: specifies the SMBUS Handle. |
| bogdanm | 84:0b3ab51c8877 | 417 | * This parameter can be SMBUSx where x: 1 or 2 to select the SMBUS peripheral. |
| bogdanm | 84:0b3ab51c8877 | 418 | * @param __INTERRUPT__: specifies the interrupt source to enable or disable. |
| bogdanm | 84:0b3ab51c8877 | 419 | * This parameter can be one of the following values: |
| bogdanm | 84:0b3ab51c8877 | 420 | * @arg SMBUS_IT_ERRI: Errors interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 421 | * @arg SMBUS_IT_TCI: Transfer complete interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 422 | * @arg SMBUS_IT_STOPI: STOP detection interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 423 | * @arg SMBUS_IT_NACKI: NACK received interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 424 | * @arg SMBUS_IT_ADDRI: Address match interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 425 | * @arg SMBUS_IT_RXI: RX interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 426 | * @arg SMBUS_IT_TXI: TX interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 427 | * |
| bogdanm | 84:0b3ab51c8877 | 428 | * @retval None |
| bogdanm | 84:0b3ab51c8877 | 429 | */ |
| bogdanm | 84:0b3ab51c8877 | 430 | |
| bogdanm | 84:0b3ab51c8877 | 431 | #define __HAL_SMBUS_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__)) |
| bogdanm | 84:0b3ab51c8877 | 432 | #define __HAL_SMBUS_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__))) |
| bogdanm | 84:0b3ab51c8877 | 433 | |
| bogdanm | 84:0b3ab51c8877 | 434 | /** @brief Checks if the specified SMBUS interrupt source is enabled or disabled. |
| bogdanm | 84:0b3ab51c8877 | 435 | * @param __HANDLE__: specifies the SMBUS Handle. |
| bogdanm | 84:0b3ab51c8877 | 436 | * This parameter can be SMBUSx where x: 1 or 2 to select the SMBUS peripheral. |
| bogdanm | 84:0b3ab51c8877 | 437 | * @param __INTERRUPT__: specifies the SMBUS interrupt source to check. |
| bogdanm | 84:0b3ab51c8877 | 438 | * This parameter can be one of the following values: |
| bogdanm | 84:0b3ab51c8877 | 439 | * @arg SMBUS_IT_ERRI: Errors interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 440 | * @arg SMBUS_IT_TCI: Transfer complete interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 441 | * @arg SMBUS_IT_STOPI: STOP detection interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 442 | * @arg SMBUS_IT_NACKI: NACK received interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 443 | * @arg SMBUS_IT_ADDRI: Address match interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 444 | * @arg SMBUS_IT_RXI: RX interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 445 | * @arg SMBUS_IT_TXI: TX interrupt enable |
| bogdanm | 84:0b3ab51c8877 | 446 | * |
| bogdanm | 84:0b3ab51c8877 | 447 | * @retval The new state of __IT__ (TRUE or FALSE). |
| bogdanm | 84:0b3ab51c8877 | 448 | */ |
| bogdanm | 84:0b3ab51c8877 | 449 | #define __HAL_SMBUS_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) |
| bogdanm | 84:0b3ab51c8877 | 450 | |
| bogdanm | 84:0b3ab51c8877 | 451 | /** @brief Checks whether the specified SMBUS flag is set or not. |
| bogdanm | 84:0b3ab51c8877 | 452 | * @param __HANDLE__: specifies the SMBUS Handle. |
| bogdanm | 84:0b3ab51c8877 | 453 | * This parameter can be SMBUSx where x: 1 or 2 to select the SMBUS peripheral. |
| bogdanm | 84:0b3ab51c8877 | 454 | * @param __FLAG__: specifies the flag to check. |
| bogdanm | 84:0b3ab51c8877 | 455 | * This parameter can be one of the following values: |
| bogdanm | 84:0b3ab51c8877 | 456 | * @arg SMBUS_FLAG_TXE: Transmit data register empty |
| bogdanm | 84:0b3ab51c8877 | 457 | * @arg SMBUS_FLAG_TXIS: Transmit interrupt status |
| bogdanm | 84:0b3ab51c8877 | 458 | * @arg SMBUS_FLAG_RXNE: Receive data register not empty |
| bogdanm | 84:0b3ab51c8877 | 459 | * @arg SMBUS_FLAG_ADDR: Address matched (slave mode) |
| bogdanm | 84:0b3ab51c8877 | 460 | * @arg SMBUS_FLAG_AF NACK received flag |
| bogdanm | 84:0b3ab51c8877 | 461 | * @arg SMBUS_FLAG_STOPF: STOP detection flag |
| bogdanm | 84:0b3ab51c8877 | 462 | * @arg SMBUS_FLAG_TC: Transfer complete (master mode) |
| bogdanm | 84:0b3ab51c8877 | 463 | * @arg SMBUS_FLAG_TCR: Transfer complete reload |
| bogdanm | 84:0b3ab51c8877 | 464 | * @arg SMBUS_FLAG_BERR: Bus error |
| bogdanm | 84:0b3ab51c8877 | 465 | * @arg SMBUS_FLAG_ARLO: Arbitration lost |
| bogdanm | 84:0b3ab51c8877 | 466 | * @arg SMBUS_FLAG_OVR: Overrun/Underrun |
| bogdanm | 84:0b3ab51c8877 | 467 | * @arg SMBUS_FLAG_PECERR: PEC error in reception |
| bogdanm | 84:0b3ab51c8877 | 468 | * @arg SMBUS_FLAG_TIMEOUT: Timeout or Tlow detection flag |
| bogdanm | 84:0b3ab51c8877 | 469 | * @arg SMBUS_FLAG_ALERT: SMBus alert |
| bogdanm | 84:0b3ab51c8877 | 470 | * @arg SMBUS_FLAG_BUSY: Bus busy |
| bogdanm | 84:0b3ab51c8877 | 471 | * @arg SMBUS_FLAG_DIR: Transfer direction (slave mode) |
| bogdanm | 84:0b3ab51c8877 | 472 | * @retval The new state of __FLAG__ (TRUE or FALSE). |
| bogdanm | 84:0b3ab51c8877 | 473 | */ |
| bogdanm | 84:0b3ab51c8877 | 474 | #define SMBUS_FLAG_MASK ((uint32_t)0x0001FFFF) |
| bogdanm | 84:0b3ab51c8877 | 475 | #define __HAL_SMBUS_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & ((__FLAG__) & SMBUS_FLAG_MASK)) == ((__FLAG__) & SMBUS_FLAG_MASK))) |
| bogdanm | 84:0b3ab51c8877 | 476 | |
| bogdanm | 84:0b3ab51c8877 | 477 | /** @brief Clears the SMBUS pending flags which are cleared by writing 1 in a specific bit. |
| bogdanm | 84:0b3ab51c8877 | 478 | * @param __HANDLE__: specifies the SMBUS Handle. |
| bogdanm | 84:0b3ab51c8877 | 479 | * This parameter can be SMBUSx where x: 1 or 2 to select the SMBUS peripheral. |
| bogdanm | 84:0b3ab51c8877 | 480 | * @param __FLAG__: specifies the flag to clear. |
| bogdanm | 84:0b3ab51c8877 | 481 | * This parameter can be any combination of the following values: |
| bogdanm | 84:0b3ab51c8877 | 482 | * @arg SMBUS_FLAG_ADDR: Address matched (slave mode) |
| bogdanm | 84:0b3ab51c8877 | 483 | * @arg SMBUS_FLAG_AF: NACK received flag |
| bogdanm | 84:0b3ab51c8877 | 484 | * @arg SMBUS_FLAG_STOPF: STOP detection flag |
| bogdanm | 84:0b3ab51c8877 | 485 | * @arg SMBUS_FLAG_BERR: Bus error |
| bogdanm | 84:0b3ab51c8877 | 486 | * @arg SMBUS_FLAG_ARLO: Arbitration lost |
| bogdanm | 84:0b3ab51c8877 | 487 | * @arg SMBUS_FLAG_OVR: Overrun/Underrun |
| bogdanm | 84:0b3ab51c8877 | 488 | * @arg SMBUS_FLAG_PECERR: PEC error in reception |
| bogdanm | 84:0b3ab51c8877 | 489 | * @arg SMBUS_FLAG_TIMEOUT: Timeout or Tlow detection flag |
| bogdanm | 84:0b3ab51c8877 | 490 | * @arg SMBUS_FLAG_ALERT: SMBus alert |
| bogdanm | 84:0b3ab51c8877 | 491 | * @retval None |
| bogdanm | 84:0b3ab51c8877 | 492 | */ |
| bogdanm | 92:4fc01daae5a5 | 493 | #define __HAL_SMBUS_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = ((__FLAG__) & SMBUS_FLAG_MASK)) |
| bogdanm | 84:0b3ab51c8877 | 494 | |
| bogdanm | 84:0b3ab51c8877 | 495 | |
| bogdanm | 84:0b3ab51c8877 | 496 | #define __HAL_SMBUS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= I2C_CR1_PE) |
| bogdanm | 84:0b3ab51c8877 | 497 | #define __HAL_SMBUS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~I2C_CR1_PE) |
| bogdanm | 84:0b3ab51c8877 | 498 | |
| Kojto | 96:487b796308b0 | 499 | #define __SMBUS_RESET_CR1(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= (uint32_t)~((uint32_t)(I2C_CR1_SMBHEN | I2C_CR1_SMBDEN | I2C_CR1_PECEN))) |
| Kojto | 96:487b796308b0 | 500 | #define __SMBUS_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_RD_WRN))) |
| bogdanm | 84:0b3ab51c8877 | 501 | |
| Kojto | 96:487b796308b0 | 502 | #define __SMBUS_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == SMBUS_ADDRESSINGMODE_7BIT) ? (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & (~I2C_CR2_RD_WRN)) : \ |
| bogdanm | 84:0b3ab51c8877 | 503 | (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_ADD10) | (I2C_CR2_START)) & (~I2C_CR2_RD_WRN))) |
| bogdanm | 84:0b3ab51c8877 | 504 | |
| Kojto | 96:487b796308b0 | 505 | #define __SMBUS_GET_ADDR_MATCH(__HANDLE__) (((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) >> 17) |
| Kojto | 96:487b796308b0 | 506 | #define __SMBUS_GET_DIR(__HANDLE__) (((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) >> 16) |
| Kojto | 96:487b796308b0 | 507 | #define __SMBUS_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND) |
| Kojto | 96:487b796308b0 | 508 | #define __SMBUS_GET_PEC_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_PECBYTE) |
| Kojto | 96:487b796308b0 | 509 | #define __SMBUS_GET_ALERT_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 & I2C_CR1_ALERTEN) |
| bogdanm | 84:0b3ab51c8877 | 510 | #define __HAL_SMBUS_GENERATE_NACK(__HANDLE__) ((__HANDLE__)->Instance->CR2 |= I2C_CR2_NACK) |
| bogdanm | 84:0b3ab51c8877 | 511 | |
| bogdanm | 84:0b3ab51c8877 | 512 | #define IS_SMBUS_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= (uint32_t)0x000003FF) |
| bogdanm | 84:0b3ab51c8877 | 513 | #define IS_SMBUS_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FF) |
| Kojto | 119:aae6fcc7d9bb | 514 | /** |
| Kojto | 119:aae6fcc7d9bb | 515 | * @} |
| Kojto | 119:aae6fcc7d9bb | 516 | */ |
| Kojto | 119:aae6fcc7d9bb | 517 | |
| bogdanm | 84:0b3ab51c8877 | 518 | |
| bogdanm | 84:0b3ab51c8877 | 519 | /* Exported functions --------------------------------------------------------*/ |
| Kojto | 119:aae6fcc7d9bb | 520 | /** @defgroup SMBUS_Exported_Functions SMBUS Exported Functions |
| Kojto | 119:aae6fcc7d9bb | 521 | * @{ |
| Kojto | 119:aae6fcc7d9bb | 522 | */ |
| Kojto | 119:aae6fcc7d9bb | 523 | |
| bogdanm | 84:0b3ab51c8877 | 524 | /* Initialization and de-initialization functions ****************************/ |
| Kojto | 119:aae6fcc7d9bb | 525 | /* IO operation functions ****************************************************/ |
| Kojto | 119:aae6fcc7d9bb | 526 | /** @defgroup SMBUS_Exported_Functions_Group1 Initialization and de-initialization functions |
| Kojto | 119:aae6fcc7d9bb | 527 | * @{ |
| Kojto | 119:aae6fcc7d9bb | 528 | */ |
| bogdanm | 84:0b3ab51c8877 | 529 | HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 84:0b3ab51c8877 | 530 | HAL_StatusTypeDef HAL_SMBUS_DeInit (SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 84:0b3ab51c8877 | 531 | void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 84:0b3ab51c8877 | 532 | void HAL_SMBUS_MspDeInit(SMBUS_HandleTypeDef *hsmbus); |
| Kojto | 119:aae6fcc7d9bb | 533 | /** |
| Kojto | 119:aae6fcc7d9bb | 534 | * @} |
| Kojto | 119:aae6fcc7d9bb | 535 | */ |
| Kojto | 119:aae6fcc7d9bb | 536 | |
| bogdanm | 84:0b3ab51c8877 | 537 | /* IO operation functions ****************************************************/ |
| Kojto | 119:aae6fcc7d9bb | 538 | /** @defgroup SMBUS_Exported_Functions_Group2 IO operation functions |
| Kojto | 119:aae6fcc7d9bb | 539 | * @{ |
| Kojto | 119:aae6fcc7d9bb | 540 | */ |
| bogdanm | 84:0b3ab51c8877 | 541 | HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 84:0b3ab51c8877 | 542 | HAL_StatusTypeDef HAL_SMBUS_DisableAlert_IT(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 92:4fc01daae5a5 | 543 | HAL_StatusTypeDef HAL_SMBUS_EnableListen_IT(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 92:4fc01daae5a5 | 544 | HAL_StatusTypeDef HAL_SMBUS_DisableListen_IT(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 92:4fc01daae5a5 | 545 | /* Aliases for inter STM32 series compatibility */ |
| Kojto | 96:487b796308b0 | 546 | #define HAL_SMBUS_EnableListen_IT HAL_SMBUS_EnableListen_IT |
| bogdanm | 84:0b3ab51c8877 | 547 | |
| bogdanm | 84:0b3ab51c8877 | 548 | /******* Blocking mode: Polling */ |
| bogdanm | 84:0b3ab51c8877 | 549 | HAL_StatusTypeDef HAL_SMBUS_IsDeviceReady(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout); |
| bogdanm | 84:0b3ab51c8877 | 550 | |
| bogdanm | 92:4fc01daae5a5 | 551 | /******* Non-Blocking mode: Interrupt */ |
| bogdanm | 84:0b3ab51c8877 | 552 | HAL_StatusTypeDef HAL_SMBUS_Master_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions); |
| bogdanm | 84:0b3ab51c8877 | 553 | HAL_StatusTypeDef HAL_SMBUS_Master_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions); |
| bogdanm | 84:0b3ab51c8877 | 554 | HAL_StatusTypeDef HAL_SMBUS_Master_Abort_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress); |
| bogdanm | 84:0b3ab51c8877 | 555 | HAL_StatusTypeDef HAL_SMBUS_Slave_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions); |
| bogdanm | 84:0b3ab51c8877 | 556 | HAL_StatusTypeDef HAL_SMBUS_Slave_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions); |
| bogdanm | 84:0b3ab51c8877 | 557 | |
| bogdanm | 92:4fc01daae5a5 | 558 | /******* SMBUS IRQHandler and Callbacks used in non blocking modes (Interrupt) */ |
| bogdanm | 84:0b3ab51c8877 | 559 | void HAL_SMBUS_EV_IRQHandler(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 84:0b3ab51c8877 | 560 | void HAL_SMBUS_ER_IRQHandler(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 84:0b3ab51c8877 | 561 | void HAL_SMBUS_MasterTxCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 84:0b3ab51c8877 | 562 | void HAL_SMBUS_MasterRxCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 84:0b3ab51c8877 | 563 | void HAL_SMBUS_SlaveTxCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 84:0b3ab51c8877 | 564 | void HAL_SMBUS_SlaveRxCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 92:4fc01daae5a5 | 565 | void HAL_SMBUS_AddrCallback(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, uint16_t AddrMatchCode); |
| bogdanm | 92:4fc01daae5a5 | 566 | void HAL_SMBUS_ListenCpltCallback(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 92:4fc01daae5a5 | 567 | /* Aliases for inter STM32 series compatibility */ |
| Kojto | 96:487b796308b0 | 568 | #define HAL_SMBUS_AddrCallback HAL_SMBUS_AddrCallback |
| Kojto | 96:487b796308b0 | 569 | #define HAL_SMBUS_ListenCpltCallback HAL_SMBUS_ListenCpltCallback |
| bogdanm | 92:4fc01daae5a5 | 570 | |
| bogdanm | 84:0b3ab51c8877 | 571 | void HAL_SMBUS_ErrorCallback(SMBUS_HandleTypeDef *hsmbus); |
| Kojto | 119:aae6fcc7d9bb | 572 | /** |
| Kojto | 119:aae6fcc7d9bb | 573 | * @} |
| Kojto | 119:aae6fcc7d9bb | 574 | */ |
| bogdanm | 84:0b3ab51c8877 | 575 | |
| bogdanm | 84:0b3ab51c8877 | 576 | /* Peripheral State and Errors functions *************************************/ |
| Kojto | 119:aae6fcc7d9bb | 577 | /** @defgroup SMBUS_Exported_Functions_Group3 Peripheral State and Errors functions |
| Kojto | 119:aae6fcc7d9bb | 578 | * @{ |
| Kojto | 119:aae6fcc7d9bb | 579 | */ |
| Kojto | 96:487b796308b0 | 580 | uint32_t HAL_SMBUS_GetState(SMBUS_HandleTypeDef *hsmbus); |
| Kojto | 96:487b796308b0 | 581 | uint32_t HAL_SMBUS_GetError(SMBUS_HandleTypeDef *hsmbus); |
| bogdanm | 84:0b3ab51c8877 | 582 | |
| bogdanm | 84:0b3ab51c8877 | 583 | /** |
| bogdanm | 84:0b3ab51c8877 | 584 | * @} |
| bogdanm | 84:0b3ab51c8877 | 585 | */ |
| bogdanm | 84:0b3ab51c8877 | 586 | |
| bogdanm | 84:0b3ab51c8877 | 587 | /** |
| bogdanm | 84:0b3ab51c8877 | 588 | * @} |
| bogdanm | 84:0b3ab51c8877 | 589 | */ |
| Kojto | 119:aae6fcc7d9bb | 590 | |
| Kojto | 119:aae6fcc7d9bb | 591 | /* Define the private group ***********************************/ |
| Kojto | 119:aae6fcc7d9bb | 592 | /**************************************************************/ |
| Kojto | 119:aae6fcc7d9bb | 593 | /** @defgroup SMBUS_Private SMBUS_Private |
| Kojto | 119:aae6fcc7d9bb | 594 | * @{ |
| Kojto | 119:aae6fcc7d9bb | 595 | */ |
| Kojto | 119:aae6fcc7d9bb | 596 | /** |
| Kojto | 119:aae6fcc7d9bb | 597 | * @} |
| Kojto | 119:aae6fcc7d9bb | 598 | */ |
| Kojto | 119:aae6fcc7d9bb | 599 | /**************************************************************/ |
| Kojto | 119:aae6fcc7d9bb | 600 | |
| Kojto | 119:aae6fcc7d9bb | 601 | /** |
| Kojto | 119:aae6fcc7d9bb | 602 | * @} |
| Kojto | 119:aae6fcc7d9bb | 603 | */ |
| Kojto | 119:aae6fcc7d9bb | 604 | |
| Kojto | 119:aae6fcc7d9bb | 605 | /** |
| Kojto | 119:aae6fcc7d9bb | 606 | * @} |
| Kojto | 119:aae6fcc7d9bb | 607 | */ |
| bogdanm | 84:0b3ab51c8877 | 608 | #ifdef __cplusplus |
| bogdanm | 84:0b3ab51c8877 | 609 | } |
| bogdanm | 84:0b3ab51c8877 | 610 | #endif |
| bogdanm | 84:0b3ab51c8877 | 611 | |
| bogdanm | 84:0b3ab51c8877 | 612 | |
| bogdanm | 84:0b3ab51c8877 | 613 | #endif /* __STM32L0xx_HAL_SMBUS_H */ |
| bogdanm | 84:0b3ab51c8877 | 614 | |
| bogdanm | 84:0b3ab51c8877 | 615 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |
| Kojto | 96:487b796308b0 | 616 | |
| Kojto | 96:487b796308b0 | 617 |