Julien Cassette / mbed-dev

Fork of mbed-dev by mbed official

Committer:
jcassette
Date:
Mon Mar 14 14:20:17 2016 +0000
Revision:
79:9f34958201cc
Parent:
0:9b334a45a8ff
FRDM-K64F AnalogIn: add support for ADC channels with no mapped pins

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 0:9b334a45a8ff 1 /**
bogdanm 0:9b334a45a8ff 2 ******************************************************************************
bogdanm 0:9b334a45a8ff 3 * @file stm32f30x_spi.h
bogdanm 0:9b334a45a8ff 4 * @author MCD Application Team
bogdanm 0:9b334a45a8ff 5 * @version V1.1.0
bogdanm 0:9b334a45a8ff 6 * @date 27-February-2014
bogdanm 0:9b334a45a8ff 7 * @brief This file contains all the functions prototypes for the SPI
bogdanm 0:9b334a45a8ff 8 * firmware library.
bogdanm 0:9b334a45a8ff 9 ******************************************************************************
bogdanm 0:9b334a45a8ff 10 * @attention
bogdanm 0:9b334a45a8ff 11 *
bogdanm 0:9b334a45a8ff 12 * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
bogdanm 0:9b334a45a8ff 13 *
bogdanm 0:9b334a45a8ff 14 * Redistribution and use in source and binary forms, with or without modification,
bogdanm 0:9b334a45a8ff 15 * are permitted provided that the following conditions are met:
bogdanm 0:9b334a45a8ff 16 * 1. Redistributions of source code must retain the above copyright notice,
bogdanm 0:9b334a45a8ff 17 * this list of conditions and the following disclaimer.
bogdanm 0:9b334a45a8ff 18 * 2. Redistributions in binary form must reproduce the above copyright notice,
bogdanm 0:9b334a45a8ff 19 * this list of conditions and the following disclaimer in the documentation
bogdanm 0:9b334a45a8ff 20 * and/or other materials provided with the distribution.
bogdanm 0:9b334a45a8ff 21 * 3. Neither the name of STMicroelectronics nor the names of its contributors
bogdanm 0:9b334a45a8ff 22 * may be used to endorse or promote products derived from this software
bogdanm 0:9b334a45a8ff 23 * without specific prior written permission.
bogdanm 0:9b334a45a8ff 24 *
bogdanm 0:9b334a45a8ff 25 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm 0:9b334a45a8ff 26 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm 0:9b334a45a8ff 27 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
bogdanm 0:9b334a45a8ff 28 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
bogdanm 0:9b334a45a8ff 29 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
bogdanm 0:9b334a45a8ff 30 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
bogdanm 0:9b334a45a8ff 31 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
bogdanm 0:9b334a45a8ff 32 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
bogdanm 0:9b334a45a8ff 33 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
bogdanm 0:9b334a45a8ff 34 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
bogdanm 0:9b334a45a8ff 35 *
bogdanm 0:9b334a45a8ff 36 ******************************************************************************
bogdanm 0:9b334a45a8ff 37 */
bogdanm 0:9b334a45a8ff 38
bogdanm 0:9b334a45a8ff 39 /* Define to prevent recursive inclusion -------------------------------------*/
bogdanm 0:9b334a45a8ff 40 #ifndef __STM32F30x_SPI_H
bogdanm 0:9b334a45a8ff 41 #define __STM32F30x_SPI_H
bogdanm 0:9b334a45a8ff 42
bogdanm 0:9b334a45a8ff 43 #ifdef __cplusplus
bogdanm 0:9b334a45a8ff 44 extern "C" {
bogdanm 0:9b334a45a8ff 45 #endif
bogdanm 0:9b334a45a8ff 46
bogdanm 0:9b334a45a8ff 47 /* Includes ------------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 48 #include "stm32f30x.h"
bogdanm 0:9b334a45a8ff 49
bogdanm 0:9b334a45a8ff 50 /** @addtogroup STM32F30x_StdPeriph_Driver
bogdanm 0:9b334a45a8ff 51 * @{
bogdanm 0:9b334a45a8ff 52 */
bogdanm 0:9b334a45a8ff 53
bogdanm 0:9b334a45a8ff 54 /** @addtogroup SPI
bogdanm 0:9b334a45a8ff 55 * @{
bogdanm 0:9b334a45a8ff 56 */
bogdanm 0:9b334a45a8ff 57
bogdanm 0:9b334a45a8ff 58 /* Exported types ------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 59
bogdanm 0:9b334a45a8ff 60 /**
bogdanm 0:9b334a45a8ff 61 * @brief SPI Init structure definition
bogdanm 0:9b334a45a8ff 62 */
bogdanm 0:9b334a45a8ff 63
bogdanm 0:9b334a45a8ff 64 typedef struct
bogdanm 0:9b334a45a8ff 65 {
bogdanm 0:9b334a45a8ff 66 uint16_t SPI_Direction; /*!< Specifies the SPI unidirectional or bidirectional data mode.
bogdanm 0:9b334a45a8ff 67 This parameter can be a value of @ref SPI_data_direction */
bogdanm 0:9b334a45a8ff 68
bogdanm 0:9b334a45a8ff 69 uint16_t SPI_Mode; /*!< Specifies the SPI mode (Master/Slave).
bogdanm 0:9b334a45a8ff 70 This parameter can be a value of @ref SPI_mode */
bogdanm 0:9b334a45a8ff 71
bogdanm 0:9b334a45a8ff 72 uint16_t SPI_DataSize; /*!< Specifies the SPI data size.
bogdanm 0:9b334a45a8ff 73 This parameter can be a value of @ref SPI_data_size */
bogdanm 0:9b334a45a8ff 74
bogdanm 0:9b334a45a8ff 75 uint16_t SPI_CPOL; /*!< Specifies the serial clock steady state.
bogdanm 0:9b334a45a8ff 76 This parameter can be a value of @ref SPI_Clock_Polarity */
bogdanm 0:9b334a45a8ff 77
bogdanm 0:9b334a45a8ff 78 uint16_t SPI_CPHA; /*!< Specifies the clock active edge for the bit capture.
bogdanm 0:9b334a45a8ff 79 This parameter can be a value of @ref SPI_Clock_Phase */
bogdanm 0:9b334a45a8ff 80
bogdanm 0:9b334a45a8ff 81 uint16_t SPI_NSS; /*!< Specifies whether the NSS signal is managed by
bogdanm 0:9b334a45a8ff 82 hardware (NSS pin) or by software using the SSI bit.
bogdanm 0:9b334a45a8ff 83 This parameter can be a value of @ref SPI_Slave_Select_management */
bogdanm 0:9b334a45a8ff 84
bogdanm 0:9b334a45a8ff 85 uint16_t SPI_BaudRatePrescaler; /*!< Specifies the Baud Rate prescaler value which will be
bogdanm 0:9b334a45a8ff 86 used to configure the transmit and receive SCK clock.
bogdanm 0:9b334a45a8ff 87 This parameter can be a value of @ref SPI_BaudRate_Prescaler.
bogdanm 0:9b334a45a8ff 88 @note The communication clock is derived from the master
bogdanm 0:9b334a45a8ff 89 clock. The slave clock does not need to be set. */
bogdanm 0:9b334a45a8ff 90
bogdanm 0:9b334a45a8ff 91 uint16_t SPI_FirstBit; /*!< Specifies whether data transfers start from MSB or LSB bit.
bogdanm 0:9b334a45a8ff 92 This parameter can be a value of @ref SPI_MSB_LSB_transmission */
bogdanm 0:9b334a45a8ff 93
bogdanm 0:9b334a45a8ff 94 uint16_t SPI_CRCPolynomial; /*!< Specifies the polynomial used for the CRC calculation. */
bogdanm 0:9b334a45a8ff 95 }SPI_InitTypeDef;
bogdanm 0:9b334a45a8ff 96
bogdanm 0:9b334a45a8ff 97
bogdanm 0:9b334a45a8ff 98 /**
bogdanm 0:9b334a45a8ff 99 * @brief I2S Init structure definition
bogdanm 0:9b334a45a8ff 100 */
bogdanm 0:9b334a45a8ff 101
bogdanm 0:9b334a45a8ff 102 typedef struct
bogdanm 0:9b334a45a8ff 103 {
bogdanm 0:9b334a45a8ff 104 uint16_t I2S_Mode; /*!< Specifies the I2S operating mode.
bogdanm 0:9b334a45a8ff 105 This parameter can be a value of @ref I2S_Mode */
bogdanm 0:9b334a45a8ff 106
bogdanm 0:9b334a45a8ff 107 uint16_t I2S_Standard; /*!< Specifies the standard used for the I2S communication.
bogdanm 0:9b334a45a8ff 108 This parameter can be a value of @ref I2S_Standard */
bogdanm 0:9b334a45a8ff 109
bogdanm 0:9b334a45a8ff 110 uint16_t I2S_DataFormat; /*!< Specifies the data format for the I2S communication.
bogdanm 0:9b334a45a8ff 111 This parameter can be a value of @ref I2S_Data_Format */
bogdanm 0:9b334a45a8ff 112
bogdanm 0:9b334a45a8ff 113 uint16_t I2S_MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not.
bogdanm 0:9b334a45a8ff 114 This parameter can be a value of @ref I2S_MCLK_Output */
bogdanm 0:9b334a45a8ff 115
bogdanm 0:9b334a45a8ff 116 uint32_t I2S_AudioFreq; /*!< Specifies the frequency selected for the I2S communication.
bogdanm 0:9b334a45a8ff 117 This parameter can be a value of @ref I2S_Audio_Frequency */
bogdanm 0:9b334a45a8ff 118
bogdanm 0:9b334a45a8ff 119 uint16_t I2S_CPOL; /*!< Specifies the idle state of the I2S clock.
bogdanm 0:9b334a45a8ff 120 This parameter can be a value of @ref I2S_Clock_Polarity */
bogdanm 0:9b334a45a8ff 121 }I2S_InitTypeDef;
bogdanm 0:9b334a45a8ff 122
bogdanm 0:9b334a45a8ff 123 /* Exported constants --------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 124
bogdanm 0:9b334a45a8ff 125 /** @defgroup SPI_Exported_Constants
bogdanm 0:9b334a45a8ff 126 * @{
bogdanm 0:9b334a45a8ff 127 */
bogdanm 0:9b334a45a8ff 128
bogdanm 0:9b334a45a8ff 129 #define IS_SPI_ALL_PERIPH(PERIPH) (((PERIPH) == SPI1) || \
bogdanm 0:9b334a45a8ff 130 ((PERIPH) == SPI2) || \
bogdanm 0:9b334a45a8ff 131 ((PERIPH) == SPI3))
bogdanm 0:9b334a45a8ff 132
bogdanm 0:9b334a45a8ff 133 #define IS_SPI_ALL_PERIPH_EXT(PERIPH) (((PERIPH) == SPI1) || \
bogdanm 0:9b334a45a8ff 134 ((PERIPH) == SPI2) || \
bogdanm 0:9b334a45a8ff 135 ((PERIPH) == SPI3) || \
bogdanm 0:9b334a45a8ff 136 ((PERIPH) == I2S2ext) || \
bogdanm 0:9b334a45a8ff 137 ((PERIPH) == I2S3ext))
bogdanm 0:9b334a45a8ff 138
bogdanm 0:9b334a45a8ff 139 #define IS_SPI_23_PERIPH(PERIPH) (((PERIPH) == SPI2) || \
bogdanm 0:9b334a45a8ff 140 ((PERIPH) == SPI3))
bogdanm 0:9b334a45a8ff 141
bogdanm 0:9b334a45a8ff 142 #define IS_SPI_23_PERIPH_EXT(PERIPH) (((PERIPH) == SPI2) || \
bogdanm 0:9b334a45a8ff 143 ((PERIPH) == SPI3) || \
bogdanm 0:9b334a45a8ff 144 ((PERIPH) == I2S2ext) || \
bogdanm 0:9b334a45a8ff 145 ((PERIPH) == I2S3ext))
bogdanm 0:9b334a45a8ff 146
bogdanm 0:9b334a45a8ff 147 #define IS_I2S_EXT_PERIPH(PERIPH) (((PERIPH) == I2S2ext) || \
bogdanm 0:9b334a45a8ff 148 ((PERIPH) == I2S3ext))
bogdanm 0:9b334a45a8ff 149
bogdanm 0:9b334a45a8ff 150 /** @defgroup SPI_data_direction
bogdanm 0:9b334a45a8ff 151 * @{
bogdanm 0:9b334a45a8ff 152 */
bogdanm 0:9b334a45a8ff 153
bogdanm 0:9b334a45a8ff 154 #define SPI_Direction_2Lines_FullDuplex ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 155 #define SPI_Direction_2Lines_RxOnly ((uint16_t)0x0400)
bogdanm 0:9b334a45a8ff 156 #define SPI_Direction_1Line_Rx ((uint16_t)0x8000)
bogdanm 0:9b334a45a8ff 157 #define SPI_Direction_1Line_Tx ((uint16_t)0xC000)
bogdanm 0:9b334a45a8ff 158 #define IS_SPI_DIRECTION_MODE(MODE) (((MODE) == SPI_Direction_2Lines_FullDuplex) || \
bogdanm 0:9b334a45a8ff 159 ((MODE) == SPI_Direction_2Lines_RxOnly) || \
bogdanm 0:9b334a45a8ff 160 ((MODE) == SPI_Direction_1Line_Rx) || \
bogdanm 0:9b334a45a8ff 161 ((MODE) == SPI_Direction_1Line_Tx))
bogdanm 0:9b334a45a8ff 162 /**
bogdanm 0:9b334a45a8ff 163 * @}
bogdanm 0:9b334a45a8ff 164 */
bogdanm 0:9b334a45a8ff 165
bogdanm 0:9b334a45a8ff 166 /** @defgroup SPI_mode
bogdanm 0:9b334a45a8ff 167 * @{
bogdanm 0:9b334a45a8ff 168 */
bogdanm 0:9b334a45a8ff 169
bogdanm 0:9b334a45a8ff 170 #define SPI_Mode_Master ((uint16_t)0x0104)
bogdanm 0:9b334a45a8ff 171 #define SPI_Mode_Slave ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 172 #define IS_SPI_MODE(MODE) (((MODE) == SPI_Mode_Master) || \
bogdanm 0:9b334a45a8ff 173 ((MODE) == SPI_Mode_Slave))
bogdanm 0:9b334a45a8ff 174 /**
bogdanm 0:9b334a45a8ff 175 * @}
bogdanm 0:9b334a45a8ff 176 */
bogdanm 0:9b334a45a8ff 177
bogdanm 0:9b334a45a8ff 178 /** @defgroup SPI_data_size
bogdanm 0:9b334a45a8ff 179 * @{
bogdanm 0:9b334a45a8ff 180 */
bogdanm 0:9b334a45a8ff 181
bogdanm 0:9b334a45a8ff 182 #define SPI_DataSize_4b ((uint16_t)0x0300)
bogdanm 0:9b334a45a8ff 183 #define SPI_DataSize_5b ((uint16_t)0x0400)
bogdanm 0:9b334a45a8ff 184 #define SPI_DataSize_6b ((uint16_t)0x0500)
bogdanm 0:9b334a45a8ff 185 #define SPI_DataSize_7b ((uint16_t)0x0600)
bogdanm 0:9b334a45a8ff 186 #define SPI_DataSize_8b ((uint16_t)0x0700)
bogdanm 0:9b334a45a8ff 187 #define SPI_DataSize_9b ((uint16_t)0x0800)
bogdanm 0:9b334a45a8ff 188 #define SPI_DataSize_10b ((uint16_t)0x0900)
bogdanm 0:9b334a45a8ff 189 #define SPI_DataSize_11b ((uint16_t)0x0A00)
bogdanm 0:9b334a45a8ff 190 #define SPI_DataSize_12b ((uint16_t)0x0B00)
bogdanm 0:9b334a45a8ff 191 #define SPI_DataSize_13b ((uint16_t)0x0C00)
bogdanm 0:9b334a45a8ff 192 #define SPI_DataSize_14b ((uint16_t)0x0D00)
bogdanm 0:9b334a45a8ff 193 #define SPI_DataSize_15b ((uint16_t)0x0E00)
bogdanm 0:9b334a45a8ff 194 #define SPI_DataSize_16b ((uint16_t)0x0F00)
bogdanm 0:9b334a45a8ff 195 #define IS_SPI_DATA_SIZE(SIZE) (((SIZE) == SPI_DataSize_4b) || \
bogdanm 0:9b334a45a8ff 196 ((SIZE) == SPI_DataSize_5b) || \
bogdanm 0:9b334a45a8ff 197 ((SIZE) == SPI_DataSize_6b) || \
bogdanm 0:9b334a45a8ff 198 ((SIZE) == SPI_DataSize_7b) || \
bogdanm 0:9b334a45a8ff 199 ((SIZE) == SPI_DataSize_8b) || \
bogdanm 0:9b334a45a8ff 200 ((SIZE) == SPI_DataSize_9b) || \
bogdanm 0:9b334a45a8ff 201 ((SIZE) == SPI_DataSize_10b) || \
bogdanm 0:9b334a45a8ff 202 ((SIZE) == SPI_DataSize_11b) || \
bogdanm 0:9b334a45a8ff 203 ((SIZE) == SPI_DataSize_12b) || \
bogdanm 0:9b334a45a8ff 204 ((SIZE) == SPI_DataSize_13b) || \
bogdanm 0:9b334a45a8ff 205 ((SIZE) == SPI_DataSize_14b) || \
bogdanm 0:9b334a45a8ff 206 ((SIZE) == SPI_DataSize_15b) || \
bogdanm 0:9b334a45a8ff 207 ((SIZE) == SPI_DataSize_16b))
bogdanm 0:9b334a45a8ff 208 /**
bogdanm 0:9b334a45a8ff 209 * @}
bogdanm 0:9b334a45a8ff 210 */
bogdanm 0:9b334a45a8ff 211
bogdanm 0:9b334a45a8ff 212 /** @defgroup SPI_CRC_length
bogdanm 0:9b334a45a8ff 213 * @{
bogdanm 0:9b334a45a8ff 214 */
bogdanm 0:9b334a45a8ff 215
bogdanm 0:9b334a45a8ff 216 #define SPI_CRCLength_8b ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 217 #define SPI_CRCLength_16b ((uint16_t)0x0800)
bogdanm 0:9b334a45a8ff 218 #define IS_SPI_CRC_LENGTH(LENGTH) (((LENGTH) == SPI_CRCLength_8b) || \
bogdanm 0:9b334a45a8ff 219 ((LENGTH) == SPI_CRCLength_16b))
bogdanm 0:9b334a45a8ff 220 /**
bogdanm 0:9b334a45a8ff 221 * @}
bogdanm 0:9b334a45a8ff 222 */
bogdanm 0:9b334a45a8ff 223
bogdanm 0:9b334a45a8ff 224 /** @defgroup SPI_Clock_Polarity
bogdanm 0:9b334a45a8ff 225 * @{
bogdanm 0:9b334a45a8ff 226 */
bogdanm 0:9b334a45a8ff 227
bogdanm 0:9b334a45a8ff 228 #define SPI_CPOL_Low ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 229 #define SPI_CPOL_High ((uint16_t)0x0002)
bogdanm 0:9b334a45a8ff 230 #define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \
bogdanm 0:9b334a45a8ff 231 ((CPOL) == SPI_CPOL_High))
bogdanm 0:9b334a45a8ff 232 /**
bogdanm 0:9b334a45a8ff 233 * @}
bogdanm 0:9b334a45a8ff 234 */
bogdanm 0:9b334a45a8ff 235
bogdanm 0:9b334a45a8ff 236 /** @defgroup SPI_Clock_Phase
bogdanm 0:9b334a45a8ff 237 * @{
bogdanm 0:9b334a45a8ff 238 */
bogdanm 0:9b334a45a8ff 239
bogdanm 0:9b334a45a8ff 240 #define SPI_CPHA_1Edge ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 241 #define SPI_CPHA_2Edge ((uint16_t)0x0001)
bogdanm 0:9b334a45a8ff 242 #define IS_SPI_CPHA(CPHA) (((CPHA) == SPI_CPHA_1Edge) || \
bogdanm 0:9b334a45a8ff 243 ((CPHA) == SPI_CPHA_2Edge))
bogdanm 0:9b334a45a8ff 244 /**
bogdanm 0:9b334a45a8ff 245 * @}
bogdanm 0:9b334a45a8ff 246 */
bogdanm 0:9b334a45a8ff 247
bogdanm 0:9b334a45a8ff 248 /** @defgroup SPI_Slave_Select_management
bogdanm 0:9b334a45a8ff 249 * @{
bogdanm 0:9b334a45a8ff 250 */
bogdanm 0:9b334a45a8ff 251
bogdanm 0:9b334a45a8ff 252 #define SPI_NSS_Soft ((uint16_t)0x0200)
bogdanm 0:9b334a45a8ff 253 #define SPI_NSS_Hard ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 254 #define IS_SPI_NSS(NSS) (((NSS) == SPI_NSS_Soft) || \
bogdanm 0:9b334a45a8ff 255 ((NSS) == SPI_NSS_Hard))
bogdanm 0:9b334a45a8ff 256 /**
bogdanm 0:9b334a45a8ff 257 * @}
bogdanm 0:9b334a45a8ff 258 */
bogdanm 0:9b334a45a8ff 259
bogdanm 0:9b334a45a8ff 260 /** @defgroup SPI_BaudRate_Prescaler
bogdanm 0:9b334a45a8ff 261 * @{
bogdanm 0:9b334a45a8ff 262 */
bogdanm 0:9b334a45a8ff 263
bogdanm 0:9b334a45a8ff 264 #define SPI_BaudRatePrescaler_2 ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 265 #define SPI_BaudRatePrescaler_4 ((uint16_t)0x0008)
bogdanm 0:9b334a45a8ff 266 #define SPI_BaudRatePrescaler_8 ((uint16_t)0x0010)
bogdanm 0:9b334a45a8ff 267 #define SPI_BaudRatePrescaler_16 ((uint16_t)0x0018)
bogdanm 0:9b334a45a8ff 268 #define SPI_BaudRatePrescaler_32 ((uint16_t)0x0020)
bogdanm 0:9b334a45a8ff 269 #define SPI_BaudRatePrescaler_64 ((uint16_t)0x0028)
bogdanm 0:9b334a45a8ff 270 #define SPI_BaudRatePrescaler_128 ((uint16_t)0x0030)
bogdanm 0:9b334a45a8ff 271 #define SPI_BaudRatePrescaler_256 ((uint16_t)0x0038)
bogdanm 0:9b334a45a8ff 272 #define IS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BaudRatePrescaler_2) || \
bogdanm 0:9b334a45a8ff 273 ((PRESCALER) == SPI_BaudRatePrescaler_4) || \
bogdanm 0:9b334a45a8ff 274 ((PRESCALER) == SPI_BaudRatePrescaler_8) || \
bogdanm 0:9b334a45a8ff 275 ((PRESCALER) == SPI_BaudRatePrescaler_16) || \
bogdanm 0:9b334a45a8ff 276 ((PRESCALER) == SPI_BaudRatePrescaler_32) || \
bogdanm 0:9b334a45a8ff 277 ((PRESCALER) == SPI_BaudRatePrescaler_64) || \
bogdanm 0:9b334a45a8ff 278 ((PRESCALER) == SPI_BaudRatePrescaler_128) || \
bogdanm 0:9b334a45a8ff 279 ((PRESCALER) == SPI_BaudRatePrescaler_256))
bogdanm 0:9b334a45a8ff 280 /**
bogdanm 0:9b334a45a8ff 281 * @}
bogdanm 0:9b334a45a8ff 282 */
bogdanm 0:9b334a45a8ff 283
bogdanm 0:9b334a45a8ff 284 /** @defgroup SPI_MSB_LSB_transmission
bogdanm 0:9b334a45a8ff 285 * @{
bogdanm 0:9b334a45a8ff 286 */
bogdanm 0:9b334a45a8ff 287
bogdanm 0:9b334a45a8ff 288 #define SPI_FirstBit_MSB ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 289 #define SPI_FirstBit_LSB ((uint16_t)0x0080)
bogdanm 0:9b334a45a8ff 290 #define IS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FirstBit_MSB) || \
bogdanm 0:9b334a45a8ff 291 ((BIT) == SPI_FirstBit_LSB))
bogdanm 0:9b334a45a8ff 292 /**
bogdanm 0:9b334a45a8ff 293 * @}
bogdanm 0:9b334a45a8ff 294 */
bogdanm 0:9b334a45a8ff 295
bogdanm 0:9b334a45a8ff 296 /** @defgroup I2S_Mode
bogdanm 0:9b334a45a8ff 297 * @{
bogdanm 0:9b334a45a8ff 298 */
bogdanm 0:9b334a45a8ff 299
bogdanm 0:9b334a45a8ff 300 #define I2S_Mode_SlaveTx ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 301 #define I2S_Mode_SlaveRx ((uint16_t)0x0100)
bogdanm 0:9b334a45a8ff 302 #define I2S_Mode_MasterTx ((uint16_t)0x0200)
bogdanm 0:9b334a45a8ff 303 #define I2S_Mode_MasterRx ((uint16_t)0x0300)
bogdanm 0:9b334a45a8ff 304 #define IS_I2S_MODE(MODE) (((MODE) == I2S_Mode_SlaveTx) || \
bogdanm 0:9b334a45a8ff 305 ((MODE) == I2S_Mode_SlaveRx) || \
bogdanm 0:9b334a45a8ff 306 ((MODE) == I2S_Mode_MasterTx)|| \
bogdanm 0:9b334a45a8ff 307 ((MODE) == I2S_Mode_MasterRx))
bogdanm 0:9b334a45a8ff 308 /**
bogdanm 0:9b334a45a8ff 309 * @}
bogdanm 0:9b334a45a8ff 310 */
bogdanm 0:9b334a45a8ff 311
bogdanm 0:9b334a45a8ff 312 /** @defgroup I2S_Standard
bogdanm 0:9b334a45a8ff 313 * @{
bogdanm 0:9b334a45a8ff 314 */
bogdanm 0:9b334a45a8ff 315
bogdanm 0:9b334a45a8ff 316 #define I2S_Standard_Phillips ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 317 #define I2S_Standard_MSB ((uint16_t)0x0010)
bogdanm 0:9b334a45a8ff 318 #define I2S_Standard_LSB ((uint16_t)0x0020)
bogdanm 0:9b334a45a8ff 319 #define I2S_Standard_PCMShort ((uint16_t)0x0030)
bogdanm 0:9b334a45a8ff 320 #define I2S_Standard_PCMLong ((uint16_t)0x00B0)
bogdanm 0:9b334a45a8ff 321 #define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_Standard_Phillips) || \
bogdanm 0:9b334a45a8ff 322 ((STANDARD) == I2S_Standard_MSB) || \
bogdanm 0:9b334a45a8ff 323 ((STANDARD) == I2S_Standard_LSB) || \
bogdanm 0:9b334a45a8ff 324 ((STANDARD) == I2S_Standard_PCMShort) || \
bogdanm 0:9b334a45a8ff 325 ((STANDARD) == I2S_Standard_PCMLong))
bogdanm 0:9b334a45a8ff 326 /**
bogdanm 0:9b334a45a8ff 327 * @}
bogdanm 0:9b334a45a8ff 328 */
bogdanm 0:9b334a45a8ff 329
bogdanm 0:9b334a45a8ff 330 /** @defgroup I2S_Data_Format
bogdanm 0:9b334a45a8ff 331 * @{
bogdanm 0:9b334a45a8ff 332 */
bogdanm 0:9b334a45a8ff 333
bogdanm 0:9b334a45a8ff 334 #define I2S_DataFormat_16b ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 335 #define I2S_DataFormat_16bextended ((uint16_t)0x0001)
bogdanm 0:9b334a45a8ff 336 #define I2S_DataFormat_24b ((uint16_t)0x0003)
bogdanm 0:9b334a45a8ff 337 #define I2S_DataFormat_32b ((uint16_t)0x0005)
bogdanm 0:9b334a45a8ff 338 #define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DataFormat_16b) || \
bogdanm 0:9b334a45a8ff 339 ((FORMAT) == I2S_DataFormat_16bextended) || \
bogdanm 0:9b334a45a8ff 340 ((FORMAT) == I2S_DataFormat_24b) || \
bogdanm 0:9b334a45a8ff 341 ((FORMAT) == I2S_DataFormat_32b))
bogdanm 0:9b334a45a8ff 342 /**
bogdanm 0:9b334a45a8ff 343 * @}
bogdanm 0:9b334a45a8ff 344 */
bogdanm 0:9b334a45a8ff 345
bogdanm 0:9b334a45a8ff 346 /** @defgroup I2S_MCLK_Output
bogdanm 0:9b334a45a8ff 347 * @{
bogdanm 0:9b334a45a8ff 348 */
bogdanm 0:9b334a45a8ff 349
bogdanm 0:9b334a45a8ff 350 #define I2S_MCLKOutput_Enable ((uint16_t)0x0200)
bogdanm 0:9b334a45a8ff 351 #define I2S_MCLKOutput_Disable ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 352 #define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOutput_Enable) || \
bogdanm 0:9b334a45a8ff 353 ((OUTPUT) == I2S_MCLKOutput_Disable))
bogdanm 0:9b334a45a8ff 354 /**
bogdanm 0:9b334a45a8ff 355 * @}
bogdanm 0:9b334a45a8ff 356 */
bogdanm 0:9b334a45a8ff 357
bogdanm 0:9b334a45a8ff 358 /** @defgroup I2S_Audio_Frequency
bogdanm 0:9b334a45a8ff 359 * @{
bogdanm 0:9b334a45a8ff 360 */
bogdanm 0:9b334a45a8ff 361
bogdanm 0:9b334a45a8ff 362 #define I2S_AudioFreq_192k ((uint32_t)192000)
bogdanm 0:9b334a45a8ff 363 #define I2S_AudioFreq_96k ((uint32_t)96000)
bogdanm 0:9b334a45a8ff 364 #define I2S_AudioFreq_48k ((uint32_t)48000)
bogdanm 0:9b334a45a8ff 365 #define I2S_AudioFreq_44k ((uint32_t)44100)
bogdanm 0:9b334a45a8ff 366 #define I2S_AudioFreq_32k ((uint32_t)32000)
bogdanm 0:9b334a45a8ff 367 #define I2S_AudioFreq_22k ((uint32_t)22050)
bogdanm 0:9b334a45a8ff 368 #define I2S_AudioFreq_16k ((uint32_t)16000)
bogdanm 0:9b334a45a8ff 369 #define I2S_AudioFreq_11k ((uint32_t)11025)
bogdanm 0:9b334a45a8ff 370 #define I2S_AudioFreq_8k ((uint32_t)8000)
bogdanm 0:9b334a45a8ff 371 #define I2S_AudioFreq_Default ((uint32_t)2)
bogdanm 0:9b334a45a8ff 372
bogdanm 0:9b334a45a8ff 373 #define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AudioFreq_8k) && \
bogdanm 0:9b334a45a8ff 374 ((FREQ) <= I2S_AudioFreq_192k)) || \
bogdanm 0:9b334a45a8ff 375 ((FREQ) == I2S_AudioFreq_Default))
bogdanm 0:9b334a45a8ff 376 /**
bogdanm 0:9b334a45a8ff 377 * @}
bogdanm 0:9b334a45a8ff 378 */
bogdanm 0:9b334a45a8ff 379
bogdanm 0:9b334a45a8ff 380 /** @defgroup I2S_Clock_Polarity
bogdanm 0:9b334a45a8ff 381 * @{
bogdanm 0:9b334a45a8ff 382 */
bogdanm 0:9b334a45a8ff 383
bogdanm 0:9b334a45a8ff 384 #define I2S_CPOL_Low ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 385 #define I2S_CPOL_High ((uint16_t)0x0008)
bogdanm 0:9b334a45a8ff 386 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \
bogdanm 0:9b334a45a8ff 387 ((CPOL) == I2S_CPOL_High))
bogdanm 0:9b334a45a8ff 388 /**
bogdanm 0:9b334a45a8ff 389 * @}
bogdanm 0:9b334a45a8ff 390 */
bogdanm 0:9b334a45a8ff 391
bogdanm 0:9b334a45a8ff 392 /** @defgroup SPI_FIFO_reception_threshold
bogdanm 0:9b334a45a8ff 393 * @{
bogdanm 0:9b334a45a8ff 394 */
bogdanm 0:9b334a45a8ff 395
bogdanm 0:9b334a45a8ff 396 #define SPI_RxFIFOThreshold_HF ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 397 #define SPI_RxFIFOThreshold_QF ((uint16_t)0x1000)
bogdanm 0:9b334a45a8ff 398 #define IS_SPI_RX_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == SPI_RxFIFOThreshold_HF) || \
bogdanm 0:9b334a45a8ff 399 ((THRESHOLD) == SPI_RxFIFOThreshold_QF))
bogdanm 0:9b334a45a8ff 400 /**
bogdanm 0:9b334a45a8ff 401 * @}
bogdanm 0:9b334a45a8ff 402 */
bogdanm 0:9b334a45a8ff 403
bogdanm 0:9b334a45a8ff 404 /** @defgroup SPI_I2S_DMA_transfer_requests
bogdanm 0:9b334a45a8ff 405 * @{
bogdanm 0:9b334a45a8ff 406 */
bogdanm 0:9b334a45a8ff 407
bogdanm 0:9b334a45a8ff 408 #define SPI_I2S_DMAReq_Tx ((uint16_t)0x0002)
bogdanm 0:9b334a45a8ff 409 #define SPI_I2S_DMAReq_Rx ((uint16_t)0x0001)
bogdanm 0:9b334a45a8ff 410 #define IS_SPI_I2S_DMA_REQ(REQ) ((((REQ) & (uint16_t)0xFFFC) == 0x00) && ((REQ) != 0x00))
bogdanm 0:9b334a45a8ff 411 /**
bogdanm 0:9b334a45a8ff 412 * @}
bogdanm 0:9b334a45a8ff 413 */
bogdanm 0:9b334a45a8ff 414
bogdanm 0:9b334a45a8ff 415 /** @defgroup SPI_last_DMA_transfers
bogdanm 0:9b334a45a8ff 416 * @{
bogdanm 0:9b334a45a8ff 417 */
bogdanm 0:9b334a45a8ff 418
bogdanm 0:9b334a45a8ff 419 #define SPI_LastDMATransfer_TxEvenRxEven ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 420 #define SPI_LastDMATransfer_TxOddRxEven ((uint16_t)0x4000)
bogdanm 0:9b334a45a8ff 421 #define SPI_LastDMATransfer_TxEvenRxOdd ((uint16_t)0x2000)
bogdanm 0:9b334a45a8ff 422 #define SPI_LastDMATransfer_TxOddRxOdd ((uint16_t)0x6000)
bogdanm 0:9b334a45a8ff 423 #define IS_SPI_LAST_DMA_TRANSFER(TRANSFER) (((TRANSFER) == SPI_LastDMATransfer_TxEvenRxEven) || \
bogdanm 0:9b334a45a8ff 424 ((TRANSFER) == SPI_LastDMATransfer_TxOddRxEven) || \
bogdanm 0:9b334a45a8ff 425 ((TRANSFER) == SPI_LastDMATransfer_TxEvenRxOdd) || \
bogdanm 0:9b334a45a8ff 426 ((TRANSFER) == SPI_LastDMATransfer_TxOddRxOdd))
bogdanm 0:9b334a45a8ff 427 /**
bogdanm 0:9b334a45a8ff 428 * @}
bogdanm 0:9b334a45a8ff 429 */
bogdanm 0:9b334a45a8ff 430 /** @defgroup SPI_NSS_internal_software_management
bogdanm 0:9b334a45a8ff 431 * @{
bogdanm 0:9b334a45a8ff 432 */
bogdanm 0:9b334a45a8ff 433
bogdanm 0:9b334a45a8ff 434 #define SPI_NSSInternalSoft_Set ((uint16_t)0x0100)
bogdanm 0:9b334a45a8ff 435 #define SPI_NSSInternalSoft_Reset ((uint16_t)0xFEFF)
bogdanm 0:9b334a45a8ff 436 #define IS_SPI_NSS_INTERNAL(INTERNAL) (((INTERNAL) == SPI_NSSInternalSoft_Set) || \
bogdanm 0:9b334a45a8ff 437 ((INTERNAL) == SPI_NSSInternalSoft_Reset))
bogdanm 0:9b334a45a8ff 438 /**
bogdanm 0:9b334a45a8ff 439 * @}
bogdanm 0:9b334a45a8ff 440 */
bogdanm 0:9b334a45a8ff 441
bogdanm 0:9b334a45a8ff 442 /** @defgroup SPI_CRC_Transmit_Receive
bogdanm 0:9b334a45a8ff 443 * @{
bogdanm 0:9b334a45a8ff 444 */
bogdanm 0:9b334a45a8ff 445
bogdanm 0:9b334a45a8ff 446 #define SPI_CRC_Tx ((uint8_t)0x00)
bogdanm 0:9b334a45a8ff 447 #define SPI_CRC_Rx ((uint8_t)0x01)
bogdanm 0:9b334a45a8ff 448 #define IS_SPI_CRC(CRC) (((CRC) == SPI_CRC_Tx) || ((CRC) == SPI_CRC_Rx))
bogdanm 0:9b334a45a8ff 449 /**
bogdanm 0:9b334a45a8ff 450 * @}
bogdanm 0:9b334a45a8ff 451 */
bogdanm 0:9b334a45a8ff 452
bogdanm 0:9b334a45a8ff 453 /** @defgroup SPI_direction_transmit_receive
bogdanm 0:9b334a45a8ff 454 * @{
bogdanm 0:9b334a45a8ff 455 */
bogdanm 0:9b334a45a8ff 456
bogdanm 0:9b334a45a8ff 457 #define SPI_Direction_Rx ((uint16_t)0xBFFF)
bogdanm 0:9b334a45a8ff 458 #define SPI_Direction_Tx ((uint16_t)0x4000)
bogdanm 0:9b334a45a8ff 459 #define IS_SPI_DIRECTION(DIRECTION) (((DIRECTION) == SPI_Direction_Rx) || \
bogdanm 0:9b334a45a8ff 460 ((DIRECTION) == SPI_Direction_Tx))
bogdanm 0:9b334a45a8ff 461 /**
bogdanm 0:9b334a45a8ff 462 * @}
bogdanm 0:9b334a45a8ff 463 */
bogdanm 0:9b334a45a8ff 464
bogdanm 0:9b334a45a8ff 465 /** @defgroup SPI_I2S_interrupts_definition
bogdanm 0:9b334a45a8ff 466 * @{
bogdanm 0:9b334a45a8ff 467 */
bogdanm 0:9b334a45a8ff 468
bogdanm 0:9b334a45a8ff 469 #define SPI_I2S_IT_TXE ((uint8_t)0x71)
bogdanm 0:9b334a45a8ff 470 #define SPI_I2S_IT_RXNE ((uint8_t)0x60)
bogdanm 0:9b334a45a8ff 471 #define SPI_I2S_IT_ERR ((uint8_t)0x50)
bogdanm 0:9b334a45a8ff 472
bogdanm 0:9b334a45a8ff 473 #define IS_SPI_I2S_CONFIG_IT(IT) (((IT) == SPI_I2S_IT_TXE) || \
bogdanm 0:9b334a45a8ff 474 ((IT) == SPI_I2S_IT_RXNE) || \
bogdanm 0:9b334a45a8ff 475 ((IT) == SPI_I2S_IT_ERR))
bogdanm 0:9b334a45a8ff 476
bogdanm 0:9b334a45a8ff 477 #define I2S_IT_UDR ((uint8_t)0x53)
bogdanm 0:9b334a45a8ff 478 #define SPI_IT_MODF ((uint8_t)0x55)
bogdanm 0:9b334a45a8ff 479 #define SPI_I2S_IT_OVR ((uint8_t)0x56)
bogdanm 0:9b334a45a8ff 480 #define SPI_I2S_IT_FRE ((uint8_t)0x58)
bogdanm 0:9b334a45a8ff 481
bogdanm 0:9b334a45a8ff 482 #define IS_SPI_I2S_GET_IT(IT) (((IT) == SPI_I2S_IT_RXNE) || ((IT) == SPI_I2S_IT_TXE) || \
bogdanm 0:9b334a45a8ff 483 ((IT) == SPI_I2S_IT_OVR) || ((IT) == SPI_IT_MODF) || \
bogdanm 0:9b334a45a8ff 484 ((IT) == SPI_I2S_IT_FRE)|| ((IT) == I2S_IT_UDR))
bogdanm 0:9b334a45a8ff 485 /**
bogdanm 0:9b334a45a8ff 486 * @}
bogdanm 0:9b334a45a8ff 487 */
bogdanm 0:9b334a45a8ff 488
bogdanm 0:9b334a45a8ff 489
bogdanm 0:9b334a45a8ff 490 /** @defgroup SPI_transmission_fifo_status_level
bogdanm 0:9b334a45a8ff 491 * @{
bogdanm 0:9b334a45a8ff 492 */
bogdanm 0:9b334a45a8ff 493
bogdanm 0:9b334a45a8ff 494 #define SPI_TransmissionFIFOStatus_Empty ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 495 #define SPI_TransmissionFIFOStatus_1QuarterFull ((uint16_t)0x0800)
bogdanm 0:9b334a45a8ff 496 #define SPI_TransmissionFIFOStatus_HalfFull ((uint16_t)0x1000)
bogdanm 0:9b334a45a8ff 497 #define SPI_TransmissionFIFOStatus_Full ((uint16_t)0x1800)
bogdanm 0:9b334a45a8ff 498
bogdanm 0:9b334a45a8ff 499 /**
bogdanm 0:9b334a45a8ff 500 * @}
bogdanm 0:9b334a45a8ff 501 */
bogdanm 0:9b334a45a8ff 502
bogdanm 0:9b334a45a8ff 503 /** @defgroup SPI_reception_fifo_status_level
bogdanm 0:9b334a45a8ff 504 * @{
bogdanm 0:9b334a45a8ff 505 */
bogdanm 0:9b334a45a8ff 506 #define SPI_ReceptionFIFOStatus_Empty ((uint16_t)0x0000)
bogdanm 0:9b334a45a8ff 507 #define SPI_ReceptionFIFOStatus_1QuarterFull ((uint16_t)0x0200)
bogdanm 0:9b334a45a8ff 508 #define SPI_ReceptionFIFOStatus_HalfFull ((uint16_t)0x0400)
bogdanm 0:9b334a45a8ff 509 #define SPI_ReceptionFIFOStatus_Full ((uint16_t)0x0600)
bogdanm 0:9b334a45a8ff 510
bogdanm 0:9b334a45a8ff 511 /**
bogdanm 0:9b334a45a8ff 512 * @}
bogdanm 0:9b334a45a8ff 513 */
bogdanm 0:9b334a45a8ff 514
bogdanm 0:9b334a45a8ff 515
bogdanm 0:9b334a45a8ff 516 /** @defgroup SPI_I2S_flags_definition
bogdanm 0:9b334a45a8ff 517 * @{
bogdanm 0:9b334a45a8ff 518 */
bogdanm 0:9b334a45a8ff 519
bogdanm 0:9b334a45a8ff 520 #define SPI_I2S_FLAG_RXNE ((uint16_t)0x0001)
bogdanm 0:9b334a45a8ff 521 #define SPI_I2S_FLAG_TXE ((uint16_t)0x0002)
bogdanm 0:9b334a45a8ff 522 #define I2S_FLAG_CHSIDE ((uint16_t)0x0004)
bogdanm 0:9b334a45a8ff 523 #define I2S_FLAG_UDR ((uint16_t)0x0008)
bogdanm 0:9b334a45a8ff 524 #define SPI_FLAG_CRCERR ((uint16_t)0x0010)
bogdanm 0:9b334a45a8ff 525 #define SPI_FLAG_MODF ((uint16_t)0x0020)
bogdanm 0:9b334a45a8ff 526 #define SPI_I2S_FLAG_OVR ((uint16_t)0x0040)
bogdanm 0:9b334a45a8ff 527 #define SPI_I2S_FLAG_BSY ((uint16_t)0x0080)
bogdanm 0:9b334a45a8ff 528 #define SPI_I2S_FLAG_FRE ((uint16_t)0x0100)
bogdanm 0:9b334a45a8ff 529
bogdanm 0:9b334a45a8ff 530
bogdanm 0:9b334a45a8ff 531
bogdanm 0:9b334a45a8ff 532 #define IS_SPI_CLEAR_FLAG(FLAG) (((FLAG) == SPI_FLAG_CRCERR))
bogdanm 0:9b334a45a8ff 533 #define IS_SPI_I2S_GET_FLAG(FLAG) (((FLAG) == SPI_I2S_FLAG_BSY) || ((FLAG) == SPI_I2S_FLAG_OVR) || \
bogdanm 0:9b334a45a8ff 534 ((FLAG) == SPI_FLAG_MODF) || ((FLAG) == SPI_FLAG_CRCERR) || \
bogdanm 0:9b334a45a8ff 535 ((FLAG) == SPI_I2S_FLAG_TXE) || ((FLAG) == SPI_I2S_FLAG_RXNE)|| \
bogdanm 0:9b334a45a8ff 536 ((FLAG) == SPI_I2S_FLAG_FRE)|| ((FLAG) == I2S_FLAG_CHSIDE)|| \
bogdanm 0:9b334a45a8ff 537 ((FLAG) == I2S_FLAG_UDR))
bogdanm 0:9b334a45a8ff 538 /**
bogdanm 0:9b334a45a8ff 539 * @}
bogdanm 0:9b334a45a8ff 540 */
bogdanm 0:9b334a45a8ff 541
bogdanm 0:9b334a45a8ff 542 /** @defgroup SPI_CRC_polynomial
bogdanm 0:9b334a45a8ff 543 * @{
bogdanm 0:9b334a45a8ff 544 */
bogdanm 0:9b334a45a8ff 545
bogdanm 0:9b334a45a8ff 546 #define IS_SPI_CRC_POLYNOMIAL(POLYNOMIAL) ((POLYNOMIAL) >= 0x1)
bogdanm 0:9b334a45a8ff 547 /**
bogdanm 0:9b334a45a8ff 548 * @}
bogdanm 0:9b334a45a8ff 549 */
bogdanm 0:9b334a45a8ff 550
bogdanm 0:9b334a45a8ff 551 /**
bogdanm 0:9b334a45a8ff 552 * @}
bogdanm 0:9b334a45a8ff 553 */
bogdanm 0:9b334a45a8ff 554
bogdanm 0:9b334a45a8ff 555 /* Exported macro ------------------------------------------------------------*/
bogdanm 0:9b334a45a8ff 556 /* Exported functions ------------------------------------------------------- */
bogdanm 0:9b334a45a8ff 557
bogdanm 0:9b334a45a8ff 558 /* Function used to set the SPI configuration to the default reset state*******/
bogdanm 0:9b334a45a8ff 559 void SPI_I2S_DeInit(SPI_TypeDef* SPIx);
bogdanm 0:9b334a45a8ff 560
bogdanm 0:9b334a45a8ff 561 /* Initialization and Configuration functions *********************************/
bogdanm 0:9b334a45a8ff 562 void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct);
bogdanm 0:9b334a45a8ff 563 void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct);
bogdanm 0:9b334a45a8ff 564 void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct);
bogdanm 0:9b334a45a8ff 565 void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct);
bogdanm 0:9b334a45a8ff 566 void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState);
bogdanm 0:9b334a45a8ff 567 void SPI_NSSPulseModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState);
bogdanm 0:9b334a45a8ff 568 void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);
bogdanm 0:9b334a45a8ff 569 void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);
bogdanm 0:9b334a45a8ff 570 void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize);
bogdanm 0:9b334a45a8ff 571 void SPI_RxFIFOThresholdConfig(SPI_TypeDef* SPIx, uint16_t SPI_RxFIFOThreshold);
bogdanm 0:9b334a45a8ff 572 void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction);
bogdanm 0:9b334a45a8ff 573 void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft);
bogdanm 0:9b334a45a8ff 574 void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState);
bogdanm 0:9b334a45a8ff 575 void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct);
bogdanm 0:9b334a45a8ff 576
bogdanm 0:9b334a45a8ff 577 /* Data transfers functions ***************************************************/
bogdanm 0:9b334a45a8ff 578 void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data);
bogdanm 0:9b334a45a8ff 579 void SPI_I2S_SendData16(SPI_TypeDef* SPIx, uint16_t Data);
bogdanm 0:9b334a45a8ff 580 uint8_t SPI_ReceiveData8(SPI_TypeDef* SPIx);
bogdanm 0:9b334a45a8ff 581 uint16_t SPI_I2S_ReceiveData16(SPI_TypeDef* SPIx);
bogdanm 0:9b334a45a8ff 582
bogdanm 0:9b334a45a8ff 583 /* Hardware CRC Calculation functions *****************************************/
bogdanm 0:9b334a45a8ff 584 void SPI_CRCLengthConfig(SPI_TypeDef* SPIx, uint16_t SPI_CRCLength);
bogdanm 0:9b334a45a8ff 585 void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState);
bogdanm 0:9b334a45a8ff 586 void SPI_TransmitCRC(SPI_TypeDef* SPIx);
bogdanm 0:9b334a45a8ff 587 uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC);
bogdanm 0:9b334a45a8ff 588 uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx);
bogdanm 0:9b334a45a8ff 589
bogdanm 0:9b334a45a8ff 590 /* DMA transfers management functions *****************************************/
bogdanm 0:9b334a45a8ff 591 void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState);
bogdanm 0:9b334a45a8ff 592 void SPI_LastDMATransferCmd(SPI_TypeDef* SPIx, uint16_t SPI_LastDMATransfer);
bogdanm 0:9b334a45a8ff 593
bogdanm 0:9b334a45a8ff 594 /* Interrupts and flags management functions **********************************/
bogdanm 0:9b334a45a8ff 595 void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState);
bogdanm 0:9b334a45a8ff 596 uint16_t SPI_GetTransmissionFIFOStatus(SPI_TypeDef* SPIx);
bogdanm 0:9b334a45a8ff 597 uint16_t SPI_GetReceptionFIFOStatus(SPI_TypeDef* SPIx);
bogdanm 0:9b334a45a8ff 598 FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
bogdanm 0:9b334a45a8ff 599 void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
bogdanm 0:9b334a45a8ff 600 ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
bogdanm 0:9b334a45a8ff 601
bogdanm 0:9b334a45a8ff 602 #ifdef __cplusplus
bogdanm 0:9b334a45a8ff 603 }
bogdanm 0:9b334a45a8ff 604 #endif
bogdanm 0:9b334a45a8ff 605
bogdanm 0:9b334a45a8ff 606 #endif /*__STM32F30x_SPI_H */
bogdanm 0:9b334a45a8ff 607
bogdanm 0:9b334a45a8ff 608 /**
bogdanm 0:9b334a45a8ff 609 * @}
bogdanm 0:9b334a45a8ff 610 */
bogdanm 0:9b334a45a8ff 611
bogdanm 0:9b334a45a8ff 612 /**
bogdanm 0:9b334a45a8ff 613 * @}
bogdanm 0:9b334a45a8ff 614 */
bogdanm 0:9b334a45a8ff 615
bogdanm 0:9b334a45a8ff 616 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/