Iftikhar Aziz / mbed-dev

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Dependents:   LSS_Rev_1

Fork of mbed-dev by Umar Naeem

targets/TARGET_Maxim/TARGET_MAX32620/device/owm_regs.h@166:33361e55dd8c, 2017-08-23 (annotated)

Committer:
iftaziz
Date:
Wed Aug 23 10:32:38 2017 +0000
Revision:
166:33361e55dd8c
Parent:
149:156823d33999 
r1

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 144:ef7eb2e8f9f7 1 /*******************************************************************************
<> 144:ef7eb2e8f9f7 2 * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.
<> 144:ef7eb2e8f9f7 3 *
<> 144:ef7eb2e8f9f7 4 * Permission is hereby granted, free of charge, to any person obtaining a
<> 144:ef7eb2e8f9f7 5 * copy of this software and associated documentation files (the "Software"),
<> 144:ef7eb2e8f9f7 6 * to deal in the Software without restriction, including without limitation
<> 144:ef7eb2e8f9f7 7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<> 144:ef7eb2e8f9f7 8 * and/or sell copies of the Software, and to permit persons to whom the
<> 144:ef7eb2e8f9f7 9 * Software is furnished to do so, subject to the following conditions:
<> 144:ef7eb2e8f9f7 10 *
<> 144:ef7eb2e8f9f7 11 * The above copyright notice and this permission notice shall be included
<> 144:ef7eb2e8f9f7 12 * in all copies or substantial portions of the Software.
<> 144:ef7eb2e8f9f7 13 *
<> 144:ef7eb2e8f9f7 14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
<> 144:ef7eb2e8f9f7 15 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
<> 144:ef7eb2e8f9f7 16 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
<> 144:ef7eb2e8f9f7 17 * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES
<> 144:ef7eb2e8f9f7 18 * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<> 144:ef7eb2e8f9f7 19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<> 144:ef7eb2e8f9f7 20 * OTHER DEALINGS IN THE SOFTWARE.
<> 144:ef7eb2e8f9f7 21 *
<> 144:ef7eb2e8f9f7 22 * Except as contained in this notice, the name of Maxim Integrated
<> 144:ef7eb2e8f9f7 23 * Products, Inc. shall not be used except as stated in the Maxim Integrated
<> 144:ef7eb2e8f9f7 24 * Products, Inc. Branding Policy.
<> 144:ef7eb2e8f9f7 25 *
<> 144:ef7eb2e8f9f7 26 * The mere transfer of this software does not imply any licenses
<> 144:ef7eb2e8f9f7 27 * of trade secrets, proprietary technology, copyrights, patents,
<> 144:ef7eb2e8f9f7 28 * trademarks, maskwork rights, or any other form of intellectual
<> 144:ef7eb2e8f9f7 29 * property whatsoever. Maxim Integrated Products, Inc. retains all
<> 144:ef7eb2e8f9f7 30 * ownership rights.
<> 144:ef7eb2e8f9f7 31 *******************************************************************************
<> 144:ef7eb2e8f9f7 32 */
<> 144:ef7eb2e8f9f7 33
<> 144:ef7eb2e8f9f7 34 #ifndef _MXC_OWM_REGS_H_
<> 144:ef7eb2e8f9f7 35 #define _MXC_OWM_REGS_H_
<> 144:ef7eb2e8f9f7 36
<> 144:ef7eb2e8f9f7 37 #ifdef __cplusplus
<> 144:ef7eb2e8f9f7 38 extern "C" {
<> 144:ef7eb2e8f9f7 39 #endif
<> 144:ef7eb2e8f9f7 40
<> 144:ef7eb2e8f9f7 41 #include <stdint.h>
<> 144:ef7eb2e8f9f7 42
<> 144:ef7eb2e8f9f7 43 /*
<> 144:ef7eb2e8f9f7 44 If types are not defined elsewhere (CMSIS) define them here
<> 144:ef7eb2e8f9f7 45 */
<> 144:ef7eb2e8f9f7 46 #ifndef __IO
<> 144:ef7eb2e8f9f7 47 #define __IO volatile
<> 144:ef7eb2e8f9f7 48 #endif
<> 144:ef7eb2e8f9f7 49 #ifndef __I
<> 144:ef7eb2e8f9f7 50 #define __I volatile const
<> 144:ef7eb2e8f9f7 51 #endif
<> 144:ef7eb2e8f9f7 52 #ifndef __O
<> 144:ef7eb2e8f9f7 53 #define __O volatile
<> 144:ef7eb2e8f9f7 54 #endif
<> 144:ef7eb2e8f9f7 55
<> 144:ef7eb2e8f9f7 56
<> 144:ef7eb2e8f9f7 57 /*
<> 144:ef7eb2e8f9f7 58 Typedefed structure(s) for module registers (per instance or section) with direct 32-bit
<> 144:ef7eb2e8f9f7 59 access to each register in module.
<> 144:ef7eb2e8f9f7 60 */
<> 144:ef7eb2e8f9f7 61
<> 144:ef7eb2e8f9f7 62 /* Offset Register Description
<> 144:ef7eb2e8f9f7 63 ============= ============================================================================ */
<> 144:ef7eb2e8f9f7 64 typedef struct {
<> 144:ef7eb2e8f9f7 65 __IO uint32_t cfg; /* 0x0000 1-Wire Master Configuration */
<> 144:ef7eb2e8f9f7 66 __IO uint32_t clk_div_1us; /* 0x0004 1-Wire Master Clock Divisor */
<> 144:ef7eb2e8f9f7 67 __IO uint32_t ctrl_stat; /* 0x0008 1-Wire Master Control/Status */
<> 144:ef7eb2e8f9f7 68 __IO uint32_t data; /* 0x000C 1-Wire Master Data Buffer */
<> 144:ef7eb2e8f9f7 69 __IO uint32_t intfl; /* 0x0010 1-Wire Master Interrupt Flags */
<> 144:ef7eb2e8f9f7 70 __IO uint32_t inten; /* 0x0014 1-Wire Master Interrupt Enables */
<> 144:ef7eb2e8f9f7 71 } mxc_owm_regs_t;
<> 144:ef7eb2e8f9f7 72
<> 144:ef7eb2e8f9f7 73
<> 144:ef7eb2e8f9f7 74 /*
<> 144:ef7eb2e8f9f7 75 Register offsets for module OWM.
<> 144:ef7eb2e8f9f7 76 */
<> 144:ef7eb2e8f9f7 77
<> 144:ef7eb2e8f9f7 78 #define MXC_R_OWM_OFFS_CFG ((uint32_t)0x00000000UL)
<> 144:ef7eb2e8f9f7 79 #define MXC_R_OWM_OFFS_CLK_DIV_1US ((uint32_t)0x00000004UL)
<> 144:ef7eb2e8f9f7 80 #define MXC_R_OWM_OFFS_CTRL_STAT ((uint32_t)0x00000008UL)
<> 144:ef7eb2e8f9f7 81 #define MXC_R_OWM_OFFS_DATA ((uint32_t)0x0000000CUL)
<> 144:ef7eb2e8f9f7 82 #define MXC_R_OWM_OFFS_INTFL ((uint32_t)0x00000010UL)
<> 144:ef7eb2e8f9f7 83 #define MXC_R_OWM_OFFS_INTEN ((uint32_t)0x00000014UL)
<> 144:ef7eb2e8f9f7 84
<> 144:ef7eb2e8f9f7 85
<> 144:ef7eb2e8f9f7 86 /*
<> 144:ef7eb2e8f9f7 87 Field positions and masks for module OWM.
<> 144:ef7eb2e8f9f7 88 */
<> 144:ef7eb2e8f9f7 89
<> 144:ef7eb2e8f9f7 90 #define MXC_F_OWM_CFG_LONG_LINE_MODE_POS 0
<> 144:ef7eb2e8f9f7 91 #define MXC_F_OWM_CFG_LONG_LINE_MODE ((uint32_t)(0x00000001UL << MXC_F_OWM_CFG_LONG_LINE_MODE_POS))
<> 144:ef7eb2e8f9f7 92 #define MXC_F_OWM_CFG_FORCE_PRES_DET_POS 1
<> 144:ef7eb2e8f9f7 93 #define MXC_F_OWM_CFG_FORCE_PRES_DET ((uint32_t)(0x00000001UL << MXC_F_OWM_CFG_FORCE_PRES_DET_POS))
<> 144:ef7eb2e8f9f7 94 #define MXC_F_OWM_CFG_BIT_BANG_EN_POS 2
<> 144:ef7eb2e8f9f7 95 #define MXC_F_OWM_CFG_BIT_BANG_EN ((uint32_t)(0x00000001UL << MXC_F_OWM_CFG_BIT_BANG_EN_POS))
<> 144:ef7eb2e8f9f7 96 #define MXC_F_OWM_CFG_EXT_PULLUP_MODE_POS 3
<> 144:ef7eb2e8f9f7 97 #define MXC_F_OWM_CFG_EXT_PULLUP_MODE ((uint32_t)(0x00000001UL << MXC_F_OWM_CFG_EXT_PULLUP_MODE_POS))
<> 144:ef7eb2e8f9f7 98 #define MXC_F_OWM_CFG_EXT_PULLUP_ENABLE_POS 4
<> 144:ef7eb2e8f9f7 99 #define MXC_F_OWM_CFG_EXT_PULLUP_ENABLE ((uint32_t)(0x00000001UL << MXC_F_OWM_CFG_EXT_PULLUP_ENABLE_POS))
<> 144:ef7eb2e8f9f7 100 #define MXC_F_OWM_CFG_SINGLE_BIT_MODE_POS 5
<> 144:ef7eb2e8f9f7 101 #define MXC_F_OWM_CFG_SINGLE_BIT_MODE ((uint32_t)(0x00000001UL << MXC_F_OWM_CFG_SINGLE_BIT_MODE_POS))
<> 144:ef7eb2e8f9f7 102 #define MXC_F_OWM_CFG_OVERDRIVE_POS 6
<> 144:ef7eb2e8f9f7 103 #define MXC_F_OWM_CFG_OVERDRIVE ((uint32_t)(0x00000001UL << MXC_F_OWM_CFG_OVERDRIVE_POS))
<> 144:ef7eb2e8f9f7 104 #define MXC_F_OWM_CFG_INT_PULLUP_ENABLE_POS 7
<> 144:ef7eb2e8f9f7 105 #define MXC_F_OWM_CFG_INT_PULLUP_ENABLE ((uint32_t)(0x00000001UL << MXC_F_OWM_CFG_INT_PULLUP_ENABLE_POS))
<> 144:ef7eb2e8f9f7 106
<> 144:ef7eb2e8f9f7 107 #define MXC_F_OWM_CLK_DIV_1US_DIVISOR_POS 0
<> 144:ef7eb2e8f9f7 108 #define MXC_F_OWM_CLK_DIV_1US_DIVISOR ((uint32_t)(0x000000FFUL << MXC_F_OWM_CLK_DIV_1US_DIVISOR_POS))
<> 144:ef7eb2e8f9f7 109
<> 144:ef7eb2e8f9f7 110 #define MXC_F_OWM_CTRL_STAT_START_OW_RESET_POS 0
<> 144:ef7eb2e8f9f7 111 #define MXC_F_OWM_CTRL_STAT_START_OW_RESET ((uint32_t)(0x00000001UL << MXC_F_OWM_CTRL_STAT_START_OW_RESET_POS))
<> 144:ef7eb2e8f9f7 112 #define MXC_F_OWM_CTRL_STAT_SRA_MODE_POS 1
<> 144:ef7eb2e8f9f7 113 #define MXC_F_OWM_CTRL_STAT_SRA_MODE ((uint32_t)(0x00000001UL << MXC_F_OWM_CTRL_STAT_SRA_MODE_POS))
<> 144:ef7eb2e8f9f7 114 #define MXC_F_OWM_CTRL_STAT_BIT_BANG_OE_POS 2
<> 144:ef7eb2e8f9f7 115 #define MXC_F_OWM_CTRL_STAT_BIT_BANG_OE ((uint32_t)(0x00000001UL << MXC_F_OWM_CTRL_STAT_BIT_BANG_OE_POS))
<> 144:ef7eb2e8f9f7 116 #define MXC_F_OWM_CTRL_STAT_OW_INPUT_POS 3
<> 144:ef7eb2e8f9f7 117 #define MXC_F_OWM_CTRL_STAT_OW_INPUT ((uint32_t)(0x00000001UL << MXC_F_OWM_CTRL_STAT_OW_INPUT_POS))
<> 144:ef7eb2e8f9f7 118 #define MXC_F_OWM_CTRL_STAT_PRESENCE_DETECT_POS 7
<> 144:ef7eb2e8f9f7 119 #define MXC_F_OWM_CTRL_STAT_PRESENCE_DETECT ((uint32_t)(0x00000001UL << MXC_F_OWM_CTRL_STAT_PRESENCE_DETECT_POS))
<> 144:ef7eb2e8f9f7 120
<> 144:ef7eb2e8f9f7 121 #define MXC_F_OWM_DATA_TX_RX_POS 0
<> 144:ef7eb2e8f9f7 122 #define MXC_F_OWM_DATA_TX_RX ((uint32_t)(0x000000FFUL << MXC_F_OWM_DATA_TX_RX_POS))
<> 144:ef7eb2e8f9f7 123
<> 144:ef7eb2e8f9f7 124 #define MXC_F_OWM_INTFL_OW_RESET_DONE_POS 0
<> 144:ef7eb2e8f9f7 125 #define MXC_F_OWM_INTFL_OW_RESET_DONE ((uint32_t)(0x00000001UL << MXC_F_OWM_INTFL_OW_RESET_DONE_POS))
<> 144:ef7eb2e8f9f7 126 #define MXC_F_OWM_INTFL_TX_DATA_EMPTY_POS 1
<> 144:ef7eb2e8f9f7 127 #define MXC_F_OWM_INTFL_TX_DATA_EMPTY ((uint32_t)(0x00000001UL << MXC_F_OWM_INTFL_TX_DATA_EMPTY_POS))
<> 144:ef7eb2e8f9f7 128 #define MXC_F_OWM_INTFL_RX_DATA_READY_POS 2
<> 144:ef7eb2e8f9f7 129 #define MXC_F_OWM_INTFL_RX_DATA_READY ((uint32_t)(0x00000001UL << MXC_F_OWM_INTFL_RX_DATA_READY_POS))
<> 144:ef7eb2e8f9f7 130 #define MXC_F_OWM_INTFL_LINE_SHORT_POS 3
<> 144:ef7eb2e8f9f7 131 #define MXC_F_OWM_INTFL_LINE_SHORT ((uint32_t)(0x00000001UL << MXC_F_OWM_INTFL_LINE_SHORT_POS))
<> 144:ef7eb2e8f9f7 132 #define MXC_F_OWM_INTFL_LINE_LOW_POS 4
<> 144:ef7eb2e8f9f7 133 #define MXC_F_OWM_INTFL_LINE_LOW ((uint32_t)(0x00000001UL << MXC_F_OWM_INTFL_LINE_LOW_POS))
<> 144:ef7eb2e8f9f7 134
<> 144:ef7eb2e8f9f7 135 #define MXC_F_OWM_INTEN_OW_RESET_DONE_POS 0
<> 144:ef7eb2e8f9f7 136 #define MXC_F_OWM_INTEN_OW_RESET_DONE ((uint32_t)(0x00000001UL << MXC_F_OWM_INTEN_OW_RESET_DONE_POS))
<> 144:ef7eb2e8f9f7 137 #define MXC_F_OWM_INTEN_TX_DATA_EMPTY_POS 1
<> 144:ef7eb2e8f9f7 138 #define MXC_F_OWM_INTEN_TX_DATA_EMPTY ((uint32_t)(0x00000001UL << MXC_F_OWM_INTEN_TX_DATA_EMPTY_POS))
<> 144:ef7eb2e8f9f7 139 #define MXC_F_OWM_INTEN_RX_DATA_READY_POS 2
<> 144:ef7eb2e8f9f7 140 #define MXC_F_OWM_INTEN_RX_DATA_READY ((uint32_t)(0x00000001UL << MXC_F_OWM_INTEN_RX_DATA_READY_POS))
<> 144:ef7eb2e8f9f7 141 #define MXC_F_OWM_INTEN_LINE_SHORT_POS 3
<> 144:ef7eb2e8f9f7 142 #define MXC_F_OWM_INTEN_LINE_SHORT ((uint32_t)(0x00000001UL << MXC_F_OWM_INTEN_LINE_SHORT_POS))
<> 144:ef7eb2e8f9f7 143 #define MXC_F_OWM_INTEN_LINE_LOW_POS 4
<> 144:ef7eb2e8f9f7 144 #define MXC_F_OWM_INTEN_LINE_LOW ((uint32_t)(0x00000001UL << MXC_F_OWM_INTEN_LINE_LOW_POS))
<> 144:ef7eb2e8f9f7 145
<> 144:ef7eb2e8f9f7 146
<> 144:ef7eb2e8f9f7 147
<> 144:ef7eb2e8f9f7 148 #ifdef __cplusplus
<> 144:ef7eb2e8f9f7 149 }
<> 144:ef7eb2e8f9f7 150 #endif
<> 144:ef7eb2e8f9f7 151
<> 144:ef7eb2e8f9f7 152 #endif /* _MXC_OWM_REGS_H_ */
<> 144:ef7eb2e8f9f7 153