Fawwaz Nadzmy / mbed-STM

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of mbed-dev by mbed official

targets/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFM32PG/device/efm32pg1b_i2c.h@150:02e0a0aed4ec, 2016-11-08 (annotated)

Committer:
<>
Date:
Tue Nov 08 17:45:16 2016 +0000
Revision:
150:02e0a0aed4ec
This updates the lib to the mbed lib v129

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 150:02e0a0aed4ec 1 /**************************************************************************//**
<> 150:02e0a0aed4ec 2 * @file efm32pg1b_i2c.h
<> 150:02e0a0aed4ec 3 * @brief EFM32PG1B_I2C register and bit field definitions
<> 150:02e0a0aed4ec 4 * @version 5.0.0
<> 150:02e0a0aed4ec 5 ******************************************************************************
<> 150:02e0a0aed4ec 6 * @section License
<> 150:02e0a0aed4ec 7 * <b>Copyright 2016 Silicon Laboratories, Inc. http://www.silabs.com</b>
<> 150:02e0a0aed4ec 8 ******************************************************************************
<> 150:02e0a0aed4ec 9 *
<> 150:02e0a0aed4ec 10 * Permission is granted to anyone to use this software for any purpose,
<> 150:02e0a0aed4ec 11 * including commercial applications, and to alter it and redistribute it
<> 150:02e0a0aed4ec 12 * freely, subject to the following restrictions:
<> 150:02e0a0aed4ec 13 *
<> 150:02e0a0aed4ec 14 * 1. The origin of this software must not be misrepresented; you must not
<> 150:02e0a0aed4ec 15 * claim that you wrote the original software.@n
<> 150:02e0a0aed4ec 16 * 2. Altered source versions must be plainly marked as such, and must not be
<> 150:02e0a0aed4ec 17 * misrepresented as being the original software.@n
<> 150:02e0a0aed4ec 18 * 3. This notice may not be removed or altered from any source distribution.
<> 150:02e0a0aed4ec 19 *
<> 150:02e0a0aed4ec 20 * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc.
<> 150:02e0a0aed4ec 21 * has no obligation to support this Software. Silicon Laboratories, Inc. is
<> 150:02e0a0aed4ec 22 * providing the Software "AS IS", with no express or implied warranties of any
<> 150:02e0a0aed4ec 23 * kind, including, but not limited to, any implied warranties of
<> 150:02e0a0aed4ec 24 * merchantability or fitness for any particular purpose or warranties against
<> 150:02e0a0aed4ec 25 * infringement of any proprietary rights of a third party.
<> 150:02e0a0aed4ec 26 *
<> 150:02e0a0aed4ec 27 * Silicon Laboratories, Inc. will not be liable for any consequential,
<> 150:02e0a0aed4ec 28 * incidental, or special damages, or any other relief, or for any claim by
<> 150:02e0a0aed4ec 29 * any third party, arising from your use of this Software.
<> 150:02e0a0aed4ec 30 *
<> 150:02e0a0aed4ec 31 *****************************************************************************/
<> 150:02e0a0aed4ec 32 /**************************************************************************//**
<> 150:02e0a0aed4ec 33 * @addtogroup Parts
<> 150:02e0a0aed4ec 34 * @{
<> 150:02e0a0aed4ec 35 ******************************************************************************/
<> 150:02e0a0aed4ec 36 /**************************************************************************//**
<> 150:02e0a0aed4ec 37 * @defgroup EFM32PG1B_I2C
<> 150:02e0a0aed4ec 38 * @{
<> 150:02e0a0aed4ec 39 * @brief EFM32PG1B_I2C Register Declaration
<> 150:02e0a0aed4ec 40 *****************************************************************************/
<> 150:02e0a0aed4ec 41 typedef struct
<> 150:02e0a0aed4ec 42 {
<> 150:02e0a0aed4ec 43 __IOM uint32_t CTRL; /**< Control Register */
<> 150:02e0a0aed4ec 44 __IOM uint32_t CMD; /**< Command Register */
<> 150:02e0a0aed4ec 45 __IM uint32_t STATE; /**< State Register */
<> 150:02e0a0aed4ec 46 __IM uint32_t STATUS; /**< Status Register */
<> 150:02e0a0aed4ec 47 __IOM uint32_t CLKDIV; /**< Clock Division Register */
<> 150:02e0a0aed4ec 48 __IOM uint32_t SADDR; /**< Slave Address Register */
<> 150:02e0a0aed4ec 49 __IOM uint32_t SADDRMASK; /**< Slave Address Mask Register */
<> 150:02e0a0aed4ec 50 __IM uint32_t RXDATA; /**< Receive Buffer Data Register */
<> 150:02e0a0aed4ec 51 __IM uint32_t RXDOUBLE; /**< Receive Buffer Double Data Register */
<> 150:02e0a0aed4ec 52 __IM uint32_t RXDATAP; /**< Receive Buffer Data Peek Register */
<> 150:02e0a0aed4ec 53 __IM uint32_t RXDOUBLEP; /**< Receive Buffer Double Data Peek Register */
<> 150:02e0a0aed4ec 54 __IOM uint32_t TXDATA; /**< Transmit Buffer Data Register */
<> 150:02e0a0aed4ec 55 __IOM uint32_t TXDOUBLE; /**< Transmit Buffer Double Data Register */
<> 150:02e0a0aed4ec 56 __IM uint32_t IF; /**< Interrupt Flag Register */
<> 150:02e0a0aed4ec 57 __IOM uint32_t IFS; /**< Interrupt Flag Set Register */
<> 150:02e0a0aed4ec 58 __IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
<> 150:02e0a0aed4ec 59 __IOM uint32_t IEN; /**< Interrupt Enable Register */
<> 150:02e0a0aed4ec 60 __IOM uint32_t ROUTEPEN; /**< I/O Routing Pin Enable Register */
<> 150:02e0a0aed4ec 61 __IOM uint32_t ROUTELOC0; /**< I/O Routing Location Register */
<> 150:02e0a0aed4ec 62 } I2C_TypeDef; /** @} */
<> 150:02e0a0aed4ec 63
<> 150:02e0a0aed4ec 64 /**************************************************************************//**
<> 150:02e0a0aed4ec 65 * @defgroup EFM32PG1B_I2C_BitFields
<> 150:02e0a0aed4ec 66 * @{
<> 150:02e0a0aed4ec 67 *****************************************************************************/
<> 150:02e0a0aed4ec 68
<> 150:02e0a0aed4ec 69 /* Bit fields for I2C CTRL */
<> 150:02e0a0aed4ec 70 #define _I2C_CTRL_RESETVALUE 0x00000000UL /**< Default value for I2C_CTRL */
<> 150:02e0a0aed4ec 71 #define _I2C_CTRL_MASK 0x0007B3FFUL /**< Mask for I2C_CTRL */
<> 150:02e0a0aed4ec 72 #define I2C_CTRL_EN (0x1UL << 0) /**< I2C Enable */
<> 150:02e0a0aed4ec 73 #define _I2C_CTRL_EN_SHIFT 0 /**< Shift value for I2C_EN */
<> 150:02e0a0aed4ec 74 #define _I2C_CTRL_EN_MASK 0x1UL /**< Bit mask for I2C_EN */
<> 150:02e0a0aed4ec 75 #define _I2C_CTRL_EN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 76 #define I2C_CTRL_EN_DEFAULT (_I2C_CTRL_EN_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 77 #define I2C_CTRL_SLAVE (0x1UL << 1) /**< Addressable as Slave */
<> 150:02e0a0aed4ec 78 #define _I2C_CTRL_SLAVE_SHIFT 1 /**< Shift value for I2C_SLAVE */
<> 150:02e0a0aed4ec 79 #define _I2C_CTRL_SLAVE_MASK 0x2UL /**< Bit mask for I2C_SLAVE */
<> 150:02e0a0aed4ec 80 #define _I2C_CTRL_SLAVE_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 81 #define I2C_CTRL_SLAVE_DEFAULT (_I2C_CTRL_SLAVE_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 82 #define I2C_CTRL_AUTOACK (0x1UL << 2) /**< Automatic Acknowledge */
<> 150:02e0a0aed4ec 83 #define _I2C_CTRL_AUTOACK_SHIFT 2 /**< Shift value for I2C_AUTOACK */
<> 150:02e0a0aed4ec 84 #define _I2C_CTRL_AUTOACK_MASK 0x4UL /**< Bit mask for I2C_AUTOACK */
<> 150:02e0a0aed4ec 85 #define _I2C_CTRL_AUTOACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 86 #define I2C_CTRL_AUTOACK_DEFAULT (_I2C_CTRL_AUTOACK_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 87 #define I2C_CTRL_AUTOSE (0x1UL << 3) /**< Automatic STOP when Empty */
<> 150:02e0a0aed4ec 88 #define _I2C_CTRL_AUTOSE_SHIFT 3 /**< Shift value for I2C_AUTOSE */
<> 150:02e0a0aed4ec 89 #define _I2C_CTRL_AUTOSE_MASK 0x8UL /**< Bit mask for I2C_AUTOSE */
<> 150:02e0a0aed4ec 90 #define _I2C_CTRL_AUTOSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 91 #define I2C_CTRL_AUTOSE_DEFAULT (_I2C_CTRL_AUTOSE_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 92 #define I2C_CTRL_AUTOSN (0x1UL << 4) /**< Automatic STOP on NACK */
<> 150:02e0a0aed4ec 93 #define _I2C_CTRL_AUTOSN_SHIFT 4 /**< Shift value for I2C_AUTOSN */
<> 150:02e0a0aed4ec 94 #define _I2C_CTRL_AUTOSN_MASK 0x10UL /**< Bit mask for I2C_AUTOSN */
<> 150:02e0a0aed4ec 95 #define _I2C_CTRL_AUTOSN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 96 #define I2C_CTRL_AUTOSN_DEFAULT (_I2C_CTRL_AUTOSN_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 97 #define I2C_CTRL_ARBDIS (0x1UL << 5) /**< Arbitration Disable */
<> 150:02e0a0aed4ec 98 #define _I2C_CTRL_ARBDIS_SHIFT 5 /**< Shift value for I2C_ARBDIS */
<> 150:02e0a0aed4ec 99 #define _I2C_CTRL_ARBDIS_MASK 0x20UL /**< Bit mask for I2C_ARBDIS */
<> 150:02e0a0aed4ec 100 #define _I2C_CTRL_ARBDIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 101 #define I2C_CTRL_ARBDIS_DEFAULT (_I2C_CTRL_ARBDIS_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 102 #define I2C_CTRL_GCAMEN (0x1UL << 6) /**< General Call Address Match Enable */
<> 150:02e0a0aed4ec 103 #define _I2C_CTRL_GCAMEN_SHIFT 6 /**< Shift value for I2C_GCAMEN */
<> 150:02e0a0aed4ec 104 #define _I2C_CTRL_GCAMEN_MASK 0x40UL /**< Bit mask for I2C_GCAMEN */
<> 150:02e0a0aed4ec 105 #define _I2C_CTRL_GCAMEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 106 #define I2C_CTRL_GCAMEN_DEFAULT (_I2C_CTRL_GCAMEN_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 107 #define I2C_CTRL_TXBIL (0x1UL << 7) /**< TX Buffer Interrupt Level */
<> 150:02e0a0aed4ec 108 #define _I2C_CTRL_TXBIL_SHIFT 7 /**< Shift value for I2C_TXBIL */
<> 150:02e0a0aed4ec 109 #define _I2C_CTRL_TXBIL_MASK 0x80UL /**< Bit mask for I2C_TXBIL */
<> 150:02e0a0aed4ec 110 #define _I2C_CTRL_TXBIL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 111 #define _I2C_CTRL_TXBIL_EMPTY 0x00000000UL /**< Mode EMPTY for I2C_CTRL */
<> 150:02e0a0aed4ec 112 #define _I2C_CTRL_TXBIL_HALFFULL 0x00000001UL /**< Mode HALFFULL for I2C_CTRL */
<> 150:02e0a0aed4ec 113 #define I2C_CTRL_TXBIL_DEFAULT (_I2C_CTRL_TXBIL_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 114 #define I2C_CTRL_TXBIL_EMPTY (_I2C_CTRL_TXBIL_EMPTY << 7) /**< Shifted mode EMPTY for I2C_CTRL */
<> 150:02e0a0aed4ec 115 #define I2C_CTRL_TXBIL_HALFFULL (_I2C_CTRL_TXBIL_HALFFULL << 7) /**< Shifted mode HALFFULL for I2C_CTRL */
<> 150:02e0a0aed4ec 116 #define _I2C_CTRL_CLHR_SHIFT 8 /**< Shift value for I2C_CLHR */
<> 150:02e0a0aed4ec 117 #define _I2C_CTRL_CLHR_MASK 0x300UL /**< Bit mask for I2C_CLHR */
<> 150:02e0a0aed4ec 118 #define _I2C_CTRL_CLHR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 119 #define _I2C_CTRL_CLHR_STANDARD 0x00000000UL /**< Mode STANDARD for I2C_CTRL */
<> 150:02e0a0aed4ec 120 #define _I2C_CTRL_CLHR_ASYMMETRIC 0x00000001UL /**< Mode ASYMMETRIC for I2C_CTRL */
<> 150:02e0a0aed4ec 121 #define _I2C_CTRL_CLHR_FAST 0x00000002UL /**< Mode FAST for I2C_CTRL */
<> 150:02e0a0aed4ec 122 #define I2C_CTRL_CLHR_DEFAULT (_I2C_CTRL_CLHR_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 123 #define I2C_CTRL_CLHR_STANDARD (_I2C_CTRL_CLHR_STANDARD << 8) /**< Shifted mode STANDARD for I2C_CTRL */
<> 150:02e0a0aed4ec 124 #define I2C_CTRL_CLHR_ASYMMETRIC (_I2C_CTRL_CLHR_ASYMMETRIC << 8) /**< Shifted mode ASYMMETRIC for I2C_CTRL */
<> 150:02e0a0aed4ec 125 #define I2C_CTRL_CLHR_FAST (_I2C_CTRL_CLHR_FAST << 8) /**< Shifted mode FAST for I2C_CTRL */
<> 150:02e0a0aed4ec 126 #define _I2C_CTRL_BITO_SHIFT 12 /**< Shift value for I2C_BITO */
<> 150:02e0a0aed4ec 127 #define _I2C_CTRL_BITO_MASK 0x3000UL /**< Bit mask for I2C_BITO */
<> 150:02e0a0aed4ec 128 #define _I2C_CTRL_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 129 #define _I2C_CTRL_BITO_OFF 0x00000000UL /**< Mode OFF for I2C_CTRL */
<> 150:02e0a0aed4ec 130 #define _I2C_CTRL_BITO_40PCC 0x00000001UL /**< Mode 40PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 131 #define _I2C_CTRL_BITO_80PCC 0x00000002UL /**< Mode 80PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 132 #define _I2C_CTRL_BITO_160PCC 0x00000003UL /**< Mode 160PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 133 #define I2C_CTRL_BITO_DEFAULT (_I2C_CTRL_BITO_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 134 #define I2C_CTRL_BITO_OFF (_I2C_CTRL_BITO_OFF << 12) /**< Shifted mode OFF for I2C_CTRL */
<> 150:02e0a0aed4ec 135 #define I2C_CTRL_BITO_40PCC (_I2C_CTRL_BITO_40PCC << 12) /**< Shifted mode 40PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 136 #define I2C_CTRL_BITO_80PCC (_I2C_CTRL_BITO_80PCC << 12) /**< Shifted mode 80PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 137 #define I2C_CTRL_BITO_160PCC (_I2C_CTRL_BITO_160PCC << 12) /**< Shifted mode 160PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 138 #define I2C_CTRL_GIBITO (0x1UL << 15) /**< Go Idle on Bus Idle Timeout */
<> 150:02e0a0aed4ec 139 #define _I2C_CTRL_GIBITO_SHIFT 15 /**< Shift value for I2C_GIBITO */
<> 150:02e0a0aed4ec 140 #define _I2C_CTRL_GIBITO_MASK 0x8000UL /**< Bit mask for I2C_GIBITO */
<> 150:02e0a0aed4ec 141 #define _I2C_CTRL_GIBITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 142 #define I2C_CTRL_GIBITO_DEFAULT (_I2C_CTRL_GIBITO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 143 #define _I2C_CTRL_CLTO_SHIFT 16 /**< Shift value for I2C_CLTO */
<> 150:02e0a0aed4ec 144 #define _I2C_CTRL_CLTO_MASK 0x70000UL /**< Bit mask for I2C_CLTO */
<> 150:02e0a0aed4ec 145 #define _I2C_CTRL_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 146 #define _I2C_CTRL_CLTO_OFF 0x00000000UL /**< Mode OFF for I2C_CTRL */
<> 150:02e0a0aed4ec 147 #define _I2C_CTRL_CLTO_40PCC 0x00000001UL /**< Mode 40PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 148 #define _I2C_CTRL_CLTO_80PCC 0x00000002UL /**< Mode 80PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 149 #define _I2C_CTRL_CLTO_160PCC 0x00000003UL /**< Mode 160PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 150 #define _I2C_CTRL_CLTO_320PCC 0x00000004UL /**< Mode 320PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 151 #define _I2C_CTRL_CLTO_1024PCC 0x00000005UL /**< Mode 1024PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 152 #define I2C_CTRL_CLTO_DEFAULT (_I2C_CTRL_CLTO_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_CTRL */
<> 150:02e0a0aed4ec 153 #define I2C_CTRL_CLTO_OFF (_I2C_CTRL_CLTO_OFF << 16) /**< Shifted mode OFF for I2C_CTRL */
<> 150:02e0a0aed4ec 154 #define I2C_CTRL_CLTO_40PCC (_I2C_CTRL_CLTO_40PCC << 16) /**< Shifted mode 40PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 155 #define I2C_CTRL_CLTO_80PCC (_I2C_CTRL_CLTO_80PCC << 16) /**< Shifted mode 80PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 156 #define I2C_CTRL_CLTO_160PCC (_I2C_CTRL_CLTO_160PCC << 16) /**< Shifted mode 160PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 157 #define I2C_CTRL_CLTO_320PCC (_I2C_CTRL_CLTO_320PCC << 16) /**< Shifted mode 320PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 158 #define I2C_CTRL_CLTO_1024PCC (_I2C_CTRL_CLTO_1024PCC << 16) /**< Shifted mode 1024PCC for I2C_CTRL */
<> 150:02e0a0aed4ec 159
<> 150:02e0a0aed4ec 160 /* Bit fields for I2C CMD */
<> 150:02e0a0aed4ec 161 #define _I2C_CMD_RESETVALUE 0x00000000UL /**< Default value for I2C_CMD */
<> 150:02e0a0aed4ec 162 #define _I2C_CMD_MASK 0x000000FFUL /**< Mask for I2C_CMD */
<> 150:02e0a0aed4ec 163 #define I2C_CMD_START (0x1UL << 0) /**< Send start condition */
<> 150:02e0a0aed4ec 164 #define _I2C_CMD_START_SHIFT 0 /**< Shift value for I2C_START */
<> 150:02e0a0aed4ec 165 #define _I2C_CMD_START_MASK 0x1UL /**< Bit mask for I2C_START */
<> 150:02e0a0aed4ec 166 #define _I2C_CMD_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 167 #define I2C_CMD_START_DEFAULT (_I2C_CMD_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 168 #define I2C_CMD_STOP (0x1UL << 1) /**< Send stop condition */
<> 150:02e0a0aed4ec 169 #define _I2C_CMD_STOP_SHIFT 1 /**< Shift value for I2C_STOP */
<> 150:02e0a0aed4ec 170 #define _I2C_CMD_STOP_MASK 0x2UL /**< Bit mask for I2C_STOP */
<> 150:02e0a0aed4ec 171 #define _I2C_CMD_STOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 172 #define I2C_CMD_STOP_DEFAULT (_I2C_CMD_STOP_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 173 #define I2C_CMD_ACK (0x1UL << 2) /**< Send ACK */
<> 150:02e0a0aed4ec 174 #define _I2C_CMD_ACK_SHIFT 2 /**< Shift value for I2C_ACK */
<> 150:02e0a0aed4ec 175 #define _I2C_CMD_ACK_MASK 0x4UL /**< Bit mask for I2C_ACK */
<> 150:02e0a0aed4ec 176 #define _I2C_CMD_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 177 #define I2C_CMD_ACK_DEFAULT (_I2C_CMD_ACK_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 178 #define I2C_CMD_NACK (0x1UL << 3) /**< Send NACK */
<> 150:02e0a0aed4ec 179 #define _I2C_CMD_NACK_SHIFT 3 /**< Shift value for I2C_NACK */
<> 150:02e0a0aed4ec 180 #define _I2C_CMD_NACK_MASK 0x8UL /**< Bit mask for I2C_NACK */
<> 150:02e0a0aed4ec 181 #define _I2C_CMD_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 182 #define I2C_CMD_NACK_DEFAULT (_I2C_CMD_NACK_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 183 #define I2C_CMD_CONT (0x1UL << 4) /**< Continue transmission */
<> 150:02e0a0aed4ec 184 #define _I2C_CMD_CONT_SHIFT 4 /**< Shift value for I2C_CONT */
<> 150:02e0a0aed4ec 185 #define _I2C_CMD_CONT_MASK 0x10UL /**< Bit mask for I2C_CONT */
<> 150:02e0a0aed4ec 186 #define _I2C_CMD_CONT_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 187 #define I2C_CMD_CONT_DEFAULT (_I2C_CMD_CONT_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 188 #define I2C_CMD_ABORT (0x1UL << 5) /**< Abort transmission */
<> 150:02e0a0aed4ec 189 #define _I2C_CMD_ABORT_SHIFT 5 /**< Shift value for I2C_ABORT */
<> 150:02e0a0aed4ec 190 #define _I2C_CMD_ABORT_MASK 0x20UL /**< Bit mask for I2C_ABORT */
<> 150:02e0a0aed4ec 191 #define _I2C_CMD_ABORT_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 192 #define I2C_CMD_ABORT_DEFAULT (_I2C_CMD_ABORT_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 193 #define I2C_CMD_CLEARTX (0x1UL << 6) /**< Clear TX */
<> 150:02e0a0aed4ec 194 #define _I2C_CMD_CLEARTX_SHIFT 6 /**< Shift value for I2C_CLEARTX */
<> 150:02e0a0aed4ec 195 #define _I2C_CMD_CLEARTX_MASK 0x40UL /**< Bit mask for I2C_CLEARTX */
<> 150:02e0a0aed4ec 196 #define _I2C_CMD_CLEARTX_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 197 #define I2C_CMD_CLEARTX_DEFAULT (_I2C_CMD_CLEARTX_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 198 #define I2C_CMD_CLEARPC (0x1UL << 7) /**< Clear Pending Commands */
<> 150:02e0a0aed4ec 199 #define _I2C_CMD_CLEARPC_SHIFT 7 /**< Shift value for I2C_CLEARPC */
<> 150:02e0a0aed4ec 200 #define _I2C_CMD_CLEARPC_MASK 0x80UL /**< Bit mask for I2C_CLEARPC */
<> 150:02e0a0aed4ec 201 #define _I2C_CMD_CLEARPC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 202 #define I2C_CMD_CLEARPC_DEFAULT (_I2C_CMD_CLEARPC_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_CMD */
<> 150:02e0a0aed4ec 203
<> 150:02e0a0aed4ec 204 /* Bit fields for I2C STATE */
<> 150:02e0a0aed4ec 205 #define _I2C_STATE_RESETVALUE 0x00000001UL /**< Default value for I2C_STATE */
<> 150:02e0a0aed4ec 206 #define _I2C_STATE_MASK 0x000000FFUL /**< Mask for I2C_STATE */
<> 150:02e0a0aed4ec 207 #define I2C_STATE_BUSY (0x1UL << 0) /**< Bus Busy */
<> 150:02e0a0aed4ec 208 #define _I2C_STATE_BUSY_SHIFT 0 /**< Shift value for I2C_BUSY */
<> 150:02e0a0aed4ec 209 #define _I2C_STATE_BUSY_MASK 0x1UL /**< Bit mask for I2C_BUSY */
<> 150:02e0a0aed4ec 210 #define _I2C_STATE_BUSY_DEFAULT 0x00000001UL /**< Mode DEFAULT for I2C_STATE */
<> 150:02e0a0aed4ec 211 #define I2C_STATE_BUSY_DEFAULT (_I2C_STATE_BUSY_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_STATE */
<> 150:02e0a0aed4ec 212 #define I2C_STATE_MASTER (0x1UL << 1) /**< Master */
<> 150:02e0a0aed4ec 213 #define _I2C_STATE_MASTER_SHIFT 1 /**< Shift value for I2C_MASTER */
<> 150:02e0a0aed4ec 214 #define _I2C_STATE_MASTER_MASK 0x2UL /**< Bit mask for I2C_MASTER */
<> 150:02e0a0aed4ec 215 #define _I2C_STATE_MASTER_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */
<> 150:02e0a0aed4ec 216 #define I2C_STATE_MASTER_DEFAULT (_I2C_STATE_MASTER_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_STATE */
<> 150:02e0a0aed4ec 217 #define I2C_STATE_TRANSMITTER (0x1UL << 2) /**< Transmitter */
<> 150:02e0a0aed4ec 218 #define _I2C_STATE_TRANSMITTER_SHIFT 2 /**< Shift value for I2C_TRANSMITTER */
<> 150:02e0a0aed4ec 219 #define _I2C_STATE_TRANSMITTER_MASK 0x4UL /**< Bit mask for I2C_TRANSMITTER */
<> 150:02e0a0aed4ec 220 #define _I2C_STATE_TRANSMITTER_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */
<> 150:02e0a0aed4ec 221 #define I2C_STATE_TRANSMITTER_DEFAULT (_I2C_STATE_TRANSMITTER_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_STATE */
<> 150:02e0a0aed4ec 222 #define I2C_STATE_NACKED (0x1UL << 3) /**< Nack Received */
<> 150:02e0a0aed4ec 223 #define _I2C_STATE_NACKED_SHIFT 3 /**< Shift value for I2C_NACKED */
<> 150:02e0a0aed4ec 224 #define _I2C_STATE_NACKED_MASK 0x8UL /**< Bit mask for I2C_NACKED */
<> 150:02e0a0aed4ec 225 #define _I2C_STATE_NACKED_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */
<> 150:02e0a0aed4ec 226 #define I2C_STATE_NACKED_DEFAULT (_I2C_STATE_NACKED_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_STATE */
<> 150:02e0a0aed4ec 227 #define I2C_STATE_BUSHOLD (0x1UL << 4) /**< Bus Held */
<> 150:02e0a0aed4ec 228 #define _I2C_STATE_BUSHOLD_SHIFT 4 /**< Shift value for I2C_BUSHOLD */
<> 150:02e0a0aed4ec 229 #define _I2C_STATE_BUSHOLD_MASK 0x10UL /**< Bit mask for I2C_BUSHOLD */
<> 150:02e0a0aed4ec 230 #define _I2C_STATE_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */
<> 150:02e0a0aed4ec 231 #define I2C_STATE_BUSHOLD_DEFAULT (_I2C_STATE_BUSHOLD_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_STATE */
<> 150:02e0a0aed4ec 232 #define _I2C_STATE_STATE_SHIFT 5 /**< Shift value for I2C_STATE */
<> 150:02e0a0aed4ec 233 #define _I2C_STATE_STATE_MASK 0xE0UL /**< Bit mask for I2C_STATE */
<> 150:02e0a0aed4ec 234 #define _I2C_STATE_STATE_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATE */
<> 150:02e0a0aed4ec 235 #define _I2C_STATE_STATE_IDLE 0x00000000UL /**< Mode IDLE for I2C_STATE */
<> 150:02e0a0aed4ec 236 #define _I2C_STATE_STATE_WAIT 0x00000001UL /**< Mode WAIT for I2C_STATE */
<> 150:02e0a0aed4ec 237 #define _I2C_STATE_STATE_START 0x00000002UL /**< Mode START for I2C_STATE */
<> 150:02e0a0aed4ec 238 #define _I2C_STATE_STATE_ADDR 0x00000003UL /**< Mode ADDR for I2C_STATE */
<> 150:02e0a0aed4ec 239 #define _I2C_STATE_STATE_ADDRACK 0x00000004UL /**< Mode ADDRACK for I2C_STATE */
<> 150:02e0a0aed4ec 240 #define _I2C_STATE_STATE_DATA 0x00000005UL /**< Mode DATA for I2C_STATE */
<> 150:02e0a0aed4ec 241 #define _I2C_STATE_STATE_DATAACK 0x00000006UL /**< Mode DATAACK for I2C_STATE */
<> 150:02e0a0aed4ec 242 #define I2C_STATE_STATE_DEFAULT (_I2C_STATE_STATE_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_STATE */
<> 150:02e0a0aed4ec 243 #define I2C_STATE_STATE_IDLE (_I2C_STATE_STATE_IDLE << 5) /**< Shifted mode IDLE for I2C_STATE */
<> 150:02e0a0aed4ec 244 #define I2C_STATE_STATE_WAIT (_I2C_STATE_STATE_WAIT << 5) /**< Shifted mode WAIT for I2C_STATE */
<> 150:02e0a0aed4ec 245 #define I2C_STATE_STATE_START (_I2C_STATE_STATE_START << 5) /**< Shifted mode START for I2C_STATE */
<> 150:02e0a0aed4ec 246 #define I2C_STATE_STATE_ADDR (_I2C_STATE_STATE_ADDR << 5) /**< Shifted mode ADDR for I2C_STATE */
<> 150:02e0a0aed4ec 247 #define I2C_STATE_STATE_ADDRACK (_I2C_STATE_STATE_ADDRACK << 5) /**< Shifted mode ADDRACK for I2C_STATE */
<> 150:02e0a0aed4ec 248 #define I2C_STATE_STATE_DATA (_I2C_STATE_STATE_DATA << 5) /**< Shifted mode DATA for I2C_STATE */
<> 150:02e0a0aed4ec 249 #define I2C_STATE_STATE_DATAACK (_I2C_STATE_STATE_DATAACK << 5) /**< Shifted mode DATAACK for I2C_STATE */
<> 150:02e0a0aed4ec 250
<> 150:02e0a0aed4ec 251 /* Bit fields for I2C STATUS */
<> 150:02e0a0aed4ec 252 #define _I2C_STATUS_RESETVALUE 0x00000080UL /**< Default value for I2C_STATUS */
<> 150:02e0a0aed4ec 253 #define _I2C_STATUS_MASK 0x000003FFUL /**< Mask for I2C_STATUS */
<> 150:02e0a0aed4ec 254 #define I2C_STATUS_PSTART (0x1UL << 0) /**< Pending START */
<> 150:02e0a0aed4ec 255 #define _I2C_STATUS_PSTART_SHIFT 0 /**< Shift value for I2C_PSTART */
<> 150:02e0a0aed4ec 256 #define _I2C_STATUS_PSTART_MASK 0x1UL /**< Bit mask for I2C_PSTART */
<> 150:02e0a0aed4ec 257 #define _I2C_STATUS_PSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 258 #define I2C_STATUS_PSTART_DEFAULT (_I2C_STATUS_PSTART_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 259 #define I2C_STATUS_PSTOP (0x1UL << 1) /**< Pending STOP */
<> 150:02e0a0aed4ec 260 #define _I2C_STATUS_PSTOP_SHIFT 1 /**< Shift value for I2C_PSTOP */
<> 150:02e0a0aed4ec 261 #define _I2C_STATUS_PSTOP_MASK 0x2UL /**< Bit mask for I2C_PSTOP */
<> 150:02e0a0aed4ec 262 #define _I2C_STATUS_PSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 263 #define I2C_STATUS_PSTOP_DEFAULT (_I2C_STATUS_PSTOP_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 264 #define I2C_STATUS_PACK (0x1UL << 2) /**< Pending ACK */
<> 150:02e0a0aed4ec 265 #define _I2C_STATUS_PACK_SHIFT 2 /**< Shift value for I2C_PACK */
<> 150:02e0a0aed4ec 266 #define _I2C_STATUS_PACK_MASK 0x4UL /**< Bit mask for I2C_PACK */
<> 150:02e0a0aed4ec 267 #define _I2C_STATUS_PACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 268 #define I2C_STATUS_PACK_DEFAULT (_I2C_STATUS_PACK_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 269 #define I2C_STATUS_PNACK (0x1UL << 3) /**< Pending NACK */
<> 150:02e0a0aed4ec 270 #define _I2C_STATUS_PNACK_SHIFT 3 /**< Shift value for I2C_PNACK */
<> 150:02e0a0aed4ec 271 #define _I2C_STATUS_PNACK_MASK 0x8UL /**< Bit mask for I2C_PNACK */
<> 150:02e0a0aed4ec 272 #define _I2C_STATUS_PNACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 273 #define I2C_STATUS_PNACK_DEFAULT (_I2C_STATUS_PNACK_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 274 #define I2C_STATUS_PCONT (0x1UL << 4) /**< Pending continue */
<> 150:02e0a0aed4ec 275 #define _I2C_STATUS_PCONT_SHIFT 4 /**< Shift value for I2C_PCONT */
<> 150:02e0a0aed4ec 276 #define _I2C_STATUS_PCONT_MASK 0x10UL /**< Bit mask for I2C_PCONT */
<> 150:02e0a0aed4ec 277 #define _I2C_STATUS_PCONT_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 278 #define I2C_STATUS_PCONT_DEFAULT (_I2C_STATUS_PCONT_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 279 #define I2C_STATUS_PABORT (0x1UL << 5) /**< Pending abort */
<> 150:02e0a0aed4ec 280 #define _I2C_STATUS_PABORT_SHIFT 5 /**< Shift value for I2C_PABORT */
<> 150:02e0a0aed4ec 281 #define _I2C_STATUS_PABORT_MASK 0x20UL /**< Bit mask for I2C_PABORT */
<> 150:02e0a0aed4ec 282 #define _I2C_STATUS_PABORT_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 283 #define I2C_STATUS_PABORT_DEFAULT (_I2C_STATUS_PABORT_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 284 #define I2C_STATUS_TXC (0x1UL << 6) /**< TX Complete */
<> 150:02e0a0aed4ec 285 #define _I2C_STATUS_TXC_SHIFT 6 /**< Shift value for I2C_TXC */
<> 150:02e0a0aed4ec 286 #define _I2C_STATUS_TXC_MASK 0x40UL /**< Bit mask for I2C_TXC */
<> 150:02e0a0aed4ec 287 #define _I2C_STATUS_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 288 #define I2C_STATUS_TXC_DEFAULT (_I2C_STATUS_TXC_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 289 #define I2C_STATUS_TXBL (0x1UL << 7) /**< TX Buffer Level */
<> 150:02e0a0aed4ec 290 #define _I2C_STATUS_TXBL_SHIFT 7 /**< Shift value for I2C_TXBL */
<> 150:02e0a0aed4ec 291 #define _I2C_STATUS_TXBL_MASK 0x80UL /**< Bit mask for I2C_TXBL */
<> 150:02e0a0aed4ec 292 #define _I2C_STATUS_TXBL_DEFAULT 0x00000001UL /**< Mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 293 #define I2C_STATUS_TXBL_DEFAULT (_I2C_STATUS_TXBL_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 294 #define I2C_STATUS_RXDATAV (0x1UL << 8) /**< RX Data Valid */
<> 150:02e0a0aed4ec 295 #define _I2C_STATUS_RXDATAV_SHIFT 8 /**< Shift value for I2C_RXDATAV */
<> 150:02e0a0aed4ec 296 #define _I2C_STATUS_RXDATAV_MASK 0x100UL /**< Bit mask for I2C_RXDATAV */
<> 150:02e0a0aed4ec 297 #define _I2C_STATUS_RXDATAV_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 298 #define I2C_STATUS_RXDATAV_DEFAULT (_I2C_STATUS_RXDATAV_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 299 #define I2C_STATUS_RXFULL (0x1UL << 9) /**< RX FIFO Full */
<> 150:02e0a0aed4ec 300 #define _I2C_STATUS_RXFULL_SHIFT 9 /**< Shift value for I2C_RXFULL */
<> 150:02e0a0aed4ec 301 #define _I2C_STATUS_RXFULL_MASK 0x200UL /**< Bit mask for I2C_RXFULL */
<> 150:02e0a0aed4ec 302 #define _I2C_STATUS_RXFULL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 303 #define I2C_STATUS_RXFULL_DEFAULT (_I2C_STATUS_RXFULL_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_STATUS */
<> 150:02e0a0aed4ec 304
<> 150:02e0a0aed4ec 305 /* Bit fields for I2C CLKDIV */
<> 150:02e0a0aed4ec 306 #define _I2C_CLKDIV_RESETVALUE 0x00000000UL /**< Default value for I2C_CLKDIV */
<> 150:02e0a0aed4ec 307 #define _I2C_CLKDIV_MASK 0x000001FFUL /**< Mask for I2C_CLKDIV */
<> 150:02e0a0aed4ec 308 #define _I2C_CLKDIV_DIV_SHIFT 0 /**< Shift value for I2C_DIV */
<> 150:02e0a0aed4ec 309 #define _I2C_CLKDIV_DIV_MASK 0x1FFUL /**< Bit mask for I2C_DIV */
<> 150:02e0a0aed4ec 310 #define _I2C_CLKDIV_DIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_CLKDIV */
<> 150:02e0a0aed4ec 311 #define I2C_CLKDIV_DIV_DEFAULT (_I2C_CLKDIV_DIV_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_CLKDIV */
<> 150:02e0a0aed4ec 312
<> 150:02e0a0aed4ec 313 /* Bit fields for I2C SADDR */
<> 150:02e0a0aed4ec 314 #define _I2C_SADDR_RESETVALUE 0x00000000UL /**< Default value for I2C_SADDR */
<> 150:02e0a0aed4ec 315 #define _I2C_SADDR_MASK 0x000000FEUL /**< Mask for I2C_SADDR */
<> 150:02e0a0aed4ec 316 #define _I2C_SADDR_ADDR_SHIFT 1 /**< Shift value for I2C_ADDR */
<> 150:02e0a0aed4ec 317 #define _I2C_SADDR_ADDR_MASK 0xFEUL /**< Bit mask for I2C_ADDR */
<> 150:02e0a0aed4ec 318 #define _I2C_SADDR_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_SADDR */
<> 150:02e0a0aed4ec 319 #define I2C_SADDR_ADDR_DEFAULT (_I2C_SADDR_ADDR_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_SADDR */
<> 150:02e0a0aed4ec 320
<> 150:02e0a0aed4ec 321 /* Bit fields for I2C SADDRMASK */
<> 150:02e0a0aed4ec 322 #define _I2C_SADDRMASK_RESETVALUE 0x00000000UL /**< Default value for I2C_SADDRMASK */
<> 150:02e0a0aed4ec 323 #define _I2C_SADDRMASK_MASK 0x000000FEUL /**< Mask for I2C_SADDRMASK */
<> 150:02e0a0aed4ec 324 #define _I2C_SADDRMASK_MASK_SHIFT 1 /**< Shift value for I2C_MASK */
<> 150:02e0a0aed4ec 325 #define _I2C_SADDRMASK_MASK_MASK 0xFEUL /**< Bit mask for I2C_MASK */
<> 150:02e0a0aed4ec 326 #define _I2C_SADDRMASK_MASK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_SADDRMASK */
<> 150:02e0a0aed4ec 327 #define I2C_SADDRMASK_MASK_DEFAULT (_I2C_SADDRMASK_MASK_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_SADDRMASK */
<> 150:02e0a0aed4ec 328
<> 150:02e0a0aed4ec 329 /* Bit fields for I2C RXDATA */
<> 150:02e0a0aed4ec 330 #define _I2C_RXDATA_RESETVALUE 0x00000000UL /**< Default value for I2C_RXDATA */
<> 150:02e0a0aed4ec 331 #define _I2C_RXDATA_MASK 0x000000FFUL /**< Mask for I2C_RXDATA */
<> 150:02e0a0aed4ec 332 #define _I2C_RXDATA_RXDATA_SHIFT 0 /**< Shift value for I2C_RXDATA */
<> 150:02e0a0aed4ec 333 #define _I2C_RXDATA_RXDATA_MASK 0xFFUL /**< Bit mask for I2C_RXDATA */
<> 150:02e0a0aed4ec 334 #define _I2C_RXDATA_RXDATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDATA */
<> 150:02e0a0aed4ec 335 #define I2C_RXDATA_RXDATA_DEFAULT (_I2C_RXDATA_RXDATA_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_RXDATA */
<> 150:02e0a0aed4ec 336
<> 150:02e0a0aed4ec 337 /* Bit fields for I2C RXDOUBLE */
<> 150:02e0a0aed4ec 338 #define _I2C_RXDOUBLE_RESETVALUE 0x00000000UL /**< Default value for I2C_RXDOUBLE */
<> 150:02e0a0aed4ec 339 #define _I2C_RXDOUBLE_MASK 0x0000FFFFUL /**< Mask for I2C_RXDOUBLE */
<> 150:02e0a0aed4ec 340 #define _I2C_RXDOUBLE_RXDATA0_SHIFT 0 /**< Shift value for I2C_RXDATA0 */
<> 150:02e0a0aed4ec 341 #define _I2C_RXDOUBLE_RXDATA0_MASK 0xFFUL /**< Bit mask for I2C_RXDATA0 */
<> 150:02e0a0aed4ec 342 #define _I2C_RXDOUBLE_RXDATA0_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDOUBLE */
<> 150:02e0a0aed4ec 343 #define I2C_RXDOUBLE_RXDATA0_DEFAULT (_I2C_RXDOUBLE_RXDATA0_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_RXDOUBLE */
<> 150:02e0a0aed4ec 344 #define _I2C_RXDOUBLE_RXDATA1_SHIFT 8 /**< Shift value for I2C_RXDATA1 */
<> 150:02e0a0aed4ec 345 #define _I2C_RXDOUBLE_RXDATA1_MASK 0xFF00UL /**< Bit mask for I2C_RXDATA1 */
<> 150:02e0a0aed4ec 346 #define _I2C_RXDOUBLE_RXDATA1_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDOUBLE */
<> 150:02e0a0aed4ec 347 #define I2C_RXDOUBLE_RXDATA1_DEFAULT (_I2C_RXDOUBLE_RXDATA1_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_RXDOUBLE */
<> 150:02e0a0aed4ec 348
<> 150:02e0a0aed4ec 349 /* Bit fields for I2C RXDATAP */
<> 150:02e0a0aed4ec 350 #define _I2C_RXDATAP_RESETVALUE 0x00000000UL /**< Default value for I2C_RXDATAP */
<> 150:02e0a0aed4ec 351 #define _I2C_RXDATAP_MASK 0x000000FFUL /**< Mask for I2C_RXDATAP */
<> 150:02e0a0aed4ec 352 #define _I2C_RXDATAP_RXDATAP_SHIFT 0 /**< Shift value for I2C_RXDATAP */
<> 150:02e0a0aed4ec 353 #define _I2C_RXDATAP_RXDATAP_MASK 0xFFUL /**< Bit mask for I2C_RXDATAP */
<> 150:02e0a0aed4ec 354 #define _I2C_RXDATAP_RXDATAP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDATAP */
<> 150:02e0a0aed4ec 355 #define I2C_RXDATAP_RXDATAP_DEFAULT (_I2C_RXDATAP_RXDATAP_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_RXDATAP */
<> 150:02e0a0aed4ec 356
<> 150:02e0a0aed4ec 357 /* Bit fields for I2C RXDOUBLEP */
<> 150:02e0a0aed4ec 358 #define _I2C_RXDOUBLEP_RESETVALUE 0x00000000UL /**< Default value for I2C_RXDOUBLEP */
<> 150:02e0a0aed4ec 359 #define _I2C_RXDOUBLEP_MASK 0x0000FFFFUL /**< Mask for I2C_RXDOUBLEP */
<> 150:02e0a0aed4ec 360 #define _I2C_RXDOUBLEP_RXDATAP0_SHIFT 0 /**< Shift value for I2C_RXDATAP0 */
<> 150:02e0a0aed4ec 361 #define _I2C_RXDOUBLEP_RXDATAP0_MASK 0xFFUL /**< Bit mask for I2C_RXDATAP0 */
<> 150:02e0a0aed4ec 362 #define _I2C_RXDOUBLEP_RXDATAP0_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDOUBLEP */
<> 150:02e0a0aed4ec 363 #define I2C_RXDOUBLEP_RXDATAP0_DEFAULT (_I2C_RXDOUBLEP_RXDATAP0_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_RXDOUBLEP */
<> 150:02e0a0aed4ec 364 #define _I2C_RXDOUBLEP_RXDATAP1_SHIFT 8 /**< Shift value for I2C_RXDATAP1 */
<> 150:02e0a0aed4ec 365 #define _I2C_RXDOUBLEP_RXDATAP1_MASK 0xFF00UL /**< Bit mask for I2C_RXDATAP1 */
<> 150:02e0a0aed4ec 366 #define _I2C_RXDOUBLEP_RXDATAP1_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_RXDOUBLEP */
<> 150:02e0a0aed4ec 367 #define I2C_RXDOUBLEP_RXDATAP1_DEFAULT (_I2C_RXDOUBLEP_RXDATAP1_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_RXDOUBLEP */
<> 150:02e0a0aed4ec 368
<> 150:02e0a0aed4ec 369 /* Bit fields for I2C TXDATA */
<> 150:02e0a0aed4ec 370 #define _I2C_TXDATA_RESETVALUE 0x00000000UL /**< Default value for I2C_TXDATA */
<> 150:02e0a0aed4ec 371 #define _I2C_TXDATA_MASK 0x000000FFUL /**< Mask for I2C_TXDATA */
<> 150:02e0a0aed4ec 372 #define _I2C_TXDATA_TXDATA_SHIFT 0 /**< Shift value for I2C_TXDATA */
<> 150:02e0a0aed4ec 373 #define _I2C_TXDATA_TXDATA_MASK 0xFFUL /**< Bit mask for I2C_TXDATA */
<> 150:02e0a0aed4ec 374 #define _I2C_TXDATA_TXDATA_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_TXDATA */
<> 150:02e0a0aed4ec 375 #define I2C_TXDATA_TXDATA_DEFAULT (_I2C_TXDATA_TXDATA_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_TXDATA */
<> 150:02e0a0aed4ec 376
<> 150:02e0a0aed4ec 377 /* Bit fields for I2C TXDOUBLE */
<> 150:02e0a0aed4ec 378 #define _I2C_TXDOUBLE_RESETVALUE 0x00000000UL /**< Default value for I2C_TXDOUBLE */
<> 150:02e0a0aed4ec 379 #define _I2C_TXDOUBLE_MASK 0x0000FFFFUL /**< Mask for I2C_TXDOUBLE */
<> 150:02e0a0aed4ec 380 #define _I2C_TXDOUBLE_TXDATA0_SHIFT 0 /**< Shift value for I2C_TXDATA0 */
<> 150:02e0a0aed4ec 381 #define _I2C_TXDOUBLE_TXDATA0_MASK 0xFFUL /**< Bit mask for I2C_TXDATA0 */
<> 150:02e0a0aed4ec 382 #define _I2C_TXDOUBLE_TXDATA0_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_TXDOUBLE */
<> 150:02e0a0aed4ec 383 #define I2C_TXDOUBLE_TXDATA0_DEFAULT (_I2C_TXDOUBLE_TXDATA0_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_TXDOUBLE */
<> 150:02e0a0aed4ec 384 #define _I2C_TXDOUBLE_TXDATA1_SHIFT 8 /**< Shift value for I2C_TXDATA1 */
<> 150:02e0a0aed4ec 385 #define _I2C_TXDOUBLE_TXDATA1_MASK 0xFF00UL /**< Bit mask for I2C_TXDATA1 */
<> 150:02e0a0aed4ec 386 #define _I2C_TXDOUBLE_TXDATA1_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_TXDOUBLE */
<> 150:02e0a0aed4ec 387 #define I2C_TXDOUBLE_TXDATA1_DEFAULT (_I2C_TXDOUBLE_TXDATA1_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_TXDOUBLE */
<> 150:02e0a0aed4ec 388
<> 150:02e0a0aed4ec 389 /* Bit fields for I2C IF */
<> 150:02e0a0aed4ec 390 #define _I2C_IF_RESETVALUE 0x00000010UL /**< Default value for I2C_IF */
<> 150:02e0a0aed4ec 391 #define _I2C_IF_MASK 0x0007FFFFUL /**< Mask for I2C_IF */
<> 150:02e0a0aed4ec 392 #define I2C_IF_START (0x1UL << 0) /**< START condition Interrupt Flag */
<> 150:02e0a0aed4ec 393 #define _I2C_IF_START_SHIFT 0 /**< Shift value for I2C_START */
<> 150:02e0a0aed4ec 394 #define _I2C_IF_START_MASK 0x1UL /**< Bit mask for I2C_START */
<> 150:02e0a0aed4ec 395 #define _I2C_IF_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 396 #define I2C_IF_START_DEFAULT (_I2C_IF_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 397 #define I2C_IF_RSTART (0x1UL << 1) /**< Repeated START condition Interrupt Flag */
<> 150:02e0a0aed4ec 398 #define _I2C_IF_RSTART_SHIFT 1 /**< Shift value for I2C_RSTART */
<> 150:02e0a0aed4ec 399 #define _I2C_IF_RSTART_MASK 0x2UL /**< Bit mask for I2C_RSTART */
<> 150:02e0a0aed4ec 400 #define _I2C_IF_RSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 401 #define I2C_IF_RSTART_DEFAULT (_I2C_IF_RSTART_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 402 #define I2C_IF_ADDR (0x1UL << 2) /**< Address Interrupt Flag */
<> 150:02e0a0aed4ec 403 #define _I2C_IF_ADDR_SHIFT 2 /**< Shift value for I2C_ADDR */
<> 150:02e0a0aed4ec 404 #define _I2C_IF_ADDR_MASK 0x4UL /**< Bit mask for I2C_ADDR */
<> 150:02e0a0aed4ec 405 #define _I2C_IF_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 406 #define I2C_IF_ADDR_DEFAULT (_I2C_IF_ADDR_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 407 #define I2C_IF_TXC (0x1UL << 3) /**< Transfer Completed Interrupt Flag */
<> 150:02e0a0aed4ec 408 #define _I2C_IF_TXC_SHIFT 3 /**< Shift value for I2C_TXC */
<> 150:02e0a0aed4ec 409 #define _I2C_IF_TXC_MASK 0x8UL /**< Bit mask for I2C_TXC */
<> 150:02e0a0aed4ec 410 #define _I2C_IF_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 411 #define I2C_IF_TXC_DEFAULT (_I2C_IF_TXC_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 412 #define I2C_IF_TXBL (0x1UL << 4) /**< Transmit Buffer Level Interrupt Flag */
<> 150:02e0a0aed4ec 413 #define _I2C_IF_TXBL_SHIFT 4 /**< Shift value for I2C_TXBL */
<> 150:02e0a0aed4ec 414 #define _I2C_IF_TXBL_MASK 0x10UL /**< Bit mask for I2C_TXBL */
<> 150:02e0a0aed4ec 415 #define _I2C_IF_TXBL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 416 #define I2C_IF_TXBL_DEFAULT (_I2C_IF_TXBL_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 417 #define I2C_IF_RXDATAV (0x1UL << 5) /**< Receive Data Valid Interrupt Flag */
<> 150:02e0a0aed4ec 418 #define _I2C_IF_RXDATAV_SHIFT 5 /**< Shift value for I2C_RXDATAV */
<> 150:02e0a0aed4ec 419 #define _I2C_IF_RXDATAV_MASK 0x20UL /**< Bit mask for I2C_RXDATAV */
<> 150:02e0a0aed4ec 420 #define _I2C_IF_RXDATAV_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 421 #define I2C_IF_RXDATAV_DEFAULT (_I2C_IF_RXDATAV_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 422 #define I2C_IF_ACK (0x1UL << 6) /**< Acknowledge Received Interrupt Flag */
<> 150:02e0a0aed4ec 423 #define _I2C_IF_ACK_SHIFT 6 /**< Shift value for I2C_ACK */
<> 150:02e0a0aed4ec 424 #define _I2C_IF_ACK_MASK 0x40UL /**< Bit mask for I2C_ACK */
<> 150:02e0a0aed4ec 425 #define _I2C_IF_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 426 #define I2C_IF_ACK_DEFAULT (_I2C_IF_ACK_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 427 #define I2C_IF_NACK (0x1UL << 7) /**< Not Acknowledge Received Interrupt Flag */
<> 150:02e0a0aed4ec 428 #define _I2C_IF_NACK_SHIFT 7 /**< Shift value for I2C_NACK */
<> 150:02e0a0aed4ec 429 #define _I2C_IF_NACK_MASK 0x80UL /**< Bit mask for I2C_NACK */
<> 150:02e0a0aed4ec 430 #define _I2C_IF_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 431 #define I2C_IF_NACK_DEFAULT (_I2C_IF_NACK_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 432 #define I2C_IF_MSTOP (0x1UL << 8) /**< Master STOP Condition Interrupt Flag */
<> 150:02e0a0aed4ec 433 #define _I2C_IF_MSTOP_SHIFT 8 /**< Shift value for I2C_MSTOP */
<> 150:02e0a0aed4ec 434 #define _I2C_IF_MSTOP_MASK 0x100UL /**< Bit mask for I2C_MSTOP */
<> 150:02e0a0aed4ec 435 #define _I2C_IF_MSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 436 #define I2C_IF_MSTOP_DEFAULT (_I2C_IF_MSTOP_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 437 #define I2C_IF_ARBLOST (0x1UL << 9) /**< Arbitration Lost Interrupt Flag */
<> 150:02e0a0aed4ec 438 #define _I2C_IF_ARBLOST_SHIFT 9 /**< Shift value for I2C_ARBLOST */
<> 150:02e0a0aed4ec 439 #define _I2C_IF_ARBLOST_MASK 0x200UL /**< Bit mask for I2C_ARBLOST */
<> 150:02e0a0aed4ec 440 #define _I2C_IF_ARBLOST_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 441 #define I2C_IF_ARBLOST_DEFAULT (_I2C_IF_ARBLOST_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 442 #define I2C_IF_BUSERR (0x1UL << 10) /**< Bus Error Interrupt Flag */
<> 150:02e0a0aed4ec 443 #define _I2C_IF_BUSERR_SHIFT 10 /**< Shift value for I2C_BUSERR */
<> 150:02e0a0aed4ec 444 #define _I2C_IF_BUSERR_MASK 0x400UL /**< Bit mask for I2C_BUSERR */
<> 150:02e0a0aed4ec 445 #define _I2C_IF_BUSERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 446 #define I2C_IF_BUSERR_DEFAULT (_I2C_IF_BUSERR_DEFAULT << 10) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 447 #define I2C_IF_BUSHOLD (0x1UL << 11) /**< Bus Held Interrupt Flag */
<> 150:02e0a0aed4ec 448 #define _I2C_IF_BUSHOLD_SHIFT 11 /**< Shift value for I2C_BUSHOLD */
<> 150:02e0a0aed4ec 449 #define _I2C_IF_BUSHOLD_MASK 0x800UL /**< Bit mask for I2C_BUSHOLD */
<> 150:02e0a0aed4ec 450 #define _I2C_IF_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 451 #define I2C_IF_BUSHOLD_DEFAULT (_I2C_IF_BUSHOLD_DEFAULT << 11) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 452 #define I2C_IF_TXOF (0x1UL << 12) /**< Transmit Buffer Overflow Interrupt Flag */
<> 150:02e0a0aed4ec 453 #define _I2C_IF_TXOF_SHIFT 12 /**< Shift value for I2C_TXOF */
<> 150:02e0a0aed4ec 454 #define _I2C_IF_TXOF_MASK 0x1000UL /**< Bit mask for I2C_TXOF */
<> 150:02e0a0aed4ec 455 #define _I2C_IF_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 456 #define I2C_IF_TXOF_DEFAULT (_I2C_IF_TXOF_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 457 #define I2C_IF_RXUF (0x1UL << 13) /**< Receive Buffer Underflow Interrupt Flag */
<> 150:02e0a0aed4ec 458 #define _I2C_IF_RXUF_SHIFT 13 /**< Shift value for I2C_RXUF */
<> 150:02e0a0aed4ec 459 #define _I2C_IF_RXUF_MASK 0x2000UL /**< Bit mask for I2C_RXUF */
<> 150:02e0a0aed4ec 460 #define _I2C_IF_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 461 #define I2C_IF_RXUF_DEFAULT (_I2C_IF_RXUF_DEFAULT << 13) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 462 #define I2C_IF_BITO (0x1UL << 14) /**< Bus Idle Timeout Interrupt Flag */
<> 150:02e0a0aed4ec 463 #define _I2C_IF_BITO_SHIFT 14 /**< Shift value for I2C_BITO */
<> 150:02e0a0aed4ec 464 #define _I2C_IF_BITO_MASK 0x4000UL /**< Bit mask for I2C_BITO */
<> 150:02e0a0aed4ec 465 #define _I2C_IF_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 466 #define I2C_IF_BITO_DEFAULT (_I2C_IF_BITO_DEFAULT << 14) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 467 #define I2C_IF_CLTO (0x1UL << 15) /**< Clock Low Timeout Interrupt Flag */
<> 150:02e0a0aed4ec 468 #define _I2C_IF_CLTO_SHIFT 15 /**< Shift value for I2C_CLTO */
<> 150:02e0a0aed4ec 469 #define _I2C_IF_CLTO_MASK 0x8000UL /**< Bit mask for I2C_CLTO */
<> 150:02e0a0aed4ec 470 #define _I2C_IF_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 471 #define I2C_IF_CLTO_DEFAULT (_I2C_IF_CLTO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 472 #define I2C_IF_SSTOP (0x1UL << 16) /**< Slave STOP condition Interrupt Flag */
<> 150:02e0a0aed4ec 473 #define _I2C_IF_SSTOP_SHIFT 16 /**< Shift value for I2C_SSTOP */
<> 150:02e0a0aed4ec 474 #define _I2C_IF_SSTOP_MASK 0x10000UL /**< Bit mask for I2C_SSTOP */
<> 150:02e0a0aed4ec 475 #define _I2C_IF_SSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 476 #define I2C_IF_SSTOP_DEFAULT (_I2C_IF_SSTOP_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 477 #define I2C_IF_RXFULL (0x1UL << 17) /**< Receive Buffer Full Interrupt Flag */
<> 150:02e0a0aed4ec 478 #define _I2C_IF_RXFULL_SHIFT 17 /**< Shift value for I2C_RXFULL */
<> 150:02e0a0aed4ec 479 #define _I2C_IF_RXFULL_MASK 0x20000UL /**< Bit mask for I2C_RXFULL */
<> 150:02e0a0aed4ec 480 #define _I2C_IF_RXFULL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 481 #define I2C_IF_RXFULL_DEFAULT (_I2C_IF_RXFULL_DEFAULT << 17) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 482 #define I2C_IF_CLERR (0x1UL << 18) /**< Clock Low Error Interrupt Flag */
<> 150:02e0a0aed4ec 483 #define _I2C_IF_CLERR_SHIFT 18 /**< Shift value for I2C_CLERR */
<> 150:02e0a0aed4ec 484 #define _I2C_IF_CLERR_MASK 0x40000UL /**< Bit mask for I2C_CLERR */
<> 150:02e0a0aed4ec 485 #define _I2C_IF_CLERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 486 #define I2C_IF_CLERR_DEFAULT (_I2C_IF_CLERR_DEFAULT << 18) /**< Shifted mode DEFAULT for I2C_IF */
<> 150:02e0a0aed4ec 487
<> 150:02e0a0aed4ec 488 /* Bit fields for I2C IFS */
<> 150:02e0a0aed4ec 489 #define _I2C_IFS_RESETVALUE 0x00000000UL /**< Default value for I2C_IFS */
<> 150:02e0a0aed4ec 490 #define _I2C_IFS_MASK 0x0007FFCFUL /**< Mask for I2C_IFS */
<> 150:02e0a0aed4ec 491 #define I2C_IFS_START (0x1UL << 0) /**< Set START Interrupt Flag */
<> 150:02e0a0aed4ec 492 #define _I2C_IFS_START_SHIFT 0 /**< Shift value for I2C_START */
<> 150:02e0a0aed4ec 493 #define _I2C_IFS_START_MASK 0x1UL /**< Bit mask for I2C_START */
<> 150:02e0a0aed4ec 494 #define _I2C_IFS_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 495 #define I2C_IFS_START_DEFAULT (_I2C_IFS_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 496 #define I2C_IFS_RSTART (0x1UL << 1) /**< Set RSTART Interrupt Flag */
<> 150:02e0a0aed4ec 497 #define _I2C_IFS_RSTART_SHIFT 1 /**< Shift value for I2C_RSTART */
<> 150:02e0a0aed4ec 498 #define _I2C_IFS_RSTART_MASK 0x2UL /**< Bit mask for I2C_RSTART */
<> 150:02e0a0aed4ec 499 #define _I2C_IFS_RSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 500 #define I2C_IFS_RSTART_DEFAULT (_I2C_IFS_RSTART_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 501 #define I2C_IFS_ADDR (0x1UL << 2) /**< Set ADDR Interrupt Flag */
<> 150:02e0a0aed4ec 502 #define _I2C_IFS_ADDR_SHIFT 2 /**< Shift value for I2C_ADDR */
<> 150:02e0a0aed4ec 503 #define _I2C_IFS_ADDR_MASK 0x4UL /**< Bit mask for I2C_ADDR */
<> 150:02e0a0aed4ec 504 #define _I2C_IFS_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 505 #define I2C_IFS_ADDR_DEFAULT (_I2C_IFS_ADDR_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 506 #define I2C_IFS_TXC (0x1UL << 3) /**< Set TXC Interrupt Flag */
<> 150:02e0a0aed4ec 507 #define _I2C_IFS_TXC_SHIFT 3 /**< Shift value for I2C_TXC */
<> 150:02e0a0aed4ec 508 #define _I2C_IFS_TXC_MASK 0x8UL /**< Bit mask for I2C_TXC */
<> 150:02e0a0aed4ec 509 #define _I2C_IFS_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 510 #define I2C_IFS_TXC_DEFAULT (_I2C_IFS_TXC_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 511 #define I2C_IFS_ACK (0x1UL << 6) /**< Set ACK Interrupt Flag */
<> 150:02e0a0aed4ec 512 #define _I2C_IFS_ACK_SHIFT 6 /**< Shift value for I2C_ACK */
<> 150:02e0a0aed4ec 513 #define _I2C_IFS_ACK_MASK 0x40UL /**< Bit mask for I2C_ACK */
<> 150:02e0a0aed4ec 514 #define _I2C_IFS_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 515 #define I2C_IFS_ACK_DEFAULT (_I2C_IFS_ACK_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 516 #define I2C_IFS_NACK (0x1UL << 7) /**< Set NACK Interrupt Flag */
<> 150:02e0a0aed4ec 517 #define _I2C_IFS_NACK_SHIFT 7 /**< Shift value for I2C_NACK */
<> 150:02e0a0aed4ec 518 #define _I2C_IFS_NACK_MASK 0x80UL /**< Bit mask for I2C_NACK */
<> 150:02e0a0aed4ec 519 #define _I2C_IFS_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 520 #define I2C_IFS_NACK_DEFAULT (_I2C_IFS_NACK_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 521 #define I2C_IFS_MSTOP (0x1UL << 8) /**< Set MSTOP Interrupt Flag */
<> 150:02e0a0aed4ec 522 #define _I2C_IFS_MSTOP_SHIFT 8 /**< Shift value for I2C_MSTOP */
<> 150:02e0a0aed4ec 523 #define _I2C_IFS_MSTOP_MASK 0x100UL /**< Bit mask for I2C_MSTOP */
<> 150:02e0a0aed4ec 524 #define _I2C_IFS_MSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 525 #define I2C_IFS_MSTOP_DEFAULT (_I2C_IFS_MSTOP_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 526 #define I2C_IFS_ARBLOST (0x1UL << 9) /**< Set ARBLOST Interrupt Flag */
<> 150:02e0a0aed4ec 527 #define _I2C_IFS_ARBLOST_SHIFT 9 /**< Shift value for I2C_ARBLOST */
<> 150:02e0a0aed4ec 528 #define _I2C_IFS_ARBLOST_MASK 0x200UL /**< Bit mask for I2C_ARBLOST */
<> 150:02e0a0aed4ec 529 #define _I2C_IFS_ARBLOST_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 530 #define I2C_IFS_ARBLOST_DEFAULT (_I2C_IFS_ARBLOST_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 531 #define I2C_IFS_BUSERR (0x1UL << 10) /**< Set BUSERR Interrupt Flag */
<> 150:02e0a0aed4ec 532 #define _I2C_IFS_BUSERR_SHIFT 10 /**< Shift value for I2C_BUSERR */
<> 150:02e0a0aed4ec 533 #define _I2C_IFS_BUSERR_MASK 0x400UL /**< Bit mask for I2C_BUSERR */
<> 150:02e0a0aed4ec 534 #define _I2C_IFS_BUSERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 535 #define I2C_IFS_BUSERR_DEFAULT (_I2C_IFS_BUSERR_DEFAULT << 10) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 536 #define I2C_IFS_BUSHOLD (0x1UL << 11) /**< Set BUSHOLD Interrupt Flag */
<> 150:02e0a0aed4ec 537 #define _I2C_IFS_BUSHOLD_SHIFT 11 /**< Shift value for I2C_BUSHOLD */
<> 150:02e0a0aed4ec 538 #define _I2C_IFS_BUSHOLD_MASK 0x800UL /**< Bit mask for I2C_BUSHOLD */
<> 150:02e0a0aed4ec 539 #define _I2C_IFS_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 540 #define I2C_IFS_BUSHOLD_DEFAULT (_I2C_IFS_BUSHOLD_DEFAULT << 11) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 541 #define I2C_IFS_TXOF (0x1UL << 12) /**< Set TXOF Interrupt Flag */
<> 150:02e0a0aed4ec 542 #define _I2C_IFS_TXOF_SHIFT 12 /**< Shift value for I2C_TXOF */
<> 150:02e0a0aed4ec 543 #define _I2C_IFS_TXOF_MASK 0x1000UL /**< Bit mask for I2C_TXOF */
<> 150:02e0a0aed4ec 544 #define _I2C_IFS_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 545 #define I2C_IFS_TXOF_DEFAULT (_I2C_IFS_TXOF_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 546 #define I2C_IFS_RXUF (0x1UL << 13) /**< Set RXUF Interrupt Flag */
<> 150:02e0a0aed4ec 547 #define _I2C_IFS_RXUF_SHIFT 13 /**< Shift value for I2C_RXUF */
<> 150:02e0a0aed4ec 548 #define _I2C_IFS_RXUF_MASK 0x2000UL /**< Bit mask for I2C_RXUF */
<> 150:02e0a0aed4ec 549 #define _I2C_IFS_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 550 #define I2C_IFS_RXUF_DEFAULT (_I2C_IFS_RXUF_DEFAULT << 13) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 551 #define I2C_IFS_BITO (0x1UL << 14) /**< Set BITO Interrupt Flag */
<> 150:02e0a0aed4ec 552 #define _I2C_IFS_BITO_SHIFT 14 /**< Shift value for I2C_BITO */
<> 150:02e0a0aed4ec 553 #define _I2C_IFS_BITO_MASK 0x4000UL /**< Bit mask for I2C_BITO */
<> 150:02e0a0aed4ec 554 #define _I2C_IFS_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 555 #define I2C_IFS_BITO_DEFAULT (_I2C_IFS_BITO_DEFAULT << 14) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 556 #define I2C_IFS_CLTO (0x1UL << 15) /**< Set CLTO Interrupt Flag */
<> 150:02e0a0aed4ec 557 #define _I2C_IFS_CLTO_SHIFT 15 /**< Shift value for I2C_CLTO */
<> 150:02e0a0aed4ec 558 #define _I2C_IFS_CLTO_MASK 0x8000UL /**< Bit mask for I2C_CLTO */
<> 150:02e0a0aed4ec 559 #define _I2C_IFS_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 560 #define I2C_IFS_CLTO_DEFAULT (_I2C_IFS_CLTO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 561 #define I2C_IFS_SSTOP (0x1UL << 16) /**< Set SSTOP Interrupt Flag */
<> 150:02e0a0aed4ec 562 #define _I2C_IFS_SSTOP_SHIFT 16 /**< Shift value for I2C_SSTOP */
<> 150:02e0a0aed4ec 563 #define _I2C_IFS_SSTOP_MASK 0x10000UL /**< Bit mask for I2C_SSTOP */
<> 150:02e0a0aed4ec 564 #define _I2C_IFS_SSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 565 #define I2C_IFS_SSTOP_DEFAULT (_I2C_IFS_SSTOP_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 566 #define I2C_IFS_RXFULL (0x1UL << 17) /**< Set RXFULL Interrupt Flag */
<> 150:02e0a0aed4ec 567 #define _I2C_IFS_RXFULL_SHIFT 17 /**< Shift value for I2C_RXFULL */
<> 150:02e0a0aed4ec 568 #define _I2C_IFS_RXFULL_MASK 0x20000UL /**< Bit mask for I2C_RXFULL */
<> 150:02e0a0aed4ec 569 #define _I2C_IFS_RXFULL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 570 #define I2C_IFS_RXFULL_DEFAULT (_I2C_IFS_RXFULL_DEFAULT << 17) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 571 #define I2C_IFS_CLERR (0x1UL << 18) /**< Set CLERR Interrupt Flag */
<> 150:02e0a0aed4ec 572 #define _I2C_IFS_CLERR_SHIFT 18 /**< Shift value for I2C_CLERR */
<> 150:02e0a0aed4ec 573 #define _I2C_IFS_CLERR_MASK 0x40000UL /**< Bit mask for I2C_CLERR */
<> 150:02e0a0aed4ec 574 #define _I2C_IFS_CLERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 575 #define I2C_IFS_CLERR_DEFAULT (_I2C_IFS_CLERR_DEFAULT << 18) /**< Shifted mode DEFAULT for I2C_IFS */
<> 150:02e0a0aed4ec 576
<> 150:02e0a0aed4ec 577 /* Bit fields for I2C IFC */
<> 150:02e0a0aed4ec 578 #define _I2C_IFC_RESETVALUE 0x00000000UL /**< Default value for I2C_IFC */
<> 150:02e0a0aed4ec 579 #define _I2C_IFC_MASK 0x0007FFCFUL /**< Mask for I2C_IFC */
<> 150:02e0a0aed4ec 580 #define I2C_IFC_START (0x1UL << 0) /**< Clear START Interrupt Flag */
<> 150:02e0a0aed4ec 581 #define _I2C_IFC_START_SHIFT 0 /**< Shift value for I2C_START */
<> 150:02e0a0aed4ec 582 #define _I2C_IFC_START_MASK 0x1UL /**< Bit mask for I2C_START */
<> 150:02e0a0aed4ec 583 #define _I2C_IFC_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 584 #define I2C_IFC_START_DEFAULT (_I2C_IFC_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 585 #define I2C_IFC_RSTART (0x1UL << 1) /**< Clear RSTART Interrupt Flag */
<> 150:02e0a0aed4ec 586 #define _I2C_IFC_RSTART_SHIFT 1 /**< Shift value for I2C_RSTART */
<> 150:02e0a0aed4ec 587 #define _I2C_IFC_RSTART_MASK 0x2UL /**< Bit mask for I2C_RSTART */
<> 150:02e0a0aed4ec 588 #define _I2C_IFC_RSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 589 #define I2C_IFC_RSTART_DEFAULT (_I2C_IFC_RSTART_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 590 #define I2C_IFC_ADDR (0x1UL << 2) /**< Clear ADDR Interrupt Flag */
<> 150:02e0a0aed4ec 591 #define _I2C_IFC_ADDR_SHIFT 2 /**< Shift value for I2C_ADDR */
<> 150:02e0a0aed4ec 592 #define _I2C_IFC_ADDR_MASK 0x4UL /**< Bit mask for I2C_ADDR */
<> 150:02e0a0aed4ec 593 #define _I2C_IFC_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 594 #define I2C_IFC_ADDR_DEFAULT (_I2C_IFC_ADDR_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 595 #define I2C_IFC_TXC (0x1UL << 3) /**< Clear TXC Interrupt Flag */
<> 150:02e0a0aed4ec 596 #define _I2C_IFC_TXC_SHIFT 3 /**< Shift value for I2C_TXC */
<> 150:02e0a0aed4ec 597 #define _I2C_IFC_TXC_MASK 0x8UL /**< Bit mask for I2C_TXC */
<> 150:02e0a0aed4ec 598 #define _I2C_IFC_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 599 #define I2C_IFC_TXC_DEFAULT (_I2C_IFC_TXC_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 600 #define I2C_IFC_ACK (0x1UL << 6) /**< Clear ACK Interrupt Flag */
<> 150:02e0a0aed4ec 601 #define _I2C_IFC_ACK_SHIFT 6 /**< Shift value for I2C_ACK */
<> 150:02e0a0aed4ec 602 #define _I2C_IFC_ACK_MASK 0x40UL /**< Bit mask for I2C_ACK */
<> 150:02e0a0aed4ec 603 #define _I2C_IFC_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 604 #define I2C_IFC_ACK_DEFAULT (_I2C_IFC_ACK_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 605 #define I2C_IFC_NACK (0x1UL << 7) /**< Clear NACK Interrupt Flag */
<> 150:02e0a0aed4ec 606 #define _I2C_IFC_NACK_SHIFT 7 /**< Shift value for I2C_NACK */
<> 150:02e0a0aed4ec 607 #define _I2C_IFC_NACK_MASK 0x80UL /**< Bit mask for I2C_NACK */
<> 150:02e0a0aed4ec 608 #define _I2C_IFC_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 609 #define I2C_IFC_NACK_DEFAULT (_I2C_IFC_NACK_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 610 #define I2C_IFC_MSTOP (0x1UL << 8) /**< Clear MSTOP Interrupt Flag */
<> 150:02e0a0aed4ec 611 #define _I2C_IFC_MSTOP_SHIFT 8 /**< Shift value for I2C_MSTOP */
<> 150:02e0a0aed4ec 612 #define _I2C_IFC_MSTOP_MASK 0x100UL /**< Bit mask for I2C_MSTOP */
<> 150:02e0a0aed4ec 613 #define _I2C_IFC_MSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 614 #define I2C_IFC_MSTOP_DEFAULT (_I2C_IFC_MSTOP_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 615 #define I2C_IFC_ARBLOST (0x1UL << 9) /**< Clear ARBLOST Interrupt Flag */
<> 150:02e0a0aed4ec 616 #define _I2C_IFC_ARBLOST_SHIFT 9 /**< Shift value for I2C_ARBLOST */
<> 150:02e0a0aed4ec 617 #define _I2C_IFC_ARBLOST_MASK 0x200UL /**< Bit mask for I2C_ARBLOST */
<> 150:02e0a0aed4ec 618 #define _I2C_IFC_ARBLOST_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 619 #define I2C_IFC_ARBLOST_DEFAULT (_I2C_IFC_ARBLOST_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 620 #define I2C_IFC_BUSERR (0x1UL << 10) /**< Clear BUSERR Interrupt Flag */
<> 150:02e0a0aed4ec 621 #define _I2C_IFC_BUSERR_SHIFT 10 /**< Shift value for I2C_BUSERR */
<> 150:02e0a0aed4ec 622 #define _I2C_IFC_BUSERR_MASK 0x400UL /**< Bit mask for I2C_BUSERR */
<> 150:02e0a0aed4ec 623 #define _I2C_IFC_BUSERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 624 #define I2C_IFC_BUSERR_DEFAULT (_I2C_IFC_BUSERR_DEFAULT << 10) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 625 #define I2C_IFC_BUSHOLD (0x1UL << 11) /**< Clear BUSHOLD Interrupt Flag */
<> 150:02e0a0aed4ec 626 #define _I2C_IFC_BUSHOLD_SHIFT 11 /**< Shift value for I2C_BUSHOLD */
<> 150:02e0a0aed4ec 627 #define _I2C_IFC_BUSHOLD_MASK 0x800UL /**< Bit mask for I2C_BUSHOLD */
<> 150:02e0a0aed4ec 628 #define _I2C_IFC_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 629 #define I2C_IFC_BUSHOLD_DEFAULT (_I2C_IFC_BUSHOLD_DEFAULT << 11) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 630 #define I2C_IFC_TXOF (0x1UL << 12) /**< Clear TXOF Interrupt Flag */
<> 150:02e0a0aed4ec 631 #define _I2C_IFC_TXOF_SHIFT 12 /**< Shift value for I2C_TXOF */
<> 150:02e0a0aed4ec 632 #define _I2C_IFC_TXOF_MASK 0x1000UL /**< Bit mask for I2C_TXOF */
<> 150:02e0a0aed4ec 633 #define _I2C_IFC_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 634 #define I2C_IFC_TXOF_DEFAULT (_I2C_IFC_TXOF_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 635 #define I2C_IFC_RXUF (0x1UL << 13) /**< Clear RXUF Interrupt Flag */
<> 150:02e0a0aed4ec 636 #define _I2C_IFC_RXUF_SHIFT 13 /**< Shift value for I2C_RXUF */
<> 150:02e0a0aed4ec 637 #define _I2C_IFC_RXUF_MASK 0x2000UL /**< Bit mask for I2C_RXUF */
<> 150:02e0a0aed4ec 638 #define _I2C_IFC_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 639 #define I2C_IFC_RXUF_DEFAULT (_I2C_IFC_RXUF_DEFAULT << 13) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 640 #define I2C_IFC_BITO (0x1UL << 14) /**< Clear BITO Interrupt Flag */
<> 150:02e0a0aed4ec 641 #define _I2C_IFC_BITO_SHIFT 14 /**< Shift value for I2C_BITO */
<> 150:02e0a0aed4ec 642 #define _I2C_IFC_BITO_MASK 0x4000UL /**< Bit mask for I2C_BITO */
<> 150:02e0a0aed4ec 643 #define _I2C_IFC_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 644 #define I2C_IFC_BITO_DEFAULT (_I2C_IFC_BITO_DEFAULT << 14) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 645 #define I2C_IFC_CLTO (0x1UL << 15) /**< Clear CLTO Interrupt Flag */
<> 150:02e0a0aed4ec 646 #define _I2C_IFC_CLTO_SHIFT 15 /**< Shift value for I2C_CLTO */
<> 150:02e0a0aed4ec 647 #define _I2C_IFC_CLTO_MASK 0x8000UL /**< Bit mask for I2C_CLTO */
<> 150:02e0a0aed4ec 648 #define _I2C_IFC_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 649 #define I2C_IFC_CLTO_DEFAULT (_I2C_IFC_CLTO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 650 #define I2C_IFC_SSTOP (0x1UL << 16) /**< Clear SSTOP Interrupt Flag */
<> 150:02e0a0aed4ec 651 #define _I2C_IFC_SSTOP_SHIFT 16 /**< Shift value for I2C_SSTOP */
<> 150:02e0a0aed4ec 652 #define _I2C_IFC_SSTOP_MASK 0x10000UL /**< Bit mask for I2C_SSTOP */
<> 150:02e0a0aed4ec 653 #define _I2C_IFC_SSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 654 #define I2C_IFC_SSTOP_DEFAULT (_I2C_IFC_SSTOP_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 655 #define I2C_IFC_RXFULL (0x1UL << 17) /**< Clear RXFULL Interrupt Flag */
<> 150:02e0a0aed4ec 656 #define _I2C_IFC_RXFULL_SHIFT 17 /**< Shift value for I2C_RXFULL */
<> 150:02e0a0aed4ec 657 #define _I2C_IFC_RXFULL_MASK 0x20000UL /**< Bit mask for I2C_RXFULL */
<> 150:02e0a0aed4ec 658 #define _I2C_IFC_RXFULL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 659 #define I2C_IFC_RXFULL_DEFAULT (_I2C_IFC_RXFULL_DEFAULT << 17) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 660 #define I2C_IFC_CLERR (0x1UL << 18) /**< Clear CLERR Interrupt Flag */
<> 150:02e0a0aed4ec 661 #define _I2C_IFC_CLERR_SHIFT 18 /**< Shift value for I2C_CLERR */
<> 150:02e0a0aed4ec 662 #define _I2C_IFC_CLERR_MASK 0x40000UL /**< Bit mask for I2C_CLERR */
<> 150:02e0a0aed4ec 663 #define _I2C_IFC_CLERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 664 #define I2C_IFC_CLERR_DEFAULT (_I2C_IFC_CLERR_DEFAULT << 18) /**< Shifted mode DEFAULT for I2C_IFC */
<> 150:02e0a0aed4ec 665
<> 150:02e0a0aed4ec 666 /* Bit fields for I2C IEN */
<> 150:02e0a0aed4ec 667 #define _I2C_IEN_RESETVALUE 0x00000000UL /**< Default value for I2C_IEN */
<> 150:02e0a0aed4ec 668 #define _I2C_IEN_MASK 0x0007FFFFUL /**< Mask for I2C_IEN */
<> 150:02e0a0aed4ec 669 #define I2C_IEN_START (0x1UL << 0) /**< START Interrupt Enable */
<> 150:02e0a0aed4ec 670 #define _I2C_IEN_START_SHIFT 0 /**< Shift value for I2C_START */
<> 150:02e0a0aed4ec 671 #define _I2C_IEN_START_MASK 0x1UL /**< Bit mask for I2C_START */
<> 150:02e0a0aed4ec 672 #define _I2C_IEN_START_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 673 #define I2C_IEN_START_DEFAULT (_I2C_IEN_START_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 674 #define I2C_IEN_RSTART (0x1UL << 1) /**< RSTART Interrupt Enable */
<> 150:02e0a0aed4ec 675 #define _I2C_IEN_RSTART_SHIFT 1 /**< Shift value for I2C_RSTART */
<> 150:02e0a0aed4ec 676 #define _I2C_IEN_RSTART_MASK 0x2UL /**< Bit mask for I2C_RSTART */
<> 150:02e0a0aed4ec 677 #define _I2C_IEN_RSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 678 #define I2C_IEN_RSTART_DEFAULT (_I2C_IEN_RSTART_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 679 #define I2C_IEN_ADDR (0x1UL << 2) /**< ADDR Interrupt Enable */
<> 150:02e0a0aed4ec 680 #define _I2C_IEN_ADDR_SHIFT 2 /**< Shift value for I2C_ADDR */
<> 150:02e0a0aed4ec 681 #define _I2C_IEN_ADDR_MASK 0x4UL /**< Bit mask for I2C_ADDR */
<> 150:02e0a0aed4ec 682 #define _I2C_IEN_ADDR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 683 #define I2C_IEN_ADDR_DEFAULT (_I2C_IEN_ADDR_DEFAULT << 2) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 684 #define I2C_IEN_TXC (0x1UL << 3) /**< TXC Interrupt Enable */
<> 150:02e0a0aed4ec 685 #define _I2C_IEN_TXC_SHIFT 3 /**< Shift value for I2C_TXC */
<> 150:02e0a0aed4ec 686 #define _I2C_IEN_TXC_MASK 0x8UL /**< Bit mask for I2C_TXC */
<> 150:02e0a0aed4ec 687 #define _I2C_IEN_TXC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 688 #define I2C_IEN_TXC_DEFAULT (_I2C_IEN_TXC_DEFAULT << 3) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 689 #define I2C_IEN_TXBL (0x1UL << 4) /**< TXBL Interrupt Enable */
<> 150:02e0a0aed4ec 690 #define _I2C_IEN_TXBL_SHIFT 4 /**< Shift value for I2C_TXBL */
<> 150:02e0a0aed4ec 691 #define _I2C_IEN_TXBL_MASK 0x10UL /**< Bit mask for I2C_TXBL */
<> 150:02e0a0aed4ec 692 #define _I2C_IEN_TXBL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 693 #define I2C_IEN_TXBL_DEFAULT (_I2C_IEN_TXBL_DEFAULT << 4) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 694 #define I2C_IEN_RXDATAV (0x1UL << 5) /**< RXDATAV Interrupt Enable */
<> 150:02e0a0aed4ec 695 #define _I2C_IEN_RXDATAV_SHIFT 5 /**< Shift value for I2C_RXDATAV */
<> 150:02e0a0aed4ec 696 #define _I2C_IEN_RXDATAV_MASK 0x20UL /**< Bit mask for I2C_RXDATAV */
<> 150:02e0a0aed4ec 697 #define _I2C_IEN_RXDATAV_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 698 #define I2C_IEN_RXDATAV_DEFAULT (_I2C_IEN_RXDATAV_DEFAULT << 5) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 699 #define I2C_IEN_ACK (0x1UL << 6) /**< ACK Interrupt Enable */
<> 150:02e0a0aed4ec 700 #define _I2C_IEN_ACK_SHIFT 6 /**< Shift value for I2C_ACK */
<> 150:02e0a0aed4ec 701 #define _I2C_IEN_ACK_MASK 0x40UL /**< Bit mask for I2C_ACK */
<> 150:02e0a0aed4ec 702 #define _I2C_IEN_ACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 703 #define I2C_IEN_ACK_DEFAULT (_I2C_IEN_ACK_DEFAULT << 6) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 704 #define I2C_IEN_NACK (0x1UL << 7) /**< NACK Interrupt Enable */
<> 150:02e0a0aed4ec 705 #define _I2C_IEN_NACK_SHIFT 7 /**< Shift value for I2C_NACK */
<> 150:02e0a0aed4ec 706 #define _I2C_IEN_NACK_MASK 0x80UL /**< Bit mask for I2C_NACK */
<> 150:02e0a0aed4ec 707 #define _I2C_IEN_NACK_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 708 #define I2C_IEN_NACK_DEFAULT (_I2C_IEN_NACK_DEFAULT << 7) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 709 #define I2C_IEN_MSTOP (0x1UL << 8) /**< MSTOP Interrupt Enable */
<> 150:02e0a0aed4ec 710 #define _I2C_IEN_MSTOP_SHIFT 8 /**< Shift value for I2C_MSTOP */
<> 150:02e0a0aed4ec 711 #define _I2C_IEN_MSTOP_MASK 0x100UL /**< Bit mask for I2C_MSTOP */
<> 150:02e0a0aed4ec 712 #define _I2C_IEN_MSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 713 #define I2C_IEN_MSTOP_DEFAULT (_I2C_IEN_MSTOP_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 714 #define I2C_IEN_ARBLOST (0x1UL << 9) /**< ARBLOST Interrupt Enable */
<> 150:02e0a0aed4ec 715 #define _I2C_IEN_ARBLOST_SHIFT 9 /**< Shift value for I2C_ARBLOST */
<> 150:02e0a0aed4ec 716 #define _I2C_IEN_ARBLOST_MASK 0x200UL /**< Bit mask for I2C_ARBLOST */
<> 150:02e0a0aed4ec 717 #define _I2C_IEN_ARBLOST_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 718 #define I2C_IEN_ARBLOST_DEFAULT (_I2C_IEN_ARBLOST_DEFAULT << 9) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 719 #define I2C_IEN_BUSERR (0x1UL << 10) /**< BUSERR Interrupt Enable */
<> 150:02e0a0aed4ec 720 #define _I2C_IEN_BUSERR_SHIFT 10 /**< Shift value for I2C_BUSERR */
<> 150:02e0a0aed4ec 721 #define _I2C_IEN_BUSERR_MASK 0x400UL /**< Bit mask for I2C_BUSERR */
<> 150:02e0a0aed4ec 722 #define _I2C_IEN_BUSERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 723 #define I2C_IEN_BUSERR_DEFAULT (_I2C_IEN_BUSERR_DEFAULT << 10) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 724 #define I2C_IEN_BUSHOLD (0x1UL << 11) /**< BUSHOLD Interrupt Enable */
<> 150:02e0a0aed4ec 725 #define _I2C_IEN_BUSHOLD_SHIFT 11 /**< Shift value for I2C_BUSHOLD */
<> 150:02e0a0aed4ec 726 #define _I2C_IEN_BUSHOLD_MASK 0x800UL /**< Bit mask for I2C_BUSHOLD */
<> 150:02e0a0aed4ec 727 #define _I2C_IEN_BUSHOLD_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 728 #define I2C_IEN_BUSHOLD_DEFAULT (_I2C_IEN_BUSHOLD_DEFAULT << 11) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 729 #define I2C_IEN_TXOF (0x1UL << 12) /**< TXOF Interrupt Enable */
<> 150:02e0a0aed4ec 730 #define _I2C_IEN_TXOF_SHIFT 12 /**< Shift value for I2C_TXOF */
<> 150:02e0a0aed4ec 731 #define _I2C_IEN_TXOF_MASK 0x1000UL /**< Bit mask for I2C_TXOF */
<> 150:02e0a0aed4ec 732 #define _I2C_IEN_TXOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 733 #define I2C_IEN_TXOF_DEFAULT (_I2C_IEN_TXOF_DEFAULT << 12) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 734 #define I2C_IEN_RXUF (0x1UL << 13) /**< RXUF Interrupt Enable */
<> 150:02e0a0aed4ec 735 #define _I2C_IEN_RXUF_SHIFT 13 /**< Shift value for I2C_RXUF */
<> 150:02e0a0aed4ec 736 #define _I2C_IEN_RXUF_MASK 0x2000UL /**< Bit mask for I2C_RXUF */
<> 150:02e0a0aed4ec 737 #define _I2C_IEN_RXUF_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 738 #define I2C_IEN_RXUF_DEFAULT (_I2C_IEN_RXUF_DEFAULT << 13) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 739 #define I2C_IEN_BITO (0x1UL << 14) /**< BITO Interrupt Enable */
<> 150:02e0a0aed4ec 740 #define _I2C_IEN_BITO_SHIFT 14 /**< Shift value for I2C_BITO */
<> 150:02e0a0aed4ec 741 #define _I2C_IEN_BITO_MASK 0x4000UL /**< Bit mask for I2C_BITO */
<> 150:02e0a0aed4ec 742 #define _I2C_IEN_BITO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 743 #define I2C_IEN_BITO_DEFAULT (_I2C_IEN_BITO_DEFAULT << 14) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 744 #define I2C_IEN_CLTO (0x1UL << 15) /**< CLTO Interrupt Enable */
<> 150:02e0a0aed4ec 745 #define _I2C_IEN_CLTO_SHIFT 15 /**< Shift value for I2C_CLTO */
<> 150:02e0a0aed4ec 746 #define _I2C_IEN_CLTO_MASK 0x8000UL /**< Bit mask for I2C_CLTO */
<> 150:02e0a0aed4ec 747 #define _I2C_IEN_CLTO_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 748 #define I2C_IEN_CLTO_DEFAULT (_I2C_IEN_CLTO_DEFAULT << 15) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 749 #define I2C_IEN_SSTOP (0x1UL << 16) /**< SSTOP Interrupt Enable */
<> 150:02e0a0aed4ec 750 #define _I2C_IEN_SSTOP_SHIFT 16 /**< Shift value for I2C_SSTOP */
<> 150:02e0a0aed4ec 751 #define _I2C_IEN_SSTOP_MASK 0x10000UL /**< Bit mask for I2C_SSTOP */
<> 150:02e0a0aed4ec 752 #define _I2C_IEN_SSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 753 #define I2C_IEN_SSTOP_DEFAULT (_I2C_IEN_SSTOP_DEFAULT << 16) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 754 #define I2C_IEN_RXFULL (0x1UL << 17) /**< RXFULL Interrupt Enable */
<> 150:02e0a0aed4ec 755 #define _I2C_IEN_RXFULL_SHIFT 17 /**< Shift value for I2C_RXFULL */
<> 150:02e0a0aed4ec 756 #define _I2C_IEN_RXFULL_MASK 0x20000UL /**< Bit mask for I2C_RXFULL */
<> 150:02e0a0aed4ec 757 #define _I2C_IEN_RXFULL_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 758 #define I2C_IEN_RXFULL_DEFAULT (_I2C_IEN_RXFULL_DEFAULT << 17) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 759 #define I2C_IEN_CLERR (0x1UL << 18) /**< CLERR Interrupt Enable */
<> 150:02e0a0aed4ec 760 #define _I2C_IEN_CLERR_SHIFT 18 /**< Shift value for I2C_CLERR */
<> 150:02e0a0aed4ec 761 #define _I2C_IEN_CLERR_MASK 0x40000UL /**< Bit mask for I2C_CLERR */
<> 150:02e0a0aed4ec 762 #define _I2C_IEN_CLERR_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 763 #define I2C_IEN_CLERR_DEFAULT (_I2C_IEN_CLERR_DEFAULT << 18) /**< Shifted mode DEFAULT for I2C_IEN */
<> 150:02e0a0aed4ec 764
<> 150:02e0a0aed4ec 765 /* Bit fields for I2C ROUTEPEN */
<> 150:02e0a0aed4ec 766 #define _I2C_ROUTEPEN_RESETVALUE 0x00000000UL /**< Default value for I2C_ROUTEPEN */
<> 150:02e0a0aed4ec 767 #define _I2C_ROUTEPEN_MASK 0x00000003UL /**< Mask for I2C_ROUTEPEN */
<> 150:02e0a0aed4ec 768 #define I2C_ROUTEPEN_SDAPEN (0x1UL << 0) /**< SDA Pin Enable */
<> 150:02e0a0aed4ec 769 #define _I2C_ROUTEPEN_SDAPEN_SHIFT 0 /**< Shift value for I2C_SDAPEN */
<> 150:02e0a0aed4ec 770 #define _I2C_ROUTEPEN_SDAPEN_MASK 0x1UL /**< Bit mask for I2C_SDAPEN */
<> 150:02e0a0aed4ec 771 #define _I2C_ROUTEPEN_SDAPEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_ROUTEPEN */
<> 150:02e0a0aed4ec 772 #define I2C_ROUTEPEN_SDAPEN_DEFAULT (_I2C_ROUTEPEN_SDAPEN_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_ROUTEPEN */
<> 150:02e0a0aed4ec 773 #define I2C_ROUTEPEN_SCLPEN (0x1UL << 1) /**< SCL Pin Enable */
<> 150:02e0a0aed4ec 774 #define _I2C_ROUTEPEN_SCLPEN_SHIFT 1 /**< Shift value for I2C_SCLPEN */
<> 150:02e0a0aed4ec 775 #define _I2C_ROUTEPEN_SCLPEN_MASK 0x2UL /**< Bit mask for I2C_SCLPEN */
<> 150:02e0a0aed4ec 776 #define _I2C_ROUTEPEN_SCLPEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_ROUTEPEN */
<> 150:02e0a0aed4ec 777 #define I2C_ROUTEPEN_SCLPEN_DEFAULT (_I2C_ROUTEPEN_SCLPEN_DEFAULT << 1) /**< Shifted mode DEFAULT for I2C_ROUTEPEN */
<> 150:02e0a0aed4ec 778
<> 150:02e0a0aed4ec 779 /* Bit fields for I2C ROUTELOC0 */
<> 150:02e0a0aed4ec 780 #define _I2C_ROUTELOC0_RESETVALUE 0x00000000UL /**< Default value for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 781 #define _I2C_ROUTELOC0_MASK 0x00001F1FUL /**< Mask for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 782 #define _I2C_ROUTELOC0_SDALOC_SHIFT 0 /**< Shift value for I2C_SDALOC */
<> 150:02e0a0aed4ec 783 #define _I2C_ROUTELOC0_SDALOC_MASK 0x1FUL /**< Bit mask for I2C_SDALOC */
<> 150:02e0a0aed4ec 784 #define _I2C_ROUTELOC0_SDALOC_LOC0 0x00000000UL /**< Mode LOC0 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 785 #define _I2C_ROUTELOC0_SDALOC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 786 #define _I2C_ROUTELOC0_SDALOC_LOC1 0x00000001UL /**< Mode LOC1 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 787 #define _I2C_ROUTELOC0_SDALOC_LOC2 0x00000002UL /**< Mode LOC2 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 788 #define _I2C_ROUTELOC0_SDALOC_LOC3 0x00000003UL /**< Mode LOC3 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 789 #define _I2C_ROUTELOC0_SDALOC_LOC4 0x00000004UL /**< Mode LOC4 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 790 #define _I2C_ROUTELOC0_SDALOC_LOC5 0x00000005UL /**< Mode LOC5 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 791 #define _I2C_ROUTELOC0_SDALOC_LOC6 0x00000006UL /**< Mode LOC6 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 792 #define _I2C_ROUTELOC0_SDALOC_LOC7 0x00000007UL /**< Mode LOC7 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 793 #define _I2C_ROUTELOC0_SDALOC_LOC8 0x00000008UL /**< Mode LOC8 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 794 #define _I2C_ROUTELOC0_SDALOC_LOC9 0x00000009UL /**< Mode LOC9 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 795 #define _I2C_ROUTELOC0_SDALOC_LOC10 0x0000000AUL /**< Mode LOC10 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 796 #define _I2C_ROUTELOC0_SDALOC_LOC11 0x0000000BUL /**< Mode LOC11 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 797 #define _I2C_ROUTELOC0_SDALOC_LOC12 0x0000000CUL /**< Mode LOC12 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 798 #define _I2C_ROUTELOC0_SDALOC_LOC13 0x0000000DUL /**< Mode LOC13 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 799 #define _I2C_ROUTELOC0_SDALOC_LOC14 0x0000000EUL /**< Mode LOC14 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 800 #define _I2C_ROUTELOC0_SDALOC_LOC15 0x0000000FUL /**< Mode LOC15 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 801 #define _I2C_ROUTELOC0_SDALOC_LOC16 0x00000010UL /**< Mode LOC16 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 802 #define _I2C_ROUTELOC0_SDALOC_LOC17 0x00000011UL /**< Mode LOC17 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 803 #define _I2C_ROUTELOC0_SDALOC_LOC18 0x00000012UL /**< Mode LOC18 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 804 #define _I2C_ROUTELOC0_SDALOC_LOC19 0x00000013UL /**< Mode LOC19 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 805 #define _I2C_ROUTELOC0_SDALOC_LOC20 0x00000014UL /**< Mode LOC20 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 806 #define _I2C_ROUTELOC0_SDALOC_LOC21 0x00000015UL /**< Mode LOC21 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 807 #define _I2C_ROUTELOC0_SDALOC_LOC22 0x00000016UL /**< Mode LOC22 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 808 #define _I2C_ROUTELOC0_SDALOC_LOC23 0x00000017UL /**< Mode LOC23 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 809 #define _I2C_ROUTELOC0_SDALOC_LOC24 0x00000018UL /**< Mode LOC24 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 810 #define _I2C_ROUTELOC0_SDALOC_LOC25 0x00000019UL /**< Mode LOC25 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 811 #define _I2C_ROUTELOC0_SDALOC_LOC26 0x0000001AUL /**< Mode LOC26 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 812 #define _I2C_ROUTELOC0_SDALOC_LOC27 0x0000001BUL /**< Mode LOC27 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 813 #define _I2C_ROUTELOC0_SDALOC_LOC28 0x0000001CUL /**< Mode LOC28 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 814 #define _I2C_ROUTELOC0_SDALOC_LOC29 0x0000001DUL /**< Mode LOC29 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 815 #define _I2C_ROUTELOC0_SDALOC_LOC30 0x0000001EUL /**< Mode LOC30 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 816 #define _I2C_ROUTELOC0_SDALOC_LOC31 0x0000001FUL /**< Mode LOC31 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 817 #define I2C_ROUTELOC0_SDALOC_LOC0 (_I2C_ROUTELOC0_SDALOC_LOC0 << 0) /**< Shifted mode LOC0 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 818 #define I2C_ROUTELOC0_SDALOC_DEFAULT (_I2C_ROUTELOC0_SDALOC_DEFAULT << 0) /**< Shifted mode DEFAULT for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 819 #define I2C_ROUTELOC0_SDALOC_LOC1 (_I2C_ROUTELOC0_SDALOC_LOC1 << 0) /**< Shifted mode LOC1 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 820 #define I2C_ROUTELOC0_SDALOC_LOC2 (_I2C_ROUTELOC0_SDALOC_LOC2 << 0) /**< Shifted mode LOC2 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 821 #define I2C_ROUTELOC0_SDALOC_LOC3 (_I2C_ROUTELOC0_SDALOC_LOC3 << 0) /**< Shifted mode LOC3 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 822 #define I2C_ROUTELOC0_SDALOC_LOC4 (_I2C_ROUTELOC0_SDALOC_LOC4 << 0) /**< Shifted mode LOC4 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 823 #define I2C_ROUTELOC0_SDALOC_LOC5 (_I2C_ROUTELOC0_SDALOC_LOC5 << 0) /**< Shifted mode LOC5 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 824 #define I2C_ROUTELOC0_SDALOC_LOC6 (_I2C_ROUTELOC0_SDALOC_LOC6 << 0) /**< Shifted mode LOC6 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 825 #define I2C_ROUTELOC0_SDALOC_LOC7 (_I2C_ROUTELOC0_SDALOC_LOC7 << 0) /**< Shifted mode LOC7 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 826 #define I2C_ROUTELOC0_SDALOC_LOC8 (_I2C_ROUTELOC0_SDALOC_LOC8 << 0) /**< Shifted mode LOC8 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 827 #define I2C_ROUTELOC0_SDALOC_LOC9 (_I2C_ROUTELOC0_SDALOC_LOC9 << 0) /**< Shifted mode LOC9 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 828 #define I2C_ROUTELOC0_SDALOC_LOC10 (_I2C_ROUTELOC0_SDALOC_LOC10 << 0) /**< Shifted mode LOC10 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 829 #define I2C_ROUTELOC0_SDALOC_LOC11 (_I2C_ROUTELOC0_SDALOC_LOC11 << 0) /**< Shifted mode LOC11 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 830 #define I2C_ROUTELOC0_SDALOC_LOC12 (_I2C_ROUTELOC0_SDALOC_LOC12 << 0) /**< Shifted mode LOC12 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 831 #define I2C_ROUTELOC0_SDALOC_LOC13 (_I2C_ROUTELOC0_SDALOC_LOC13 << 0) /**< Shifted mode LOC13 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 832 #define I2C_ROUTELOC0_SDALOC_LOC14 (_I2C_ROUTELOC0_SDALOC_LOC14 << 0) /**< Shifted mode LOC14 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 833 #define I2C_ROUTELOC0_SDALOC_LOC15 (_I2C_ROUTELOC0_SDALOC_LOC15 << 0) /**< Shifted mode LOC15 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 834 #define I2C_ROUTELOC0_SDALOC_LOC16 (_I2C_ROUTELOC0_SDALOC_LOC16 << 0) /**< Shifted mode LOC16 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 835 #define I2C_ROUTELOC0_SDALOC_LOC17 (_I2C_ROUTELOC0_SDALOC_LOC17 << 0) /**< Shifted mode LOC17 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 836 #define I2C_ROUTELOC0_SDALOC_LOC18 (_I2C_ROUTELOC0_SDALOC_LOC18 << 0) /**< Shifted mode LOC18 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 837 #define I2C_ROUTELOC0_SDALOC_LOC19 (_I2C_ROUTELOC0_SDALOC_LOC19 << 0) /**< Shifted mode LOC19 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 838 #define I2C_ROUTELOC0_SDALOC_LOC20 (_I2C_ROUTELOC0_SDALOC_LOC20 << 0) /**< Shifted mode LOC20 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 839 #define I2C_ROUTELOC0_SDALOC_LOC21 (_I2C_ROUTELOC0_SDALOC_LOC21 << 0) /**< Shifted mode LOC21 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 840 #define I2C_ROUTELOC0_SDALOC_LOC22 (_I2C_ROUTELOC0_SDALOC_LOC22 << 0) /**< Shifted mode LOC22 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 841 #define I2C_ROUTELOC0_SDALOC_LOC23 (_I2C_ROUTELOC0_SDALOC_LOC23 << 0) /**< Shifted mode LOC23 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 842 #define I2C_ROUTELOC0_SDALOC_LOC24 (_I2C_ROUTELOC0_SDALOC_LOC24 << 0) /**< Shifted mode LOC24 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 843 #define I2C_ROUTELOC0_SDALOC_LOC25 (_I2C_ROUTELOC0_SDALOC_LOC25 << 0) /**< Shifted mode LOC25 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 844 #define I2C_ROUTELOC0_SDALOC_LOC26 (_I2C_ROUTELOC0_SDALOC_LOC26 << 0) /**< Shifted mode LOC26 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 845 #define I2C_ROUTELOC0_SDALOC_LOC27 (_I2C_ROUTELOC0_SDALOC_LOC27 << 0) /**< Shifted mode LOC27 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 846 #define I2C_ROUTELOC0_SDALOC_LOC28 (_I2C_ROUTELOC0_SDALOC_LOC28 << 0) /**< Shifted mode LOC28 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 847 #define I2C_ROUTELOC0_SDALOC_LOC29 (_I2C_ROUTELOC0_SDALOC_LOC29 << 0) /**< Shifted mode LOC29 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 848 #define I2C_ROUTELOC0_SDALOC_LOC30 (_I2C_ROUTELOC0_SDALOC_LOC30 << 0) /**< Shifted mode LOC30 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 849 #define I2C_ROUTELOC0_SDALOC_LOC31 (_I2C_ROUTELOC0_SDALOC_LOC31 << 0) /**< Shifted mode LOC31 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 850 #define _I2C_ROUTELOC0_SCLLOC_SHIFT 8 /**< Shift value for I2C_SCLLOC */
<> 150:02e0a0aed4ec 851 #define _I2C_ROUTELOC0_SCLLOC_MASK 0x1F00UL /**< Bit mask for I2C_SCLLOC */
<> 150:02e0a0aed4ec 852 #define _I2C_ROUTELOC0_SCLLOC_LOC0 0x00000000UL /**< Mode LOC0 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 853 #define _I2C_ROUTELOC0_SCLLOC_DEFAULT 0x00000000UL /**< Mode DEFAULT for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 854 #define _I2C_ROUTELOC0_SCLLOC_LOC1 0x00000001UL /**< Mode LOC1 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 855 #define _I2C_ROUTELOC0_SCLLOC_LOC2 0x00000002UL /**< Mode LOC2 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 856 #define _I2C_ROUTELOC0_SCLLOC_LOC3 0x00000003UL /**< Mode LOC3 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 857 #define _I2C_ROUTELOC0_SCLLOC_LOC4 0x00000004UL /**< Mode LOC4 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 858 #define _I2C_ROUTELOC0_SCLLOC_LOC5 0x00000005UL /**< Mode LOC5 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 859 #define _I2C_ROUTELOC0_SCLLOC_LOC6 0x00000006UL /**< Mode LOC6 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 860 #define _I2C_ROUTELOC0_SCLLOC_LOC7 0x00000007UL /**< Mode LOC7 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 861 #define _I2C_ROUTELOC0_SCLLOC_LOC8 0x00000008UL /**< Mode LOC8 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 862 #define _I2C_ROUTELOC0_SCLLOC_LOC9 0x00000009UL /**< Mode LOC9 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 863 #define _I2C_ROUTELOC0_SCLLOC_LOC10 0x0000000AUL /**< Mode LOC10 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 864 #define _I2C_ROUTELOC0_SCLLOC_LOC11 0x0000000BUL /**< Mode LOC11 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 865 #define _I2C_ROUTELOC0_SCLLOC_LOC12 0x0000000CUL /**< Mode LOC12 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 866 #define _I2C_ROUTELOC0_SCLLOC_LOC13 0x0000000DUL /**< Mode LOC13 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 867 #define _I2C_ROUTELOC0_SCLLOC_LOC14 0x0000000EUL /**< Mode LOC14 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 868 #define _I2C_ROUTELOC0_SCLLOC_LOC15 0x0000000FUL /**< Mode LOC15 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 869 #define _I2C_ROUTELOC0_SCLLOC_LOC16 0x00000010UL /**< Mode LOC16 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 870 #define _I2C_ROUTELOC0_SCLLOC_LOC17 0x00000011UL /**< Mode LOC17 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 871 #define _I2C_ROUTELOC0_SCLLOC_LOC18 0x00000012UL /**< Mode LOC18 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 872 #define _I2C_ROUTELOC0_SCLLOC_LOC19 0x00000013UL /**< Mode LOC19 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 873 #define _I2C_ROUTELOC0_SCLLOC_LOC20 0x00000014UL /**< Mode LOC20 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 874 #define _I2C_ROUTELOC0_SCLLOC_LOC21 0x00000015UL /**< Mode LOC21 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 875 #define _I2C_ROUTELOC0_SCLLOC_LOC22 0x00000016UL /**< Mode LOC22 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 876 #define _I2C_ROUTELOC0_SCLLOC_LOC23 0x00000017UL /**< Mode LOC23 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 877 #define _I2C_ROUTELOC0_SCLLOC_LOC24 0x00000018UL /**< Mode LOC24 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 878 #define _I2C_ROUTELOC0_SCLLOC_LOC25 0x00000019UL /**< Mode LOC25 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 879 #define _I2C_ROUTELOC0_SCLLOC_LOC26 0x0000001AUL /**< Mode LOC26 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 880 #define _I2C_ROUTELOC0_SCLLOC_LOC27 0x0000001BUL /**< Mode LOC27 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 881 #define _I2C_ROUTELOC0_SCLLOC_LOC28 0x0000001CUL /**< Mode LOC28 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 882 #define _I2C_ROUTELOC0_SCLLOC_LOC29 0x0000001DUL /**< Mode LOC29 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 883 #define _I2C_ROUTELOC0_SCLLOC_LOC30 0x0000001EUL /**< Mode LOC30 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 884 #define _I2C_ROUTELOC0_SCLLOC_LOC31 0x0000001FUL /**< Mode LOC31 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 885 #define I2C_ROUTELOC0_SCLLOC_LOC0 (_I2C_ROUTELOC0_SCLLOC_LOC0 << 8) /**< Shifted mode LOC0 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 886 #define I2C_ROUTELOC0_SCLLOC_DEFAULT (_I2C_ROUTELOC0_SCLLOC_DEFAULT << 8) /**< Shifted mode DEFAULT for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 887 #define I2C_ROUTELOC0_SCLLOC_LOC1 (_I2C_ROUTELOC0_SCLLOC_LOC1 << 8) /**< Shifted mode LOC1 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 888 #define I2C_ROUTELOC0_SCLLOC_LOC2 (_I2C_ROUTELOC0_SCLLOC_LOC2 << 8) /**< Shifted mode LOC2 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 889 #define I2C_ROUTELOC0_SCLLOC_LOC3 (_I2C_ROUTELOC0_SCLLOC_LOC3 << 8) /**< Shifted mode LOC3 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 890 #define I2C_ROUTELOC0_SCLLOC_LOC4 (_I2C_ROUTELOC0_SCLLOC_LOC4 << 8) /**< Shifted mode LOC4 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 891 #define I2C_ROUTELOC0_SCLLOC_LOC5 (_I2C_ROUTELOC0_SCLLOC_LOC5 << 8) /**< Shifted mode LOC5 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 892 #define I2C_ROUTELOC0_SCLLOC_LOC6 (_I2C_ROUTELOC0_SCLLOC_LOC6 << 8) /**< Shifted mode LOC6 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 893 #define I2C_ROUTELOC0_SCLLOC_LOC7 (_I2C_ROUTELOC0_SCLLOC_LOC7 << 8) /**< Shifted mode LOC7 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 894 #define I2C_ROUTELOC0_SCLLOC_LOC8 (_I2C_ROUTELOC0_SCLLOC_LOC8 << 8) /**< Shifted mode LOC8 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 895 #define I2C_ROUTELOC0_SCLLOC_LOC9 (_I2C_ROUTELOC0_SCLLOC_LOC9 << 8) /**< Shifted mode LOC9 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 896 #define I2C_ROUTELOC0_SCLLOC_LOC10 (_I2C_ROUTELOC0_SCLLOC_LOC10 << 8) /**< Shifted mode LOC10 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 897 #define I2C_ROUTELOC0_SCLLOC_LOC11 (_I2C_ROUTELOC0_SCLLOC_LOC11 << 8) /**< Shifted mode LOC11 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 898 #define I2C_ROUTELOC0_SCLLOC_LOC12 (_I2C_ROUTELOC0_SCLLOC_LOC12 << 8) /**< Shifted mode LOC12 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 899 #define I2C_ROUTELOC0_SCLLOC_LOC13 (_I2C_ROUTELOC0_SCLLOC_LOC13 << 8) /**< Shifted mode LOC13 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 900 #define I2C_ROUTELOC0_SCLLOC_LOC14 (_I2C_ROUTELOC0_SCLLOC_LOC14 << 8) /**< Shifted mode LOC14 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 901 #define I2C_ROUTELOC0_SCLLOC_LOC15 (_I2C_ROUTELOC0_SCLLOC_LOC15 << 8) /**< Shifted mode LOC15 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 902 #define I2C_ROUTELOC0_SCLLOC_LOC16 (_I2C_ROUTELOC0_SCLLOC_LOC16 << 8) /**< Shifted mode LOC16 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 903 #define I2C_ROUTELOC0_SCLLOC_LOC17 (_I2C_ROUTELOC0_SCLLOC_LOC17 << 8) /**< Shifted mode LOC17 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 904 #define I2C_ROUTELOC0_SCLLOC_LOC18 (_I2C_ROUTELOC0_SCLLOC_LOC18 << 8) /**< Shifted mode LOC18 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 905 #define I2C_ROUTELOC0_SCLLOC_LOC19 (_I2C_ROUTELOC0_SCLLOC_LOC19 << 8) /**< Shifted mode LOC19 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 906 #define I2C_ROUTELOC0_SCLLOC_LOC20 (_I2C_ROUTELOC0_SCLLOC_LOC20 << 8) /**< Shifted mode LOC20 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 907 #define I2C_ROUTELOC0_SCLLOC_LOC21 (_I2C_ROUTELOC0_SCLLOC_LOC21 << 8) /**< Shifted mode LOC21 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 908 #define I2C_ROUTELOC0_SCLLOC_LOC22 (_I2C_ROUTELOC0_SCLLOC_LOC22 << 8) /**< Shifted mode LOC22 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 909 #define I2C_ROUTELOC0_SCLLOC_LOC23 (_I2C_ROUTELOC0_SCLLOC_LOC23 << 8) /**< Shifted mode LOC23 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 910 #define I2C_ROUTELOC0_SCLLOC_LOC24 (_I2C_ROUTELOC0_SCLLOC_LOC24 << 8) /**< Shifted mode LOC24 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 911 #define I2C_ROUTELOC0_SCLLOC_LOC25 (_I2C_ROUTELOC0_SCLLOC_LOC25 << 8) /**< Shifted mode LOC25 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 912 #define I2C_ROUTELOC0_SCLLOC_LOC26 (_I2C_ROUTELOC0_SCLLOC_LOC26 << 8) /**< Shifted mode LOC26 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 913 #define I2C_ROUTELOC0_SCLLOC_LOC27 (_I2C_ROUTELOC0_SCLLOC_LOC27 << 8) /**< Shifted mode LOC27 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 914 #define I2C_ROUTELOC0_SCLLOC_LOC28 (_I2C_ROUTELOC0_SCLLOC_LOC28 << 8) /**< Shifted mode LOC28 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 915 #define I2C_ROUTELOC0_SCLLOC_LOC29 (_I2C_ROUTELOC0_SCLLOC_LOC29 << 8) /**< Shifted mode LOC29 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 916 #define I2C_ROUTELOC0_SCLLOC_LOC30 (_I2C_ROUTELOC0_SCLLOC_LOC30 << 8) /**< Shifted mode LOC30 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 917 #define I2C_ROUTELOC0_SCLLOC_LOC31 (_I2C_ROUTELOC0_SCLLOC_LOC31 << 8) /**< Shifted mode LOC31 for I2C_ROUTELOC0 */
<> 150:02e0a0aed4ec 918
<> 150:02e0a0aed4ec 919 /** @} End of group EFM32PG1B_I2C */
<> 150:02e0a0aed4ec 920 /** @} End of group Parts */
<> 150:02e0a0aed4ec 921