Fawwaz Nadzmy / mbed-STM

mbed library sources. Supersedes mbed-src.

Fork of mbed-dev by mbed official

targets/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFM32WG/device/efm32wg_lcd.h@153:9398a535854b, 2016-12-22 (annotated)

Committer:
fwndz
Date:
Thu Dec 22 05:12:40 2016 +0000
Revision:
153:9398a535854b
Parent:
150:02e0a0aed4ec 
device target maximize

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 150:02e0a0aed4ec 1 /**************************************************************************//**
<> 150:02e0a0aed4ec 2 * @file efm32wg_lcd.h
<> 150:02e0a0aed4ec 3 * @brief EFM32WG_LCD register and bit field definitions
<> 150:02e0a0aed4ec 4 * @version 5.0.0
<> 150:02e0a0aed4ec 5 ******************************************************************************
<> 150:02e0a0aed4ec 6 * @section License
<> 150:02e0a0aed4ec 7 * <b>Copyright 2016 Silicon Laboratories, Inc. http://www.silabs.com</b>
<> 150:02e0a0aed4ec 8 ******************************************************************************
<> 150:02e0a0aed4ec 9 *
<> 150:02e0a0aed4ec 10 * Permission is granted to anyone to use this software for any purpose,
<> 150:02e0a0aed4ec 11 * including commercial applications, and to alter it and redistribute it
<> 150:02e0a0aed4ec 12 * freely, subject to the following restrictions:
<> 150:02e0a0aed4ec 13 *
<> 150:02e0a0aed4ec 14 * 1. The origin of this software must not be misrepresented; you must not
<> 150:02e0a0aed4ec 15 * claim that you wrote the original software.@n
<> 150:02e0a0aed4ec 16 * 2. Altered source versions must be plainly marked as such, and must not be
<> 150:02e0a0aed4ec 17 * misrepresented as being the original software.@n
<> 150:02e0a0aed4ec 18 * 3. This notice may not be removed or altered from any source distribution.
<> 150:02e0a0aed4ec 19 *
<> 150:02e0a0aed4ec 20 * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc.
<> 150:02e0a0aed4ec 21 * has no obligation to support this Software. Silicon Laboratories, Inc. is
<> 150:02e0a0aed4ec 22 * providing the Software "AS IS", with no express or implied warranties of any
<> 150:02e0a0aed4ec 23 * kind, including, but not limited to, any implied warranties of
<> 150:02e0a0aed4ec 24 * merchantability or fitness for any particular purpose or warranties against
<> 150:02e0a0aed4ec 25 * infringement of any proprietary rights of a third party.
<> 150:02e0a0aed4ec 26 *
<> 150:02e0a0aed4ec 27 * Silicon Laboratories, Inc. will not be liable for any consequential,
<> 150:02e0a0aed4ec 28 * incidental, or special damages, or any other relief, or for any claim by
<> 150:02e0a0aed4ec 29 * any third party, arising from your use of this Software.
<> 150:02e0a0aed4ec 30 *
<> 150:02e0a0aed4ec 31 *****************************************************************************/
<> 150:02e0a0aed4ec 32 /**************************************************************************//**
<> 150:02e0a0aed4ec 33 * @addtogroup Parts
<> 150:02e0a0aed4ec 34 * @{
<> 150:02e0a0aed4ec 35 ******************************************************************************/
<> 150:02e0a0aed4ec 36 /**************************************************************************//**
<> 150:02e0a0aed4ec 37 * @defgroup EFM32WG_LCD
<> 150:02e0a0aed4ec 38 * @{
<> 150:02e0a0aed4ec 39 * @brief EFM32WG_LCD Register Declaration
<> 150:02e0a0aed4ec 40 *****************************************************************************/
<> 150:02e0a0aed4ec 41 typedef struct
<> 150:02e0a0aed4ec 42 {
<> 150:02e0a0aed4ec 43 __IOM uint32_t CTRL; /**< Control Register */
<> 150:02e0a0aed4ec 44 __IOM uint32_t DISPCTRL; /**< Display Control Register */
<> 150:02e0a0aed4ec 45 __IOM uint32_t SEGEN; /**< Segment Enable Register */
<> 150:02e0a0aed4ec 46 __IOM uint32_t BACTRL; /**< Blink and Animation Control Register */
<> 150:02e0a0aed4ec 47 __IM uint32_t STATUS; /**< Status Register */
<> 150:02e0a0aed4ec 48 __IOM uint32_t AREGA; /**< Animation Register A */
<> 150:02e0a0aed4ec 49 __IOM uint32_t AREGB; /**< Animation Register B */
<> 150:02e0a0aed4ec 50 __IM uint32_t IF; /**< Interrupt Flag Register */
<> 150:02e0a0aed4ec 51 __IOM uint32_t IFS; /**< Interrupt Flag Set Register */
<> 150:02e0a0aed4ec 52 __IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
<> 150:02e0a0aed4ec 53 __IOM uint32_t IEN; /**< Interrupt Enable Register */
<> 150:02e0a0aed4ec 54
<> 150:02e0a0aed4ec 55 uint32_t RESERVED0[5]; /**< Reserved for future use **/
<> 150:02e0a0aed4ec 56 __IOM uint32_t SEGD0L; /**< Segment Data Low Register 0 */
<> 150:02e0a0aed4ec 57 __IOM uint32_t SEGD1L; /**< Segment Data Low Register 1 */
<> 150:02e0a0aed4ec 58 __IOM uint32_t SEGD2L; /**< Segment Data Low Register 2 */
<> 150:02e0a0aed4ec 59 __IOM uint32_t SEGD3L; /**< Segment Data Low Register 3 */
<> 150:02e0a0aed4ec 60 __IOM uint32_t SEGD0H; /**< Segment Data High Register 0 */
<> 150:02e0a0aed4ec 61 __IOM uint32_t SEGD1H; /**< Segment Data High Register 1 */
<> 150:02e0a0aed4ec 62 __IOM uint32_t SEGD2H; /**< Segment Data High Register 2 */
<> 150:02e0a0aed4ec 63 __IOM uint32_t SEGD3H; /**< Segment Data High Register 3 */
<> 150:02e0a0aed4ec 64
<> 150:02e0a0aed4ec 65 __IOM uint32_t FREEZE; /**< Freeze Register */
<> 150:02e0a0aed4ec 66 __IM uint32_t SYNCBUSY; /**< Synchronization Busy Register */
<> 150:02e0a0aed4ec 67
<> 150:02e0a0aed4ec 68 uint32_t RESERVED1[19]; /**< Reserved for future use **/
<> 150:02e0a0aed4ec 69 __IOM uint32_t SEGD4H; /**< Segment Data High Register 4 */
<> 150:02e0a0aed4ec 70 __IOM uint32_t SEGD5H; /**< Segment Data High Register 5 */
<> 150:02e0a0aed4ec 71 __IOM uint32_t SEGD6H; /**< Segment Data High Register 6 */
<> 150:02e0a0aed4ec 72 __IOM uint32_t SEGD7H; /**< Segment Data High Register 7 */
<> 150:02e0a0aed4ec 73 uint32_t RESERVED2[2]; /**< Reserved for future use **/
<> 150:02e0a0aed4ec 74 __IOM uint32_t SEGD4L; /**< Segment Data Low Register 4 */
<> 150:02e0a0aed4ec 75 __IOM uint32_t SEGD5L; /**< Segment Data Low Register 5 */
<> 150:02e0a0aed4ec 76 __IOM uint32_t SEGD6L; /**< Segment Data Low Register 6 */
<> 150:02e0a0aed4ec 77 __IOM uint32_t SEGD7L; /**< Segment Data Low Register 7 */
<> 150:02e0a0aed4ec 78 } LCD_TypeDef; /** @} */
<> 150:02e0a0aed4ec 79
<> 150:02e0a0aed4ec 80 /**************************************************************************//**
<> 150:02e0a0aed4ec 81 * @defgroup EFM32WG_LCD_BitFields
<> 150:02e0a0aed4ec 82 * @{
<> 150:02e0a0aed4ec 83 *****************************************************************************/
<> 150:02e0a0aed4ec 84
<> 150:02e0a0aed4ec 85 /* Bit fields for LCD CTRL */
<> 150:02e0a0aed4ec 86 #define _LCD_CTRL_RESETVALUE 0x00000000UL /**< Default value for LCD_CTRL */
<> 150:02e0a0aed4ec 87 #define _LCD_CTRL_MASK 0x00800007UL /**< Mask for LCD_CTRL */
<> 150:02e0a0aed4ec 88 #define LCD_CTRL_EN (0x1UL << 0) /**< LCD Enable */
<> 150:02e0a0aed4ec 89 #define _LCD_CTRL_EN_SHIFT 0 /**< Shift value for LCD_EN */
<> 150:02e0a0aed4ec 90 #define _LCD_CTRL_EN_MASK 0x1UL /**< Bit mask for LCD_EN */
<> 150:02e0a0aed4ec 91 #define _LCD_CTRL_EN_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_CTRL */
<> 150:02e0a0aed4ec 92 #define LCD_CTRL_EN_DEFAULT (_LCD_CTRL_EN_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_CTRL */
<> 150:02e0a0aed4ec 93 #define _LCD_CTRL_UDCTRL_SHIFT 1 /**< Shift value for LCD_UDCTRL */
<> 150:02e0a0aed4ec 94 #define _LCD_CTRL_UDCTRL_MASK 0x6UL /**< Bit mask for LCD_UDCTRL */
<> 150:02e0a0aed4ec 95 #define _LCD_CTRL_UDCTRL_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_CTRL */
<> 150:02e0a0aed4ec 96 #define _LCD_CTRL_UDCTRL_REGULAR 0x00000000UL /**< Mode REGULAR for LCD_CTRL */
<> 150:02e0a0aed4ec 97 #define _LCD_CTRL_UDCTRL_FCEVENT 0x00000001UL /**< Mode FCEVENT for LCD_CTRL */
<> 150:02e0a0aed4ec 98 #define _LCD_CTRL_UDCTRL_FRAMESTART 0x00000002UL /**< Mode FRAMESTART for LCD_CTRL */
<> 150:02e0a0aed4ec 99 #define LCD_CTRL_UDCTRL_DEFAULT (_LCD_CTRL_UDCTRL_DEFAULT << 1) /**< Shifted mode DEFAULT for LCD_CTRL */
<> 150:02e0a0aed4ec 100 #define LCD_CTRL_UDCTRL_REGULAR (_LCD_CTRL_UDCTRL_REGULAR << 1) /**< Shifted mode REGULAR for LCD_CTRL */
<> 150:02e0a0aed4ec 101 #define LCD_CTRL_UDCTRL_FCEVENT (_LCD_CTRL_UDCTRL_FCEVENT << 1) /**< Shifted mode FCEVENT for LCD_CTRL */
<> 150:02e0a0aed4ec 102 #define LCD_CTRL_UDCTRL_FRAMESTART (_LCD_CTRL_UDCTRL_FRAMESTART << 1) /**< Shifted mode FRAMESTART for LCD_CTRL */
<> 150:02e0a0aed4ec 103 #define LCD_CTRL_DSC (0x1UL << 23) /**< Direct Segment Control */
<> 150:02e0a0aed4ec 104 #define _LCD_CTRL_DSC_SHIFT 23 /**< Shift value for LCD_DSC */
<> 150:02e0a0aed4ec 105 #define _LCD_CTRL_DSC_MASK 0x800000UL /**< Bit mask for LCD_DSC */
<> 150:02e0a0aed4ec 106 #define _LCD_CTRL_DSC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_CTRL */
<> 150:02e0a0aed4ec 107 #define LCD_CTRL_DSC_DEFAULT (_LCD_CTRL_DSC_DEFAULT << 23) /**< Shifted mode DEFAULT for LCD_CTRL */
<> 150:02e0a0aed4ec 108
<> 150:02e0a0aed4ec 109 /* Bit fields for LCD DISPCTRL */
<> 150:02e0a0aed4ec 110 #define _LCD_DISPCTRL_RESETVALUE 0x000C1F00UL /**< Default value for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 111 #define _LCD_DISPCTRL_MASK 0x005D9F1FUL /**< Mask for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 112 #define _LCD_DISPCTRL_MUX_SHIFT 0 /**< Shift value for LCD_MUX */
<> 150:02e0a0aed4ec 113 #define _LCD_DISPCTRL_MUX_MASK 0x3UL /**< Bit mask for LCD_MUX */
<> 150:02e0a0aed4ec 114 #define _LCD_DISPCTRL_MUX_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 115 #define _LCD_DISPCTRL_MUX_STATIC 0x00000000UL /**< Mode STATIC for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 116 #define _LCD_DISPCTRL_MUX_DUPLEX 0x00000001UL /**< Mode DUPLEX for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 117 #define _LCD_DISPCTRL_MUX_TRIPLEX 0x00000002UL /**< Mode TRIPLEX for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 118 #define _LCD_DISPCTRL_MUX_QUADRUPLEX 0x00000003UL /**< Mode QUADRUPLEX for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 119 #define LCD_DISPCTRL_MUX_DEFAULT (_LCD_DISPCTRL_MUX_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 120 #define LCD_DISPCTRL_MUX_STATIC (_LCD_DISPCTRL_MUX_STATIC << 0) /**< Shifted mode STATIC for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 121 #define LCD_DISPCTRL_MUX_DUPLEX (_LCD_DISPCTRL_MUX_DUPLEX << 0) /**< Shifted mode DUPLEX for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 122 #define LCD_DISPCTRL_MUX_TRIPLEX (_LCD_DISPCTRL_MUX_TRIPLEX << 0) /**< Shifted mode TRIPLEX for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 123 #define LCD_DISPCTRL_MUX_QUADRUPLEX (_LCD_DISPCTRL_MUX_QUADRUPLEX << 0) /**< Shifted mode QUADRUPLEX for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 124 #define _LCD_DISPCTRL_BIAS_SHIFT 2 /**< Shift value for LCD_BIAS */
<> 150:02e0a0aed4ec 125 #define _LCD_DISPCTRL_BIAS_MASK 0xCUL /**< Bit mask for LCD_BIAS */
<> 150:02e0a0aed4ec 126 #define _LCD_DISPCTRL_BIAS_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 127 #define _LCD_DISPCTRL_BIAS_STATIC 0x00000000UL /**< Mode STATIC for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 128 #define _LCD_DISPCTRL_BIAS_ONEHALF 0x00000001UL /**< Mode ONEHALF for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 129 #define _LCD_DISPCTRL_BIAS_ONETHIRD 0x00000002UL /**< Mode ONETHIRD for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 130 #define _LCD_DISPCTRL_BIAS_ONEFOURTH 0x00000003UL /**< Mode ONEFOURTH for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 131 #define LCD_DISPCTRL_BIAS_DEFAULT (_LCD_DISPCTRL_BIAS_DEFAULT << 2) /**< Shifted mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 132 #define LCD_DISPCTRL_BIAS_STATIC (_LCD_DISPCTRL_BIAS_STATIC << 2) /**< Shifted mode STATIC for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 133 #define LCD_DISPCTRL_BIAS_ONEHALF (_LCD_DISPCTRL_BIAS_ONEHALF << 2) /**< Shifted mode ONEHALF for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 134 #define LCD_DISPCTRL_BIAS_ONETHIRD (_LCD_DISPCTRL_BIAS_ONETHIRD << 2) /**< Shifted mode ONETHIRD for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 135 #define LCD_DISPCTRL_BIAS_ONEFOURTH (_LCD_DISPCTRL_BIAS_ONEFOURTH << 2) /**< Shifted mode ONEFOURTH for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 136 #define LCD_DISPCTRL_WAVE (0x1UL << 4) /**< Waveform Selection */
<> 150:02e0a0aed4ec 137 #define _LCD_DISPCTRL_WAVE_SHIFT 4 /**< Shift value for LCD_WAVE */
<> 150:02e0a0aed4ec 138 #define _LCD_DISPCTRL_WAVE_MASK 0x10UL /**< Bit mask for LCD_WAVE */
<> 150:02e0a0aed4ec 139 #define _LCD_DISPCTRL_WAVE_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 140 #define _LCD_DISPCTRL_WAVE_LOWPOWER 0x00000000UL /**< Mode LOWPOWER for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 141 #define _LCD_DISPCTRL_WAVE_NORMAL 0x00000001UL /**< Mode NORMAL for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 142 #define LCD_DISPCTRL_WAVE_DEFAULT (_LCD_DISPCTRL_WAVE_DEFAULT << 4) /**< Shifted mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 143 #define LCD_DISPCTRL_WAVE_LOWPOWER (_LCD_DISPCTRL_WAVE_LOWPOWER << 4) /**< Shifted mode LOWPOWER for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 144 #define LCD_DISPCTRL_WAVE_NORMAL (_LCD_DISPCTRL_WAVE_NORMAL << 4) /**< Shifted mode NORMAL for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 145 #define _LCD_DISPCTRL_CONLEV_SHIFT 8 /**< Shift value for LCD_CONLEV */
<> 150:02e0a0aed4ec 146 #define _LCD_DISPCTRL_CONLEV_MASK 0x1F00UL /**< Bit mask for LCD_CONLEV */
<> 150:02e0a0aed4ec 147 #define _LCD_DISPCTRL_CONLEV_MIN 0x00000000UL /**< Mode MIN for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 148 #define _LCD_DISPCTRL_CONLEV_DEFAULT 0x0000001FUL /**< Mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 149 #define _LCD_DISPCTRL_CONLEV_MAX 0x0000001FUL /**< Mode MAX for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 150 #define LCD_DISPCTRL_CONLEV_MIN (_LCD_DISPCTRL_CONLEV_MIN << 8) /**< Shifted mode MIN for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 151 #define LCD_DISPCTRL_CONLEV_DEFAULT (_LCD_DISPCTRL_CONLEV_DEFAULT << 8) /**< Shifted mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 152 #define LCD_DISPCTRL_CONLEV_MAX (_LCD_DISPCTRL_CONLEV_MAX << 8) /**< Shifted mode MAX for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 153 #define LCD_DISPCTRL_CONCONF (0x1UL << 15) /**< Contrast Configuration */
<> 150:02e0a0aed4ec 154 #define _LCD_DISPCTRL_CONCONF_SHIFT 15 /**< Shift value for LCD_CONCONF */
<> 150:02e0a0aed4ec 155 #define _LCD_DISPCTRL_CONCONF_MASK 0x8000UL /**< Bit mask for LCD_CONCONF */
<> 150:02e0a0aed4ec 156 #define _LCD_DISPCTRL_CONCONF_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 157 #define _LCD_DISPCTRL_CONCONF_VLCD 0x00000000UL /**< Mode VLCD for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 158 #define _LCD_DISPCTRL_CONCONF_GND 0x00000001UL /**< Mode GND for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 159 #define LCD_DISPCTRL_CONCONF_DEFAULT (_LCD_DISPCTRL_CONCONF_DEFAULT << 15) /**< Shifted mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 160 #define LCD_DISPCTRL_CONCONF_VLCD (_LCD_DISPCTRL_CONCONF_VLCD << 15) /**< Shifted mode VLCD for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 161 #define LCD_DISPCTRL_CONCONF_GND (_LCD_DISPCTRL_CONCONF_GND << 15) /**< Shifted mode GND for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 162 #define LCD_DISPCTRL_VLCDSEL (0x1UL << 16) /**< VLCD Selection */
<> 150:02e0a0aed4ec 163 #define _LCD_DISPCTRL_VLCDSEL_SHIFT 16 /**< Shift value for LCD_VLCDSEL */
<> 150:02e0a0aed4ec 164 #define _LCD_DISPCTRL_VLCDSEL_MASK 0x10000UL /**< Bit mask for LCD_VLCDSEL */
<> 150:02e0a0aed4ec 165 #define _LCD_DISPCTRL_VLCDSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 166 #define _LCD_DISPCTRL_VLCDSEL_VDD 0x00000000UL /**< Mode VDD for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 167 #define _LCD_DISPCTRL_VLCDSEL_VEXTBOOST 0x00000001UL /**< Mode VEXTBOOST for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 168 #define LCD_DISPCTRL_VLCDSEL_DEFAULT (_LCD_DISPCTRL_VLCDSEL_DEFAULT << 16) /**< Shifted mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 169 #define LCD_DISPCTRL_VLCDSEL_VDD (_LCD_DISPCTRL_VLCDSEL_VDD << 16) /**< Shifted mode VDD for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 170 #define LCD_DISPCTRL_VLCDSEL_VEXTBOOST (_LCD_DISPCTRL_VLCDSEL_VEXTBOOST << 16) /**< Shifted mode VEXTBOOST for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 171 #define _LCD_DISPCTRL_VBLEV_SHIFT 18 /**< Shift value for LCD_VBLEV */
<> 150:02e0a0aed4ec 172 #define _LCD_DISPCTRL_VBLEV_MASK 0x1C0000UL /**< Bit mask for LCD_VBLEV */
<> 150:02e0a0aed4ec 173 #define _LCD_DISPCTRL_VBLEV_LEVEL0 0x00000000UL /**< Mode LEVEL0 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 174 #define _LCD_DISPCTRL_VBLEV_LEVEL1 0x00000001UL /**< Mode LEVEL1 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 175 #define _LCD_DISPCTRL_VBLEV_LEVEL2 0x00000002UL /**< Mode LEVEL2 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 176 #define _LCD_DISPCTRL_VBLEV_DEFAULT 0x00000003UL /**< Mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 177 #define _LCD_DISPCTRL_VBLEV_LEVEL3 0x00000003UL /**< Mode LEVEL3 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 178 #define _LCD_DISPCTRL_VBLEV_LEVEL4 0x00000004UL /**< Mode LEVEL4 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 179 #define _LCD_DISPCTRL_VBLEV_LEVEL5 0x00000005UL /**< Mode LEVEL5 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 180 #define _LCD_DISPCTRL_VBLEV_LEVEL6 0x00000006UL /**< Mode LEVEL6 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 181 #define _LCD_DISPCTRL_VBLEV_LEVEL7 0x00000007UL /**< Mode LEVEL7 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 182 #define LCD_DISPCTRL_VBLEV_LEVEL0 (_LCD_DISPCTRL_VBLEV_LEVEL0 << 18) /**< Shifted mode LEVEL0 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 183 #define LCD_DISPCTRL_VBLEV_LEVEL1 (_LCD_DISPCTRL_VBLEV_LEVEL1 << 18) /**< Shifted mode LEVEL1 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 184 #define LCD_DISPCTRL_VBLEV_LEVEL2 (_LCD_DISPCTRL_VBLEV_LEVEL2 << 18) /**< Shifted mode LEVEL2 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 185 #define LCD_DISPCTRL_VBLEV_DEFAULT (_LCD_DISPCTRL_VBLEV_DEFAULT << 18) /**< Shifted mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 186 #define LCD_DISPCTRL_VBLEV_LEVEL3 (_LCD_DISPCTRL_VBLEV_LEVEL3 << 18) /**< Shifted mode LEVEL3 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 187 #define LCD_DISPCTRL_VBLEV_LEVEL4 (_LCD_DISPCTRL_VBLEV_LEVEL4 << 18) /**< Shifted mode LEVEL4 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 188 #define LCD_DISPCTRL_VBLEV_LEVEL5 (_LCD_DISPCTRL_VBLEV_LEVEL5 << 18) /**< Shifted mode LEVEL5 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 189 #define LCD_DISPCTRL_VBLEV_LEVEL6 (_LCD_DISPCTRL_VBLEV_LEVEL6 << 18) /**< Shifted mode LEVEL6 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 190 #define LCD_DISPCTRL_VBLEV_LEVEL7 (_LCD_DISPCTRL_VBLEV_LEVEL7 << 18) /**< Shifted mode LEVEL7 for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 191 #define LCD_DISPCTRL_MUXE (0x1UL << 22) /**< Extended Mux Configuration */
<> 150:02e0a0aed4ec 192 #define _LCD_DISPCTRL_MUXE_SHIFT 22 /**< Shift value for LCD_MUXE */
<> 150:02e0a0aed4ec 193 #define _LCD_DISPCTRL_MUXE_MASK 0x400000UL /**< Bit mask for LCD_MUXE */
<> 150:02e0a0aed4ec 194 #define _LCD_DISPCTRL_MUXE_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 195 #define _LCD_DISPCTRL_MUXE_MUX 0x00000000UL /**< Mode MUX for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 196 #define _LCD_DISPCTRL_MUXE_MUXE 0x00000001UL /**< Mode MUXE for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 197 #define LCD_DISPCTRL_MUXE_DEFAULT (_LCD_DISPCTRL_MUXE_DEFAULT << 22) /**< Shifted mode DEFAULT for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 198 #define LCD_DISPCTRL_MUXE_MUX (_LCD_DISPCTRL_MUXE_MUX << 22) /**< Shifted mode MUX for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 199 #define LCD_DISPCTRL_MUXE_MUXE (_LCD_DISPCTRL_MUXE_MUXE << 22) /**< Shifted mode MUXE for LCD_DISPCTRL */
<> 150:02e0a0aed4ec 200
<> 150:02e0a0aed4ec 201 /* Bit fields for LCD SEGEN */
<> 150:02e0a0aed4ec 202 #define _LCD_SEGEN_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGEN */
<> 150:02e0a0aed4ec 203 #define _LCD_SEGEN_MASK 0x000003FFUL /**< Mask for LCD_SEGEN */
<> 150:02e0a0aed4ec 204 #define _LCD_SEGEN_SEGEN_SHIFT 0 /**< Shift value for LCD_SEGEN */
<> 150:02e0a0aed4ec 205 #define _LCD_SEGEN_SEGEN_MASK 0x3FFUL /**< Bit mask for LCD_SEGEN */
<> 150:02e0a0aed4ec 206 #define _LCD_SEGEN_SEGEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGEN */
<> 150:02e0a0aed4ec 207 #define LCD_SEGEN_SEGEN_DEFAULT (_LCD_SEGEN_SEGEN_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGEN */
<> 150:02e0a0aed4ec 208
<> 150:02e0a0aed4ec 209 /* Bit fields for LCD BACTRL */
<> 150:02e0a0aed4ec 210 #define _LCD_BACTRL_RESETVALUE 0x00000000UL /**< Default value for LCD_BACTRL */
<> 150:02e0a0aed4ec 211 #define _LCD_BACTRL_MASK 0x10FF01FFUL /**< Mask for LCD_BACTRL */
<> 150:02e0a0aed4ec 212 #define LCD_BACTRL_BLINKEN (0x1UL << 0) /**< Blink Enable */
<> 150:02e0a0aed4ec 213 #define _LCD_BACTRL_BLINKEN_SHIFT 0 /**< Shift value for LCD_BLINKEN */
<> 150:02e0a0aed4ec 214 #define _LCD_BACTRL_BLINKEN_MASK 0x1UL /**< Bit mask for LCD_BLINKEN */
<> 150:02e0a0aed4ec 215 #define _LCD_BACTRL_BLINKEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 216 #define LCD_BACTRL_BLINKEN_DEFAULT (_LCD_BACTRL_BLINKEN_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 217 #define LCD_BACTRL_BLANK (0x1UL << 1) /**< Blank Display */
<> 150:02e0a0aed4ec 218 #define _LCD_BACTRL_BLANK_SHIFT 1 /**< Shift value for LCD_BLANK */
<> 150:02e0a0aed4ec 219 #define _LCD_BACTRL_BLANK_MASK 0x2UL /**< Bit mask for LCD_BLANK */
<> 150:02e0a0aed4ec 220 #define _LCD_BACTRL_BLANK_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 221 #define LCD_BACTRL_BLANK_DEFAULT (_LCD_BACTRL_BLANK_DEFAULT << 1) /**< Shifted mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 222 #define LCD_BACTRL_AEN (0x1UL << 2) /**< Animation Enable */
<> 150:02e0a0aed4ec 223 #define _LCD_BACTRL_AEN_SHIFT 2 /**< Shift value for LCD_AEN */
<> 150:02e0a0aed4ec 224 #define _LCD_BACTRL_AEN_MASK 0x4UL /**< Bit mask for LCD_AEN */
<> 150:02e0a0aed4ec 225 #define _LCD_BACTRL_AEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 226 #define LCD_BACTRL_AEN_DEFAULT (_LCD_BACTRL_AEN_DEFAULT << 2) /**< Shifted mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 227 #define _LCD_BACTRL_AREGASC_SHIFT 3 /**< Shift value for LCD_AREGASC */
<> 150:02e0a0aed4ec 228 #define _LCD_BACTRL_AREGASC_MASK 0x18UL /**< Bit mask for LCD_AREGASC */
<> 150:02e0a0aed4ec 229 #define _LCD_BACTRL_AREGASC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 230 #define _LCD_BACTRL_AREGASC_NOSHIFT 0x00000000UL /**< Mode NOSHIFT for LCD_BACTRL */
<> 150:02e0a0aed4ec 231 #define _LCD_BACTRL_AREGASC_SHIFTLEFT 0x00000001UL /**< Mode SHIFTLEFT for LCD_BACTRL */
<> 150:02e0a0aed4ec 232 #define _LCD_BACTRL_AREGASC_SHIFTRIGHT 0x00000002UL /**< Mode SHIFTRIGHT for LCD_BACTRL */
<> 150:02e0a0aed4ec 233 #define LCD_BACTRL_AREGASC_DEFAULT (_LCD_BACTRL_AREGASC_DEFAULT << 3) /**< Shifted mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 234 #define LCD_BACTRL_AREGASC_NOSHIFT (_LCD_BACTRL_AREGASC_NOSHIFT << 3) /**< Shifted mode NOSHIFT for LCD_BACTRL */
<> 150:02e0a0aed4ec 235 #define LCD_BACTRL_AREGASC_SHIFTLEFT (_LCD_BACTRL_AREGASC_SHIFTLEFT << 3) /**< Shifted mode SHIFTLEFT for LCD_BACTRL */
<> 150:02e0a0aed4ec 236 #define LCD_BACTRL_AREGASC_SHIFTRIGHT (_LCD_BACTRL_AREGASC_SHIFTRIGHT << 3) /**< Shifted mode SHIFTRIGHT for LCD_BACTRL */
<> 150:02e0a0aed4ec 237 #define _LCD_BACTRL_AREGBSC_SHIFT 5 /**< Shift value for LCD_AREGBSC */
<> 150:02e0a0aed4ec 238 #define _LCD_BACTRL_AREGBSC_MASK 0x60UL /**< Bit mask for LCD_AREGBSC */
<> 150:02e0a0aed4ec 239 #define _LCD_BACTRL_AREGBSC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 240 #define _LCD_BACTRL_AREGBSC_NOSHIFT 0x00000000UL /**< Mode NOSHIFT for LCD_BACTRL */
<> 150:02e0a0aed4ec 241 #define _LCD_BACTRL_AREGBSC_SHIFTLEFT 0x00000001UL /**< Mode SHIFTLEFT for LCD_BACTRL */
<> 150:02e0a0aed4ec 242 #define _LCD_BACTRL_AREGBSC_SHIFTRIGHT 0x00000002UL /**< Mode SHIFTRIGHT for LCD_BACTRL */
<> 150:02e0a0aed4ec 243 #define LCD_BACTRL_AREGBSC_DEFAULT (_LCD_BACTRL_AREGBSC_DEFAULT << 5) /**< Shifted mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 244 #define LCD_BACTRL_AREGBSC_NOSHIFT (_LCD_BACTRL_AREGBSC_NOSHIFT << 5) /**< Shifted mode NOSHIFT for LCD_BACTRL */
<> 150:02e0a0aed4ec 245 #define LCD_BACTRL_AREGBSC_SHIFTLEFT (_LCD_BACTRL_AREGBSC_SHIFTLEFT << 5) /**< Shifted mode SHIFTLEFT for LCD_BACTRL */
<> 150:02e0a0aed4ec 246 #define LCD_BACTRL_AREGBSC_SHIFTRIGHT (_LCD_BACTRL_AREGBSC_SHIFTRIGHT << 5) /**< Shifted mode SHIFTRIGHT for LCD_BACTRL */
<> 150:02e0a0aed4ec 247 #define LCD_BACTRL_ALOGSEL (0x1UL << 7) /**< Animate Logic Function Select */
<> 150:02e0a0aed4ec 248 #define _LCD_BACTRL_ALOGSEL_SHIFT 7 /**< Shift value for LCD_ALOGSEL */
<> 150:02e0a0aed4ec 249 #define _LCD_BACTRL_ALOGSEL_MASK 0x80UL /**< Bit mask for LCD_ALOGSEL */
<> 150:02e0a0aed4ec 250 #define _LCD_BACTRL_ALOGSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 251 #define _LCD_BACTRL_ALOGSEL_AND 0x00000000UL /**< Mode AND for LCD_BACTRL */
<> 150:02e0a0aed4ec 252 #define _LCD_BACTRL_ALOGSEL_OR 0x00000001UL /**< Mode OR for LCD_BACTRL */
<> 150:02e0a0aed4ec 253 #define LCD_BACTRL_ALOGSEL_DEFAULT (_LCD_BACTRL_ALOGSEL_DEFAULT << 7) /**< Shifted mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 254 #define LCD_BACTRL_ALOGSEL_AND (_LCD_BACTRL_ALOGSEL_AND << 7) /**< Shifted mode AND for LCD_BACTRL */
<> 150:02e0a0aed4ec 255 #define LCD_BACTRL_ALOGSEL_OR (_LCD_BACTRL_ALOGSEL_OR << 7) /**< Shifted mode OR for LCD_BACTRL */
<> 150:02e0a0aed4ec 256 #define LCD_BACTRL_FCEN (0x1UL << 8) /**< Frame Counter Enable */
<> 150:02e0a0aed4ec 257 #define _LCD_BACTRL_FCEN_SHIFT 8 /**< Shift value for LCD_FCEN */
<> 150:02e0a0aed4ec 258 #define _LCD_BACTRL_FCEN_MASK 0x100UL /**< Bit mask for LCD_FCEN */
<> 150:02e0a0aed4ec 259 #define _LCD_BACTRL_FCEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 260 #define LCD_BACTRL_FCEN_DEFAULT (_LCD_BACTRL_FCEN_DEFAULT << 8) /**< Shifted mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 261 #define _LCD_BACTRL_FCPRESC_SHIFT 16 /**< Shift value for LCD_FCPRESC */
<> 150:02e0a0aed4ec 262 #define _LCD_BACTRL_FCPRESC_MASK 0x30000UL /**< Bit mask for LCD_FCPRESC */
<> 150:02e0a0aed4ec 263 #define _LCD_BACTRL_FCPRESC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 264 #define _LCD_BACTRL_FCPRESC_DIV1 0x00000000UL /**< Mode DIV1 for LCD_BACTRL */
<> 150:02e0a0aed4ec 265 #define _LCD_BACTRL_FCPRESC_DIV2 0x00000001UL /**< Mode DIV2 for LCD_BACTRL */
<> 150:02e0a0aed4ec 266 #define _LCD_BACTRL_FCPRESC_DIV4 0x00000002UL /**< Mode DIV4 for LCD_BACTRL */
<> 150:02e0a0aed4ec 267 #define _LCD_BACTRL_FCPRESC_DIV8 0x00000003UL /**< Mode DIV8 for LCD_BACTRL */
<> 150:02e0a0aed4ec 268 #define LCD_BACTRL_FCPRESC_DEFAULT (_LCD_BACTRL_FCPRESC_DEFAULT << 16) /**< Shifted mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 269 #define LCD_BACTRL_FCPRESC_DIV1 (_LCD_BACTRL_FCPRESC_DIV1 << 16) /**< Shifted mode DIV1 for LCD_BACTRL */
<> 150:02e0a0aed4ec 270 #define LCD_BACTRL_FCPRESC_DIV2 (_LCD_BACTRL_FCPRESC_DIV2 << 16) /**< Shifted mode DIV2 for LCD_BACTRL */
<> 150:02e0a0aed4ec 271 #define LCD_BACTRL_FCPRESC_DIV4 (_LCD_BACTRL_FCPRESC_DIV4 << 16) /**< Shifted mode DIV4 for LCD_BACTRL */
<> 150:02e0a0aed4ec 272 #define LCD_BACTRL_FCPRESC_DIV8 (_LCD_BACTRL_FCPRESC_DIV8 << 16) /**< Shifted mode DIV8 for LCD_BACTRL */
<> 150:02e0a0aed4ec 273 #define _LCD_BACTRL_FCTOP_SHIFT 18 /**< Shift value for LCD_FCTOP */
<> 150:02e0a0aed4ec 274 #define _LCD_BACTRL_FCTOP_MASK 0xFC0000UL /**< Bit mask for LCD_FCTOP */
<> 150:02e0a0aed4ec 275 #define _LCD_BACTRL_FCTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 276 #define LCD_BACTRL_FCTOP_DEFAULT (_LCD_BACTRL_FCTOP_DEFAULT << 18) /**< Shifted mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 277 #define LCD_BACTRL_ALOC (0x1UL << 28) /**< Animation Location */
<> 150:02e0a0aed4ec 278 #define _LCD_BACTRL_ALOC_SHIFT 28 /**< Shift value for LCD_ALOC */
<> 150:02e0a0aed4ec 279 #define _LCD_BACTRL_ALOC_MASK 0x10000000UL /**< Bit mask for LCD_ALOC */
<> 150:02e0a0aed4ec 280 #define _LCD_BACTRL_ALOC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 281 #define _LCD_BACTRL_ALOC_SEG0TO7 0x00000000UL /**< Mode SEG0TO7 for LCD_BACTRL */
<> 150:02e0a0aed4ec 282 #define _LCD_BACTRL_ALOC_SEG8TO15 0x00000001UL /**< Mode SEG8TO15 for LCD_BACTRL */
<> 150:02e0a0aed4ec 283 #define LCD_BACTRL_ALOC_DEFAULT (_LCD_BACTRL_ALOC_DEFAULT << 28) /**< Shifted mode DEFAULT for LCD_BACTRL */
<> 150:02e0a0aed4ec 284 #define LCD_BACTRL_ALOC_SEG0TO7 (_LCD_BACTRL_ALOC_SEG0TO7 << 28) /**< Shifted mode SEG0TO7 for LCD_BACTRL */
<> 150:02e0a0aed4ec 285 #define LCD_BACTRL_ALOC_SEG8TO15 (_LCD_BACTRL_ALOC_SEG8TO15 << 28) /**< Shifted mode SEG8TO15 for LCD_BACTRL */
<> 150:02e0a0aed4ec 286
<> 150:02e0a0aed4ec 287 /* Bit fields for LCD STATUS */
<> 150:02e0a0aed4ec 288 #define _LCD_STATUS_RESETVALUE 0x00000000UL /**< Default value for LCD_STATUS */
<> 150:02e0a0aed4ec 289 #define _LCD_STATUS_MASK 0x0000010FUL /**< Mask for LCD_STATUS */
<> 150:02e0a0aed4ec 290 #define _LCD_STATUS_ASTATE_SHIFT 0 /**< Shift value for LCD_ASTATE */
<> 150:02e0a0aed4ec 291 #define _LCD_STATUS_ASTATE_MASK 0xFUL /**< Bit mask for LCD_ASTATE */
<> 150:02e0a0aed4ec 292 #define _LCD_STATUS_ASTATE_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_STATUS */
<> 150:02e0a0aed4ec 293 #define LCD_STATUS_ASTATE_DEFAULT (_LCD_STATUS_ASTATE_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_STATUS */
<> 150:02e0a0aed4ec 294 #define LCD_STATUS_BLINK (0x1UL << 8) /**< Blink State */
<> 150:02e0a0aed4ec 295 #define _LCD_STATUS_BLINK_SHIFT 8 /**< Shift value for LCD_BLINK */
<> 150:02e0a0aed4ec 296 #define _LCD_STATUS_BLINK_MASK 0x100UL /**< Bit mask for LCD_BLINK */
<> 150:02e0a0aed4ec 297 #define _LCD_STATUS_BLINK_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_STATUS */
<> 150:02e0a0aed4ec 298 #define LCD_STATUS_BLINK_DEFAULT (_LCD_STATUS_BLINK_DEFAULT << 8) /**< Shifted mode DEFAULT for LCD_STATUS */
<> 150:02e0a0aed4ec 299
<> 150:02e0a0aed4ec 300 /* Bit fields for LCD AREGA */
<> 150:02e0a0aed4ec 301 #define _LCD_AREGA_RESETVALUE 0x00000000UL /**< Default value for LCD_AREGA */
<> 150:02e0a0aed4ec 302 #define _LCD_AREGA_MASK 0x000000FFUL /**< Mask for LCD_AREGA */
<> 150:02e0a0aed4ec 303 #define _LCD_AREGA_AREGA_SHIFT 0 /**< Shift value for LCD_AREGA */
<> 150:02e0a0aed4ec 304 #define _LCD_AREGA_AREGA_MASK 0xFFUL /**< Bit mask for LCD_AREGA */
<> 150:02e0a0aed4ec 305 #define _LCD_AREGA_AREGA_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_AREGA */
<> 150:02e0a0aed4ec 306 #define LCD_AREGA_AREGA_DEFAULT (_LCD_AREGA_AREGA_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_AREGA */
<> 150:02e0a0aed4ec 307
<> 150:02e0a0aed4ec 308 /* Bit fields for LCD AREGB */
<> 150:02e0a0aed4ec 309 #define _LCD_AREGB_RESETVALUE 0x00000000UL /**< Default value for LCD_AREGB */
<> 150:02e0a0aed4ec 310 #define _LCD_AREGB_MASK 0x000000FFUL /**< Mask for LCD_AREGB */
<> 150:02e0a0aed4ec 311 #define _LCD_AREGB_AREGB_SHIFT 0 /**< Shift value for LCD_AREGB */
<> 150:02e0a0aed4ec 312 #define _LCD_AREGB_AREGB_MASK 0xFFUL /**< Bit mask for LCD_AREGB */
<> 150:02e0a0aed4ec 313 #define _LCD_AREGB_AREGB_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_AREGB */
<> 150:02e0a0aed4ec 314 #define LCD_AREGB_AREGB_DEFAULT (_LCD_AREGB_AREGB_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_AREGB */
<> 150:02e0a0aed4ec 315
<> 150:02e0a0aed4ec 316 /* Bit fields for LCD IF */
<> 150:02e0a0aed4ec 317 #define _LCD_IF_RESETVALUE 0x00000000UL /**< Default value for LCD_IF */
<> 150:02e0a0aed4ec 318 #define _LCD_IF_MASK 0x00000001UL /**< Mask for LCD_IF */
<> 150:02e0a0aed4ec 319 #define LCD_IF_FC (0x1UL << 0) /**< Frame Counter Interrupt Flag */
<> 150:02e0a0aed4ec 320 #define _LCD_IF_FC_SHIFT 0 /**< Shift value for LCD_FC */
<> 150:02e0a0aed4ec 321 #define _LCD_IF_FC_MASK 0x1UL /**< Bit mask for LCD_FC */
<> 150:02e0a0aed4ec 322 #define _LCD_IF_FC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_IF */
<> 150:02e0a0aed4ec 323 #define LCD_IF_FC_DEFAULT (_LCD_IF_FC_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_IF */
<> 150:02e0a0aed4ec 324
<> 150:02e0a0aed4ec 325 /* Bit fields for LCD IFS */
<> 150:02e0a0aed4ec 326 #define _LCD_IFS_RESETVALUE 0x00000000UL /**< Default value for LCD_IFS */
<> 150:02e0a0aed4ec 327 #define _LCD_IFS_MASK 0x00000001UL /**< Mask for LCD_IFS */
<> 150:02e0a0aed4ec 328 #define LCD_IFS_FC (0x1UL << 0) /**< Frame Counter Interrupt Flag Set */
<> 150:02e0a0aed4ec 329 #define _LCD_IFS_FC_SHIFT 0 /**< Shift value for LCD_FC */
<> 150:02e0a0aed4ec 330 #define _LCD_IFS_FC_MASK 0x1UL /**< Bit mask for LCD_FC */
<> 150:02e0a0aed4ec 331 #define _LCD_IFS_FC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_IFS */
<> 150:02e0a0aed4ec 332 #define LCD_IFS_FC_DEFAULT (_LCD_IFS_FC_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_IFS */
<> 150:02e0a0aed4ec 333
<> 150:02e0a0aed4ec 334 /* Bit fields for LCD IFC */
<> 150:02e0a0aed4ec 335 #define _LCD_IFC_RESETVALUE 0x00000000UL /**< Default value for LCD_IFC */
<> 150:02e0a0aed4ec 336 #define _LCD_IFC_MASK 0x00000001UL /**< Mask for LCD_IFC */
<> 150:02e0a0aed4ec 337 #define LCD_IFC_FC (0x1UL << 0) /**< Frame Counter Interrupt Flag Clear */
<> 150:02e0a0aed4ec 338 #define _LCD_IFC_FC_SHIFT 0 /**< Shift value for LCD_FC */
<> 150:02e0a0aed4ec 339 #define _LCD_IFC_FC_MASK 0x1UL /**< Bit mask for LCD_FC */
<> 150:02e0a0aed4ec 340 #define _LCD_IFC_FC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_IFC */
<> 150:02e0a0aed4ec 341 #define LCD_IFC_FC_DEFAULT (_LCD_IFC_FC_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_IFC */
<> 150:02e0a0aed4ec 342
<> 150:02e0a0aed4ec 343 /* Bit fields for LCD IEN */
<> 150:02e0a0aed4ec 344 #define _LCD_IEN_RESETVALUE 0x00000000UL /**< Default value for LCD_IEN */
<> 150:02e0a0aed4ec 345 #define _LCD_IEN_MASK 0x00000001UL /**< Mask for LCD_IEN */
<> 150:02e0a0aed4ec 346 #define LCD_IEN_FC (0x1UL << 0) /**< Frame Counter Interrupt Enable */
<> 150:02e0a0aed4ec 347 #define _LCD_IEN_FC_SHIFT 0 /**< Shift value for LCD_FC */
<> 150:02e0a0aed4ec 348 #define _LCD_IEN_FC_MASK 0x1UL /**< Bit mask for LCD_FC */
<> 150:02e0a0aed4ec 349 #define _LCD_IEN_FC_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_IEN */
<> 150:02e0a0aed4ec 350 #define LCD_IEN_FC_DEFAULT (_LCD_IEN_FC_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_IEN */
<> 150:02e0a0aed4ec 351
<> 150:02e0a0aed4ec 352 /* Bit fields for LCD SEGD0L */
<> 150:02e0a0aed4ec 353 #define _LCD_SEGD0L_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD0L */
<> 150:02e0a0aed4ec 354 #define _LCD_SEGD0L_MASK 0xFFFFFFFFUL /**< Mask for LCD_SEGD0L */
<> 150:02e0a0aed4ec 355 #define _LCD_SEGD0L_SEGD0L_SHIFT 0 /**< Shift value for LCD_SEGD0L */
<> 150:02e0a0aed4ec 356 #define _LCD_SEGD0L_SEGD0L_MASK 0xFFFFFFFFUL /**< Bit mask for LCD_SEGD0L */
<> 150:02e0a0aed4ec 357 #define _LCD_SEGD0L_SEGD0L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD0L */
<> 150:02e0a0aed4ec 358 #define LCD_SEGD0L_SEGD0L_DEFAULT (_LCD_SEGD0L_SEGD0L_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD0L */
<> 150:02e0a0aed4ec 359
<> 150:02e0a0aed4ec 360 /* Bit fields for LCD SEGD1L */
<> 150:02e0a0aed4ec 361 #define _LCD_SEGD1L_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD1L */
<> 150:02e0a0aed4ec 362 #define _LCD_SEGD1L_MASK 0xFFFFFFFFUL /**< Mask for LCD_SEGD1L */
<> 150:02e0a0aed4ec 363 #define _LCD_SEGD1L_SEGD1L_SHIFT 0 /**< Shift value for LCD_SEGD1L */
<> 150:02e0a0aed4ec 364 #define _LCD_SEGD1L_SEGD1L_MASK 0xFFFFFFFFUL /**< Bit mask for LCD_SEGD1L */
<> 150:02e0a0aed4ec 365 #define _LCD_SEGD1L_SEGD1L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD1L */
<> 150:02e0a0aed4ec 366 #define LCD_SEGD1L_SEGD1L_DEFAULT (_LCD_SEGD1L_SEGD1L_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD1L */
<> 150:02e0a0aed4ec 367
<> 150:02e0a0aed4ec 368 /* Bit fields for LCD SEGD2L */
<> 150:02e0a0aed4ec 369 #define _LCD_SEGD2L_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD2L */
<> 150:02e0a0aed4ec 370 #define _LCD_SEGD2L_MASK 0xFFFFFFFFUL /**< Mask for LCD_SEGD2L */
<> 150:02e0a0aed4ec 371 #define _LCD_SEGD2L_SEGD2L_SHIFT 0 /**< Shift value for LCD_SEGD2L */
<> 150:02e0a0aed4ec 372 #define _LCD_SEGD2L_SEGD2L_MASK 0xFFFFFFFFUL /**< Bit mask for LCD_SEGD2L */
<> 150:02e0a0aed4ec 373 #define _LCD_SEGD2L_SEGD2L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD2L */
<> 150:02e0a0aed4ec 374 #define LCD_SEGD2L_SEGD2L_DEFAULT (_LCD_SEGD2L_SEGD2L_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD2L */
<> 150:02e0a0aed4ec 375
<> 150:02e0a0aed4ec 376 /* Bit fields for LCD SEGD3L */
<> 150:02e0a0aed4ec 377 #define _LCD_SEGD3L_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD3L */
<> 150:02e0a0aed4ec 378 #define _LCD_SEGD3L_MASK 0xFFFFFFFFUL /**< Mask for LCD_SEGD3L */
<> 150:02e0a0aed4ec 379 #define _LCD_SEGD3L_SEGD3L_SHIFT 0 /**< Shift value for LCD_SEGD3L */
<> 150:02e0a0aed4ec 380 #define _LCD_SEGD3L_SEGD3L_MASK 0xFFFFFFFFUL /**< Bit mask for LCD_SEGD3L */
<> 150:02e0a0aed4ec 381 #define _LCD_SEGD3L_SEGD3L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD3L */
<> 150:02e0a0aed4ec 382 #define LCD_SEGD3L_SEGD3L_DEFAULT (_LCD_SEGD3L_SEGD3L_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD3L */
<> 150:02e0a0aed4ec 383
<> 150:02e0a0aed4ec 384 /* Bit fields for LCD SEGD0H */
<> 150:02e0a0aed4ec 385 #define _LCD_SEGD0H_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD0H */
<> 150:02e0a0aed4ec 386 #define _LCD_SEGD0H_MASK 0x000000FFUL /**< Mask for LCD_SEGD0H */
<> 150:02e0a0aed4ec 387 #define _LCD_SEGD0H_SEGD0H_SHIFT 0 /**< Shift value for LCD_SEGD0H */
<> 150:02e0a0aed4ec 388 #define _LCD_SEGD0H_SEGD0H_MASK 0xFFUL /**< Bit mask for LCD_SEGD0H */
<> 150:02e0a0aed4ec 389 #define _LCD_SEGD0H_SEGD0H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD0H */
<> 150:02e0a0aed4ec 390 #define LCD_SEGD0H_SEGD0H_DEFAULT (_LCD_SEGD0H_SEGD0H_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD0H */
<> 150:02e0a0aed4ec 391
<> 150:02e0a0aed4ec 392 /* Bit fields for LCD SEGD1H */
<> 150:02e0a0aed4ec 393 #define _LCD_SEGD1H_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD1H */
<> 150:02e0a0aed4ec 394 #define _LCD_SEGD1H_MASK 0x000000FFUL /**< Mask for LCD_SEGD1H */
<> 150:02e0a0aed4ec 395 #define _LCD_SEGD1H_SEGD1H_SHIFT 0 /**< Shift value for LCD_SEGD1H */
<> 150:02e0a0aed4ec 396 #define _LCD_SEGD1H_SEGD1H_MASK 0xFFUL /**< Bit mask for LCD_SEGD1H */
<> 150:02e0a0aed4ec 397 #define _LCD_SEGD1H_SEGD1H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD1H */
<> 150:02e0a0aed4ec 398 #define LCD_SEGD1H_SEGD1H_DEFAULT (_LCD_SEGD1H_SEGD1H_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD1H */
<> 150:02e0a0aed4ec 399
<> 150:02e0a0aed4ec 400 /* Bit fields for LCD SEGD2H */
<> 150:02e0a0aed4ec 401 #define _LCD_SEGD2H_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD2H */
<> 150:02e0a0aed4ec 402 #define _LCD_SEGD2H_MASK 0x000000FFUL /**< Mask for LCD_SEGD2H */
<> 150:02e0a0aed4ec 403 #define _LCD_SEGD2H_SEGD2H_SHIFT 0 /**< Shift value for LCD_SEGD2H */
<> 150:02e0a0aed4ec 404 #define _LCD_SEGD2H_SEGD2H_MASK 0xFFUL /**< Bit mask for LCD_SEGD2H */
<> 150:02e0a0aed4ec 405 #define _LCD_SEGD2H_SEGD2H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD2H */
<> 150:02e0a0aed4ec 406 #define LCD_SEGD2H_SEGD2H_DEFAULT (_LCD_SEGD2H_SEGD2H_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD2H */
<> 150:02e0a0aed4ec 407
<> 150:02e0a0aed4ec 408 /* Bit fields for LCD SEGD3H */
<> 150:02e0a0aed4ec 409 #define _LCD_SEGD3H_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD3H */
<> 150:02e0a0aed4ec 410 #define _LCD_SEGD3H_MASK 0x000000FFUL /**< Mask for LCD_SEGD3H */
<> 150:02e0a0aed4ec 411 #define _LCD_SEGD3H_SEGD3H_SHIFT 0 /**< Shift value for LCD_SEGD3H */
<> 150:02e0a0aed4ec 412 #define _LCD_SEGD3H_SEGD3H_MASK 0xFFUL /**< Bit mask for LCD_SEGD3H */
<> 150:02e0a0aed4ec 413 #define _LCD_SEGD3H_SEGD3H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD3H */
<> 150:02e0a0aed4ec 414 #define LCD_SEGD3H_SEGD3H_DEFAULT (_LCD_SEGD3H_SEGD3H_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD3H */
<> 150:02e0a0aed4ec 415
<> 150:02e0a0aed4ec 416 /* Bit fields for LCD FREEZE */
<> 150:02e0a0aed4ec 417 #define _LCD_FREEZE_RESETVALUE 0x00000000UL /**< Default value for LCD_FREEZE */
<> 150:02e0a0aed4ec 418 #define _LCD_FREEZE_MASK 0x00000001UL /**< Mask for LCD_FREEZE */
<> 150:02e0a0aed4ec 419 #define LCD_FREEZE_REGFREEZE (0x1UL << 0) /**< Register Update Freeze */
<> 150:02e0a0aed4ec 420 #define _LCD_FREEZE_REGFREEZE_SHIFT 0 /**< Shift value for LCD_REGFREEZE */
<> 150:02e0a0aed4ec 421 #define _LCD_FREEZE_REGFREEZE_MASK 0x1UL /**< Bit mask for LCD_REGFREEZE */
<> 150:02e0a0aed4ec 422 #define _LCD_FREEZE_REGFREEZE_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_FREEZE */
<> 150:02e0a0aed4ec 423 #define _LCD_FREEZE_REGFREEZE_UPDATE 0x00000000UL /**< Mode UPDATE for LCD_FREEZE */
<> 150:02e0a0aed4ec 424 #define _LCD_FREEZE_REGFREEZE_FREEZE 0x00000001UL /**< Mode FREEZE for LCD_FREEZE */
<> 150:02e0a0aed4ec 425 #define LCD_FREEZE_REGFREEZE_DEFAULT (_LCD_FREEZE_REGFREEZE_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_FREEZE */
<> 150:02e0a0aed4ec 426 #define LCD_FREEZE_REGFREEZE_UPDATE (_LCD_FREEZE_REGFREEZE_UPDATE << 0) /**< Shifted mode UPDATE for LCD_FREEZE */
<> 150:02e0a0aed4ec 427 #define LCD_FREEZE_REGFREEZE_FREEZE (_LCD_FREEZE_REGFREEZE_FREEZE << 0) /**< Shifted mode FREEZE for LCD_FREEZE */
<> 150:02e0a0aed4ec 428
<> 150:02e0a0aed4ec 429 /* Bit fields for LCD SYNCBUSY */
<> 150:02e0a0aed4ec 430 #define _LCD_SYNCBUSY_RESETVALUE 0x00000000UL /**< Default value for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 431 #define _LCD_SYNCBUSY_MASK 0x000FFFFFUL /**< Mask for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 432 #define LCD_SYNCBUSY_CTRL (0x1UL << 0) /**< CTRL Register Busy */
<> 150:02e0a0aed4ec 433 #define _LCD_SYNCBUSY_CTRL_SHIFT 0 /**< Shift value for LCD_CTRL */
<> 150:02e0a0aed4ec 434 #define _LCD_SYNCBUSY_CTRL_MASK 0x1UL /**< Bit mask for LCD_CTRL */
<> 150:02e0a0aed4ec 435 #define _LCD_SYNCBUSY_CTRL_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 436 #define LCD_SYNCBUSY_CTRL_DEFAULT (_LCD_SYNCBUSY_CTRL_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 437 #define LCD_SYNCBUSY_BACTRL (0x1UL << 1) /**< BACTRL Register Busy */
<> 150:02e0a0aed4ec 438 #define _LCD_SYNCBUSY_BACTRL_SHIFT 1 /**< Shift value for LCD_BACTRL */
<> 150:02e0a0aed4ec 439 #define _LCD_SYNCBUSY_BACTRL_MASK 0x2UL /**< Bit mask for LCD_BACTRL */
<> 150:02e0a0aed4ec 440 #define _LCD_SYNCBUSY_BACTRL_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 441 #define LCD_SYNCBUSY_BACTRL_DEFAULT (_LCD_SYNCBUSY_BACTRL_DEFAULT << 1) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 442 #define LCD_SYNCBUSY_AREGA (0x1UL << 2) /**< AREGA Register Busy */
<> 150:02e0a0aed4ec 443 #define _LCD_SYNCBUSY_AREGA_SHIFT 2 /**< Shift value for LCD_AREGA */
<> 150:02e0a0aed4ec 444 #define _LCD_SYNCBUSY_AREGA_MASK 0x4UL /**< Bit mask for LCD_AREGA */
<> 150:02e0a0aed4ec 445 #define _LCD_SYNCBUSY_AREGA_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 446 #define LCD_SYNCBUSY_AREGA_DEFAULT (_LCD_SYNCBUSY_AREGA_DEFAULT << 2) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 447 #define LCD_SYNCBUSY_AREGB (0x1UL << 3) /**< AREGB Register Busy */
<> 150:02e0a0aed4ec 448 #define _LCD_SYNCBUSY_AREGB_SHIFT 3 /**< Shift value for LCD_AREGB */
<> 150:02e0a0aed4ec 449 #define _LCD_SYNCBUSY_AREGB_MASK 0x8UL /**< Bit mask for LCD_AREGB */
<> 150:02e0a0aed4ec 450 #define _LCD_SYNCBUSY_AREGB_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 451 #define LCD_SYNCBUSY_AREGB_DEFAULT (_LCD_SYNCBUSY_AREGB_DEFAULT << 3) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 452 #define LCD_SYNCBUSY_SEGD0L (0x1UL << 4) /**< SEGD0L Register Busy */
<> 150:02e0a0aed4ec 453 #define _LCD_SYNCBUSY_SEGD0L_SHIFT 4 /**< Shift value for LCD_SEGD0L */
<> 150:02e0a0aed4ec 454 #define _LCD_SYNCBUSY_SEGD0L_MASK 0x10UL /**< Bit mask for LCD_SEGD0L */
<> 150:02e0a0aed4ec 455 #define _LCD_SYNCBUSY_SEGD0L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 456 #define LCD_SYNCBUSY_SEGD0L_DEFAULT (_LCD_SYNCBUSY_SEGD0L_DEFAULT << 4) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 457 #define LCD_SYNCBUSY_SEGD1L (0x1UL << 5) /**< SEGD1L Register Busy */
<> 150:02e0a0aed4ec 458 #define _LCD_SYNCBUSY_SEGD1L_SHIFT 5 /**< Shift value for LCD_SEGD1L */
<> 150:02e0a0aed4ec 459 #define _LCD_SYNCBUSY_SEGD1L_MASK 0x20UL /**< Bit mask for LCD_SEGD1L */
<> 150:02e0a0aed4ec 460 #define _LCD_SYNCBUSY_SEGD1L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 461 #define LCD_SYNCBUSY_SEGD1L_DEFAULT (_LCD_SYNCBUSY_SEGD1L_DEFAULT << 5) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 462 #define LCD_SYNCBUSY_SEGD2L (0x1UL << 6) /**< SEGD2L Register Busy */
<> 150:02e0a0aed4ec 463 #define _LCD_SYNCBUSY_SEGD2L_SHIFT 6 /**< Shift value for LCD_SEGD2L */
<> 150:02e0a0aed4ec 464 #define _LCD_SYNCBUSY_SEGD2L_MASK 0x40UL /**< Bit mask for LCD_SEGD2L */
<> 150:02e0a0aed4ec 465 #define _LCD_SYNCBUSY_SEGD2L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 466 #define LCD_SYNCBUSY_SEGD2L_DEFAULT (_LCD_SYNCBUSY_SEGD2L_DEFAULT << 6) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 467 #define LCD_SYNCBUSY_SEGD3L (0x1UL << 7) /**< SEGD3L Register Busy */
<> 150:02e0a0aed4ec 468 #define _LCD_SYNCBUSY_SEGD3L_SHIFT 7 /**< Shift value for LCD_SEGD3L */
<> 150:02e0a0aed4ec 469 #define _LCD_SYNCBUSY_SEGD3L_MASK 0x80UL /**< Bit mask for LCD_SEGD3L */
<> 150:02e0a0aed4ec 470 #define _LCD_SYNCBUSY_SEGD3L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 471 #define LCD_SYNCBUSY_SEGD3L_DEFAULT (_LCD_SYNCBUSY_SEGD3L_DEFAULT << 7) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 472 #define LCD_SYNCBUSY_SEGD0H (0x1UL << 8) /**< SEGD0H Register Busy */
<> 150:02e0a0aed4ec 473 #define _LCD_SYNCBUSY_SEGD0H_SHIFT 8 /**< Shift value for LCD_SEGD0H */
<> 150:02e0a0aed4ec 474 #define _LCD_SYNCBUSY_SEGD0H_MASK 0x100UL /**< Bit mask for LCD_SEGD0H */
<> 150:02e0a0aed4ec 475 #define _LCD_SYNCBUSY_SEGD0H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 476 #define LCD_SYNCBUSY_SEGD0H_DEFAULT (_LCD_SYNCBUSY_SEGD0H_DEFAULT << 8) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 477 #define LCD_SYNCBUSY_SEGD1H (0x1UL << 9) /**< SEGD1H Register Busy */
<> 150:02e0a0aed4ec 478 #define _LCD_SYNCBUSY_SEGD1H_SHIFT 9 /**< Shift value for LCD_SEGD1H */
<> 150:02e0a0aed4ec 479 #define _LCD_SYNCBUSY_SEGD1H_MASK 0x200UL /**< Bit mask for LCD_SEGD1H */
<> 150:02e0a0aed4ec 480 #define _LCD_SYNCBUSY_SEGD1H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 481 #define LCD_SYNCBUSY_SEGD1H_DEFAULT (_LCD_SYNCBUSY_SEGD1H_DEFAULT << 9) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 482 #define LCD_SYNCBUSY_SEGD2H (0x1UL << 10) /**< SEGD2H Register Busy */
<> 150:02e0a0aed4ec 483 #define _LCD_SYNCBUSY_SEGD2H_SHIFT 10 /**< Shift value for LCD_SEGD2H */
<> 150:02e0a0aed4ec 484 #define _LCD_SYNCBUSY_SEGD2H_MASK 0x400UL /**< Bit mask for LCD_SEGD2H */
<> 150:02e0a0aed4ec 485 #define _LCD_SYNCBUSY_SEGD2H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 486 #define LCD_SYNCBUSY_SEGD2H_DEFAULT (_LCD_SYNCBUSY_SEGD2H_DEFAULT << 10) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 487 #define LCD_SYNCBUSY_SEGD3H (0x1UL << 11) /**< SEGD3H Register Busy */
<> 150:02e0a0aed4ec 488 #define _LCD_SYNCBUSY_SEGD3H_SHIFT 11 /**< Shift value for LCD_SEGD3H */
<> 150:02e0a0aed4ec 489 #define _LCD_SYNCBUSY_SEGD3H_MASK 0x800UL /**< Bit mask for LCD_SEGD3H */
<> 150:02e0a0aed4ec 490 #define _LCD_SYNCBUSY_SEGD3H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 491 #define LCD_SYNCBUSY_SEGD3H_DEFAULT (_LCD_SYNCBUSY_SEGD3H_DEFAULT << 11) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 492 #define LCD_SYNCBUSY_SEGD4H (0x1UL << 12) /**< SEGD4H Register Busy */
<> 150:02e0a0aed4ec 493 #define _LCD_SYNCBUSY_SEGD4H_SHIFT 12 /**< Shift value for LCD_SEGD4H */
<> 150:02e0a0aed4ec 494 #define _LCD_SYNCBUSY_SEGD4H_MASK 0x1000UL /**< Bit mask for LCD_SEGD4H */
<> 150:02e0a0aed4ec 495 #define _LCD_SYNCBUSY_SEGD4H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 496 #define LCD_SYNCBUSY_SEGD4H_DEFAULT (_LCD_SYNCBUSY_SEGD4H_DEFAULT << 12) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 497 #define LCD_SYNCBUSY_SEGD5H (0x1UL << 13) /**< SEGD5H Register Busy */
<> 150:02e0a0aed4ec 498 #define _LCD_SYNCBUSY_SEGD5H_SHIFT 13 /**< Shift value for LCD_SEGD5H */
<> 150:02e0a0aed4ec 499 #define _LCD_SYNCBUSY_SEGD5H_MASK 0x2000UL /**< Bit mask for LCD_SEGD5H */
<> 150:02e0a0aed4ec 500 #define _LCD_SYNCBUSY_SEGD5H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 501 #define LCD_SYNCBUSY_SEGD5H_DEFAULT (_LCD_SYNCBUSY_SEGD5H_DEFAULT << 13) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 502 #define LCD_SYNCBUSY_SEGD6H (0x1UL << 14) /**< SEGD6H Register Busy */
<> 150:02e0a0aed4ec 503 #define _LCD_SYNCBUSY_SEGD6H_SHIFT 14 /**< Shift value for LCD_SEGD6H */
<> 150:02e0a0aed4ec 504 #define _LCD_SYNCBUSY_SEGD6H_MASK 0x4000UL /**< Bit mask for LCD_SEGD6H */
<> 150:02e0a0aed4ec 505 #define _LCD_SYNCBUSY_SEGD6H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 506 #define LCD_SYNCBUSY_SEGD6H_DEFAULT (_LCD_SYNCBUSY_SEGD6H_DEFAULT << 14) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 507 #define LCD_SYNCBUSY_SEGD7H (0x1UL << 15) /**< SEGD7H Register Busy */
<> 150:02e0a0aed4ec 508 #define _LCD_SYNCBUSY_SEGD7H_SHIFT 15 /**< Shift value for LCD_SEGD7H */
<> 150:02e0a0aed4ec 509 #define _LCD_SYNCBUSY_SEGD7H_MASK 0x8000UL /**< Bit mask for LCD_SEGD7H */
<> 150:02e0a0aed4ec 510 #define _LCD_SYNCBUSY_SEGD7H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 511 #define LCD_SYNCBUSY_SEGD7H_DEFAULT (_LCD_SYNCBUSY_SEGD7H_DEFAULT << 15) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 512 #define LCD_SYNCBUSY_SEGD4L (0x1UL << 16) /**< SEGD4L Register Busy */
<> 150:02e0a0aed4ec 513 #define _LCD_SYNCBUSY_SEGD4L_SHIFT 16 /**< Shift value for LCD_SEGD4L */
<> 150:02e0a0aed4ec 514 #define _LCD_SYNCBUSY_SEGD4L_MASK 0x10000UL /**< Bit mask for LCD_SEGD4L */
<> 150:02e0a0aed4ec 515 #define _LCD_SYNCBUSY_SEGD4L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 516 #define LCD_SYNCBUSY_SEGD4L_DEFAULT (_LCD_SYNCBUSY_SEGD4L_DEFAULT << 16) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 517 #define LCD_SYNCBUSY_SEGD5L (0x1UL << 17) /**< SEGD5L Register Busy */
<> 150:02e0a0aed4ec 518 #define _LCD_SYNCBUSY_SEGD5L_SHIFT 17 /**< Shift value for LCD_SEGD5L */
<> 150:02e0a0aed4ec 519 #define _LCD_SYNCBUSY_SEGD5L_MASK 0x20000UL /**< Bit mask for LCD_SEGD5L */
<> 150:02e0a0aed4ec 520 #define _LCD_SYNCBUSY_SEGD5L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 521 #define LCD_SYNCBUSY_SEGD5L_DEFAULT (_LCD_SYNCBUSY_SEGD5L_DEFAULT << 17) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 522 #define LCD_SYNCBUSY_SEGD6L (0x1UL << 18) /**< SEGD6L Register Busy */
<> 150:02e0a0aed4ec 523 #define _LCD_SYNCBUSY_SEGD6L_SHIFT 18 /**< Shift value for LCD_SEGD6L */
<> 150:02e0a0aed4ec 524 #define _LCD_SYNCBUSY_SEGD6L_MASK 0x40000UL /**< Bit mask for LCD_SEGD6L */
<> 150:02e0a0aed4ec 525 #define _LCD_SYNCBUSY_SEGD6L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 526 #define LCD_SYNCBUSY_SEGD6L_DEFAULT (_LCD_SYNCBUSY_SEGD6L_DEFAULT << 18) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 527 #define LCD_SYNCBUSY_SEGD7L (0x1UL << 19) /**< SEGD7L Register Busy */
<> 150:02e0a0aed4ec 528 #define _LCD_SYNCBUSY_SEGD7L_SHIFT 19 /**< Shift value for LCD_SEGD7L */
<> 150:02e0a0aed4ec 529 #define _LCD_SYNCBUSY_SEGD7L_MASK 0x80000UL /**< Bit mask for LCD_SEGD7L */
<> 150:02e0a0aed4ec 530 #define _LCD_SYNCBUSY_SEGD7L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 531 #define LCD_SYNCBUSY_SEGD7L_DEFAULT (_LCD_SYNCBUSY_SEGD7L_DEFAULT << 19) /**< Shifted mode DEFAULT for LCD_SYNCBUSY */
<> 150:02e0a0aed4ec 532
<> 150:02e0a0aed4ec 533 /* Bit fields for LCD SEGD4H */
<> 150:02e0a0aed4ec 534 #define _LCD_SEGD4H_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD4H */
<> 150:02e0a0aed4ec 535 #define _LCD_SEGD4H_MASK 0x000000FFUL /**< Mask for LCD_SEGD4H */
<> 150:02e0a0aed4ec 536 #define _LCD_SEGD4H_SEGD4H_SHIFT 0 /**< Shift value for LCD_SEGD4H */
<> 150:02e0a0aed4ec 537 #define _LCD_SEGD4H_SEGD4H_MASK 0xFFUL /**< Bit mask for LCD_SEGD4H */
<> 150:02e0a0aed4ec 538 #define _LCD_SEGD4H_SEGD4H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD4H */
<> 150:02e0a0aed4ec 539 #define LCD_SEGD4H_SEGD4H_DEFAULT (_LCD_SEGD4H_SEGD4H_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD4H */
<> 150:02e0a0aed4ec 540
<> 150:02e0a0aed4ec 541 /* Bit fields for LCD SEGD5H */
<> 150:02e0a0aed4ec 542 #define _LCD_SEGD5H_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD5H */
<> 150:02e0a0aed4ec 543 #define _LCD_SEGD5H_MASK 0x000000FFUL /**< Mask for LCD_SEGD5H */
<> 150:02e0a0aed4ec 544 #define _LCD_SEGD5H_SEGD5H_SHIFT 0 /**< Shift value for LCD_SEGD5H */
<> 150:02e0a0aed4ec 545 #define _LCD_SEGD5H_SEGD5H_MASK 0xFFUL /**< Bit mask for LCD_SEGD5H */
<> 150:02e0a0aed4ec 546 #define _LCD_SEGD5H_SEGD5H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD5H */
<> 150:02e0a0aed4ec 547 #define LCD_SEGD5H_SEGD5H_DEFAULT (_LCD_SEGD5H_SEGD5H_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD5H */
<> 150:02e0a0aed4ec 548
<> 150:02e0a0aed4ec 549 /* Bit fields for LCD SEGD6H */
<> 150:02e0a0aed4ec 550 #define _LCD_SEGD6H_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD6H */
<> 150:02e0a0aed4ec 551 #define _LCD_SEGD6H_MASK 0x000000FFUL /**< Mask for LCD_SEGD6H */
<> 150:02e0a0aed4ec 552 #define _LCD_SEGD6H_SEGD6H_SHIFT 0 /**< Shift value for LCD_SEGD6H */
<> 150:02e0a0aed4ec 553 #define _LCD_SEGD6H_SEGD6H_MASK 0xFFUL /**< Bit mask for LCD_SEGD6H */
<> 150:02e0a0aed4ec 554 #define _LCD_SEGD6H_SEGD6H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD6H */
<> 150:02e0a0aed4ec 555 #define LCD_SEGD6H_SEGD6H_DEFAULT (_LCD_SEGD6H_SEGD6H_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD6H */
<> 150:02e0a0aed4ec 556
<> 150:02e0a0aed4ec 557 /* Bit fields for LCD SEGD7H */
<> 150:02e0a0aed4ec 558 #define _LCD_SEGD7H_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD7H */
<> 150:02e0a0aed4ec 559 #define _LCD_SEGD7H_MASK 0x000000FFUL /**< Mask for LCD_SEGD7H */
<> 150:02e0a0aed4ec 560 #define _LCD_SEGD7H_SEGD7H_SHIFT 0 /**< Shift value for LCD_SEGD7H */
<> 150:02e0a0aed4ec 561 #define _LCD_SEGD7H_SEGD7H_MASK 0xFFUL /**< Bit mask for LCD_SEGD7H */
<> 150:02e0a0aed4ec 562 #define _LCD_SEGD7H_SEGD7H_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD7H */
<> 150:02e0a0aed4ec 563 #define LCD_SEGD7H_SEGD7H_DEFAULT (_LCD_SEGD7H_SEGD7H_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD7H */
<> 150:02e0a0aed4ec 564
<> 150:02e0a0aed4ec 565 /* Bit fields for LCD SEGD4L */
<> 150:02e0a0aed4ec 566 #define _LCD_SEGD4L_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD4L */
<> 150:02e0a0aed4ec 567 #define _LCD_SEGD4L_MASK 0xFFFFFFFFUL /**< Mask for LCD_SEGD4L */
<> 150:02e0a0aed4ec 568 #define _LCD_SEGD4L_SEGD4L_SHIFT 0 /**< Shift value for LCD_SEGD4L */
<> 150:02e0a0aed4ec 569 #define _LCD_SEGD4L_SEGD4L_MASK 0xFFFFFFFFUL /**< Bit mask for LCD_SEGD4L */
<> 150:02e0a0aed4ec 570 #define _LCD_SEGD4L_SEGD4L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD4L */
<> 150:02e0a0aed4ec 571 #define LCD_SEGD4L_SEGD4L_DEFAULT (_LCD_SEGD4L_SEGD4L_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD4L */
<> 150:02e0a0aed4ec 572
<> 150:02e0a0aed4ec 573 /* Bit fields for LCD SEGD5L */
<> 150:02e0a0aed4ec 574 #define _LCD_SEGD5L_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD5L */
<> 150:02e0a0aed4ec 575 #define _LCD_SEGD5L_MASK 0xFFFFFFFFUL /**< Mask for LCD_SEGD5L */
<> 150:02e0a0aed4ec 576 #define _LCD_SEGD5L_SEGD5L_SHIFT 0 /**< Shift value for LCD_SEGD5L */
<> 150:02e0a0aed4ec 577 #define _LCD_SEGD5L_SEGD5L_MASK 0xFFFFFFFFUL /**< Bit mask for LCD_SEGD5L */
<> 150:02e0a0aed4ec 578 #define _LCD_SEGD5L_SEGD5L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD5L */
<> 150:02e0a0aed4ec 579 #define LCD_SEGD5L_SEGD5L_DEFAULT (_LCD_SEGD5L_SEGD5L_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD5L */
<> 150:02e0a0aed4ec 580
<> 150:02e0a0aed4ec 581 /* Bit fields for LCD SEGD6L */
<> 150:02e0a0aed4ec 582 #define _LCD_SEGD6L_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD6L */
<> 150:02e0a0aed4ec 583 #define _LCD_SEGD6L_MASK 0xFFFFFFFFUL /**< Mask for LCD_SEGD6L */
<> 150:02e0a0aed4ec 584 #define _LCD_SEGD6L_SEGD6L_SHIFT 0 /**< Shift value for LCD_SEGD6L */
<> 150:02e0a0aed4ec 585 #define _LCD_SEGD6L_SEGD6L_MASK 0xFFFFFFFFUL /**< Bit mask for LCD_SEGD6L */
<> 150:02e0a0aed4ec 586 #define _LCD_SEGD6L_SEGD6L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD6L */
<> 150:02e0a0aed4ec 587 #define LCD_SEGD6L_SEGD6L_DEFAULT (_LCD_SEGD6L_SEGD6L_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD6L */
<> 150:02e0a0aed4ec 588
<> 150:02e0a0aed4ec 589 /* Bit fields for LCD SEGD7L */
<> 150:02e0a0aed4ec 590 #define _LCD_SEGD7L_RESETVALUE 0x00000000UL /**< Default value for LCD_SEGD7L */
<> 150:02e0a0aed4ec 591 #define _LCD_SEGD7L_MASK 0xFFFFFFFFUL /**< Mask for LCD_SEGD7L */
<> 150:02e0a0aed4ec 592 #define _LCD_SEGD7L_SEGD7L_SHIFT 0 /**< Shift value for LCD_SEGD7L */
<> 150:02e0a0aed4ec 593 #define _LCD_SEGD7L_SEGD7L_MASK 0xFFFFFFFFUL /**< Bit mask for LCD_SEGD7L */
<> 150:02e0a0aed4ec 594 #define _LCD_SEGD7L_SEGD7L_DEFAULT 0x00000000UL /**< Mode DEFAULT for LCD_SEGD7L */
<> 150:02e0a0aed4ec 595 #define LCD_SEGD7L_SEGD7L_DEFAULT (_LCD_SEGD7L_SEGD7L_DEFAULT << 0) /**< Shifted mode DEFAULT for LCD_SEGD7L */
<> 150:02e0a0aed4ec 596
<> 150:02e0a0aed4ec 597 /** @} End of group EFM32WG_LCD */
<> 150:02e0a0aed4ec 598 /** @} End of group Parts */
<> 150:02e0a0aed4ec 599