frederic blanc / mbed

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of mbed by mbed official

TARGET_RZ_A1H/scim_iodefine.h@92:4fc01daae5a5, 2014-11-27 (annotated)

Committer:
bogdanm
Date:
Thu Nov 27 13:33:22 2014 +0000
Revision:
92:4fc01daae5a5
Release 92 of the mbed libray



Main changes:



- nRF51822: fixed pin assignment issues

- ST targets moving to the STM32Cube driver

- LPC1439: fixed serial interrupt issue

- first Cortex-A platform supported in mbed (RZ_A1H)

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 92:4fc01daae5a5 1 /*******************************************************************************
bogdanm 92:4fc01daae5a5 2 * DISCLAIMER
bogdanm 92:4fc01daae5a5 3 * This software is supplied by Renesas Electronics Corporation and is only
bogdanm 92:4fc01daae5a5 4 * intended for use with Renesas products. No other uses are authorized. This
bogdanm 92:4fc01daae5a5 5 * software is owned by Renesas Electronics Corporation and is protected under
bogdanm 92:4fc01daae5a5 6 * all applicable laws, including copyright laws.
bogdanm 92:4fc01daae5a5 7 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
bogdanm 92:4fc01daae5a5 8 * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
bogdanm 92:4fc01daae5a5 9 * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
bogdanm 92:4fc01daae5a5 10 * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
bogdanm 92:4fc01daae5a5 11 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
bogdanm 92:4fc01daae5a5 12 * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
bogdanm 92:4fc01daae5a5 13 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
bogdanm 92:4fc01daae5a5 14 * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
bogdanm 92:4fc01daae5a5 15 * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
bogdanm 92:4fc01daae5a5 16 * Renesas reserves the right, without notice, to make changes to this software
bogdanm 92:4fc01daae5a5 17 * and to discontinue the availability of this software. By using this software,
bogdanm 92:4fc01daae5a5 18 * you agree to the additional terms and conditions found by accessing the
bogdanm 92:4fc01daae5a5 19 * following link:
bogdanm 92:4fc01daae5a5 20 * http://www.renesas.com/disclaimer*
bogdanm 92:4fc01daae5a5 21 * Copyright (C) 2013-2014 Renesas Electronics Corporation. All rights reserved.
bogdanm 92:4fc01daae5a5 22 *******************************************************************************/
bogdanm 92:4fc01daae5a5 23 /*******************************************************************************
bogdanm 92:4fc01daae5a5 24 * File Name : scim_iodefine.h
bogdanm 92:4fc01daae5a5 25 * $Rev: $
bogdanm 92:4fc01daae5a5 26 * $Date:: $
bogdanm 92:4fc01daae5a5 27 * Description : Definition of I/O Register (V1.00a)
bogdanm 92:4fc01daae5a5 28 ******************************************************************************/
bogdanm 92:4fc01daae5a5 29 #ifndef SCIM_IODEFINE_H
bogdanm 92:4fc01daae5a5 30 #define SCIM_IODEFINE_H
bogdanm 92:4fc01daae5a5 31 /* ->SEC M1.10.1 : Not magic number */
bogdanm 92:4fc01daae5a5 32
bogdanm 92:4fc01daae5a5 33 struct st_scim
bogdanm 92:4fc01daae5a5 34 { /* SCIM */
bogdanm 92:4fc01daae5a5 35 volatile uint8_t SMR; /* SMR */
bogdanm 92:4fc01daae5a5 36 volatile uint8_t BRR; /* BRR */
bogdanm 92:4fc01daae5a5 37 volatile uint8_t SCR; /* SCR */
bogdanm 92:4fc01daae5a5 38 volatile uint8_t TDR; /* TDR */
bogdanm 92:4fc01daae5a5 39 volatile uint8_t SSR; /* SSR */
bogdanm 92:4fc01daae5a5 40 volatile uint8_t RDR; /* RDR */
bogdanm 92:4fc01daae5a5 41 volatile uint8_t SCMR; /* SCMR */
bogdanm 92:4fc01daae5a5 42 volatile uint8_t SEMR; /* SEMR */
bogdanm 92:4fc01daae5a5 43 volatile uint8_t SNFR; /* SNFR */
bogdanm 92:4fc01daae5a5 44 volatile uint8_t dummy1[4]; /* */
bogdanm 92:4fc01daae5a5 45 volatile uint8_t SECR; /* SECR */
bogdanm 92:4fc01daae5a5 46 };
bogdanm 92:4fc01daae5a5 47
bogdanm 92:4fc01daae5a5 48
bogdanm 92:4fc01daae5a5 49 #define SCIM0 (*(struct st_scim *)0xE800B000uL) /* SCIM0 */
bogdanm 92:4fc01daae5a5 50 #define SCIM1 (*(struct st_scim *)0xE800B800uL) /* SCIM1 */
bogdanm 92:4fc01daae5a5 51
bogdanm 92:4fc01daae5a5 52
bogdanm 92:4fc01daae5a5 53 /* Start of channnel array defines of SCIM */
bogdanm 92:4fc01daae5a5 54
bogdanm 92:4fc01daae5a5 55 /* Channnel array defines of SCIM */
bogdanm 92:4fc01daae5a5 56 /*(Sample) value = SCIM[ channel ]->SMR; */
bogdanm 92:4fc01daae5a5 57 #define SCIM_COUNT 2
bogdanm 92:4fc01daae5a5 58 #define SCIM_ADDRESS_LIST \
bogdanm 92:4fc01daae5a5 59 { /* ->MISRA 11.3 */ /* ->SEC R2.7.1 */ \
bogdanm 92:4fc01daae5a5 60 &SCIM0, &SCIM1 \
bogdanm 92:4fc01daae5a5 61 } /* <-MISRA 11.3 */ /* <-SEC R2.7.1 */ /* { } is for MISRA 19.4 */
bogdanm 92:4fc01daae5a5 62
bogdanm 92:4fc01daae5a5 63 /* End of channnel array defines of SCIM */
bogdanm 92:4fc01daae5a5 64
bogdanm 92:4fc01daae5a5 65
bogdanm 92:4fc01daae5a5 66 #define SMR0 SCIM0.SMR
bogdanm 92:4fc01daae5a5 67 #define BRR0 SCIM0.BRR
bogdanm 92:4fc01daae5a5 68 #define SCR0 SCIM0.SCR
bogdanm 92:4fc01daae5a5 69 #define TDR0 SCIM0.TDR
bogdanm 92:4fc01daae5a5 70 #define SSR0 SCIM0.SSR
bogdanm 92:4fc01daae5a5 71 #define RDR0 SCIM0.RDR
bogdanm 92:4fc01daae5a5 72 #define SCMR0 SCIM0.SCMR
bogdanm 92:4fc01daae5a5 73 #define SEMR0 SCIM0.SEMR
bogdanm 92:4fc01daae5a5 74 #define SNFR0 SCIM0.SNFR
bogdanm 92:4fc01daae5a5 75 #define SECR0 SCIM0.SECR
bogdanm 92:4fc01daae5a5 76 #define SMR1 SCIM1.SMR
bogdanm 92:4fc01daae5a5 77 #define BRR1 SCIM1.BRR
bogdanm 92:4fc01daae5a5 78 #define SCR1 SCIM1.SCR
bogdanm 92:4fc01daae5a5 79 #define TDR1 SCIM1.TDR
bogdanm 92:4fc01daae5a5 80 #define SSR1 SCIM1.SSR
bogdanm 92:4fc01daae5a5 81 #define RDR1 SCIM1.RDR
bogdanm 92:4fc01daae5a5 82 #define SCMR1 SCIM1.SCMR
bogdanm 92:4fc01daae5a5 83 #define SEMR1 SCIM1.SEMR
bogdanm 92:4fc01daae5a5 84 #define SNFR1 SCIM1.SNFR
bogdanm 92:4fc01daae5a5 85 #define SECR1 SCIM1.SECR
bogdanm 92:4fc01daae5a5 86 /* <-SEC M1.10.1 */
bogdanm 92:4fc01daae5a5 87 #endif